
HC-05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005450  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405450  00405450  00015450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  00405458  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000dc  204009bc  00405e14  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400a98  00405ef0  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402a98  00407ef0  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012e54  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002424  00000000  00000000  00033897  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000669e  00000000  00000000  00035cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b18  00000000  00000000  0003c359  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000aa0  00000000  00000000  0003ce71  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e8c2  00000000  00000000  0003d911  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b017  00000000  00000000  0005c1d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b5b3  00000000  00000000  000671ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003bec  00000000  00000000  000f27a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	98 2a 40 20 69 17 40 00 19 18 40 00 19 18 40 00     .*@ i.@...@...@.
  400010:	19 18 40 00 19 18 40 00 19 18 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	19 18 40 00 19 18 40 00 00 00 00 00 19 18 40 00     ..@...@.......@.
  40003c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40004c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40005c:	19 18 40 00 19 18 40 00 00 00 00 00 dd 0f 40 00     ..@...@.......@.
  40006c:	f5 0f 40 00 0d 10 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40007c:	19 18 40 00 25 10 40 00 3d 10 40 00 19 18 40 00     ..@.%.@.=.@...@.
  40008c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40009c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000ac:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000bc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000cc:	19 18 40 00 00 00 00 00 19 18 40 00 00 00 00 00     ..@.......@.....
  4000dc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000ec:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000fc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40010c:	19 18 40 00 19 18 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 19 18 40 00 19 18 40 00 19 18 40 00     ......@...@...@.
  40012c:	19 18 40 00 19 18 40 00 00 00 00 00 19 18 40 00     ..@...@.......@.
  40013c:	19 18 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	00405458 	.word	0x00405458

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00405458 	.word	0x00405458
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	00405458 	.word	0x00405458
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00401155 	.word	0x00401155
  40022c:	004011c1 	.word	0x004011c1
  400230:	00401231 	.word	0x00401231

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	0040118d 	.word	0x0040118d
  4002a0:	004012a9 	.word	0x004012a9

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	004012c5 	.word	0x004012c5
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	004012e1 	.word	0x004012e1
  400418:	004012fd 	.word	0x004012fd

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401989 	.word	0x00401989
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00401055 	.word	0x00401055
  40051c:	004010d1 	.word	0x004010d1
  400520:	00401821 	.word	0x00401821
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400a88 	.word	0x20400a88
  400578:	20400a90 	.word	0x20400a90

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400a8c 	.word	0x20400a8c
  4005e4:	20400a90 	.word	0x20400a90

004005e8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005e8:	b480      	push	{r7}
  4005ea:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <SCB_EnableICache+0x34>)
  4005f6:	2200      	movs	r2, #0
  4005f8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005fc:	4a07      	ldr	r2, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  4005fe:	4b07      	ldr	r3, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  400600:	695b      	ldr	r3, [r3, #20]
  400602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400606:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400608:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40060c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400610:	bf00      	nop
  400612:	46bd      	mov	sp, r7
  400614:	f85d 7b04 	ldr.w	r7, [sp], #4
  400618:	4770      	bx	lr
  40061a:	bf00      	nop
  40061c:	e000ed00 	.word	0xe000ed00

00400620 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400620:	b480      	push	{r7}
  400622:	b08b      	sub	sp, #44	; 0x2c
  400624:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400626:	4b26      	ldr	r3, [pc, #152]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400628:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40062c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40062e:	69fb      	ldr	r3, [r7, #28]
  400630:	0b5b      	lsrs	r3, r3, #13
  400632:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400636:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400638:	69fb      	ldr	r3, [r7, #28]
  40063a:	f003 0307 	and.w	r3, r3, #7
  40063e:	3304      	adds	r3, #4
  400640:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400642:	69fb      	ldr	r3, [r7, #28]
  400644:	08db      	lsrs	r3, r3, #3
  400646:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40064a:	617b      	str	r3, [r7, #20]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400650:	68bb      	ldr	r3, [r7, #8]
  400652:	fab3 f383 	clz	r3, r3
  400656:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400658:	687b      	ldr	r3, [r7, #4]
  40065a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40065c:	f003 031f 	and.w	r3, r3, #31
  400660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400662:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400666:	697b      	ldr	r3, [r7, #20]
  400668:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40066a:	6a3a      	ldr	r2, [r7, #32]
  40066c:	693b      	ldr	r3, [r7, #16]
  40066e:	fa02 f303 	lsl.w	r3, r2, r3
  400672:	4619      	mov	r1, r3
  400674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400676:	69bb      	ldr	r3, [r7, #24]
  400678:	fa02 f303 	lsl.w	r3, r2, r3
  40067c:	430b      	orrs	r3, r1
  40067e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400680:	4a0f      	ldr	r2, [pc, #60]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400688:	6a3b      	ldr	r3, [r7, #32]
  40068a:	1e5a      	subs	r2, r3, #1
  40068c:	623a      	str	r2, [r7, #32]
  40068e:	2b00      	cmp	r3, #0
  400690:	d1eb      	bne.n	40066a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400694:	1e5a      	subs	r2, r3, #1
  400696:	627a      	str	r2, [r7, #36]	; 0x24
  400698:	2b00      	cmp	r3, #0
  40069a:	d1e4      	bne.n	400666 <SCB_EnableDCache+0x46>
  40069c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4006a0:	4a07      	ldr	r2, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a2:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a4:	695b      	ldr	r3, [r3, #20]
  4006a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006aa:	6153      	str	r3, [r2, #20]
  4006ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006b0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006b4:	bf00      	nop
  4006b6:	372c      	adds	r7, #44	; 0x2c
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr
  4006c0:	e000ed00 	.word	0xe000ed00

004006c4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006c4:	b580      	push	{r7, lr}
  4006c6:	b082      	sub	sp, #8
  4006c8:	af00      	add	r7, sp, #0
  4006ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006cc:	6878      	ldr	r0, [r7, #4]
  4006ce:	4b03      	ldr	r3, [pc, #12]	; (4006dc <sysclk_enable_peripheral_clock+0x18>)
  4006d0:	4798      	blx	r3
}
  4006d2:	bf00      	nop
  4006d4:	3708      	adds	r7, #8
  4006d6:	46bd      	mov	sp, r7
  4006d8:	bd80      	pop	{r7, pc}
  4006da:	bf00      	nop
  4006dc:	00401319 	.word	0x00401319

004006e0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006e4:	200a      	movs	r0, #10
  4006e6:	4b08      	ldr	r3, [pc, #32]	; (400708 <ioport_init+0x28>)
  4006e8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006ea:	200b      	movs	r0, #11
  4006ec:	4b06      	ldr	r3, [pc, #24]	; (400708 <ioport_init+0x28>)
  4006ee:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006f0:	200c      	movs	r0, #12
  4006f2:	4b05      	ldr	r3, [pc, #20]	; (400708 <ioport_init+0x28>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006f6:	2010      	movs	r0, #16
  4006f8:	4b03      	ldr	r3, [pc, #12]	; (400708 <ioport_init+0x28>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006fc:	2011      	movs	r0, #17
  4006fe:	4b02      	ldr	r3, [pc, #8]	; (400708 <ioport_init+0x28>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bf00      	nop
  400704:	bd80      	pop	{r7, pc}
  400706:	bf00      	nop
  400708:	004006c5 	.word	0x004006c5

0040070c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40070c:	b480      	push	{r7}
  40070e:	b089      	sub	sp, #36	; 0x24
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	61fb      	str	r3, [r7, #28]
  400718:	69fb      	ldr	r3, [r7, #28]
  40071a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40071c:	69bb      	ldr	r3, [r7, #24]
  40071e:	095a      	lsrs	r2, r3, #5
  400720:	69fb      	ldr	r3, [r7, #28]
  400722:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 031f 	and.w	r3, r3, #31
  40072a:	2101      	movs	r1, #1
  40072c:	fa01 f303 	lsl.w	r3, r1, r3
  400730:	613a      	str	r2, [r7, #16]
  400732:	60fb      	str	r3, [r7, #12]
  400734:	693b      	ldr	r3, [r7, #16]
  400736:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400738:	68ba      	ldr	r2, [r7, #8]
  40073a:	4b06      	ldr	r3, [pc, #24]	; (400754 <ioport_disable_pin+0x48>)
  40073c:	4413      	add	r3, r2
  40073e:	025b      	lsls	r3, r3, #9
  400740:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400746:	bf00      	nop
  400748:	3724      	adds	r7, #36	; 0x24
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	00200707 	.word	0x00200707

00400758 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400758:	b480      	push	{r7}
  40075a:	b08d      	sub	sp, #52	; 0x34
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	6039      	str	r1, [r7, #0]
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	62fb      	str	r3, [r7, #44]	; 0x2c
  400766:	683b      	ldr	r3, [r7, #0]
  400768:	62bb      	str	r3, [r7, #40]	; 0x28
  40076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40076c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400770:	095a      	lsrs	r2, r3, #5
  400772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400774:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400776:	6a3b      	ldr	r3, [r7, #32]
  400778:	f003 031f 	and.w	r3, r3, #31
  40077c:	2101      	movs	r1, #1
  40077e:	fa01 f303 	lsl.w	r3, r1, r3
  400782:	61fa      	str	r2, [r7, #28]
  400784:	61bb      	str	r3, [r7, #24]
  400786:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400788:	617b      	str	r3, [r7, #20]
  40078a:	69fb      	ldr	r3, [r7, #28]
  40078c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40078e:	693a      	ldr	r2, [r7, #16]
  400790:	4b37      	ldr	r3, [pc, #220]	; (400870 <ioport_set_pin_mode+0x118>)
  400792:	4413      	add	r3, r2
  400794:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400796:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400798:	697b      	ldr	r3, [r7, #20]
  40079a:	f003 0308 	and.w	r3, r3, #8
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d003      	beq.n	4007aa <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	69ba      	ldr	r2, [r7, #24]
  4007a6:	665a      	str	r2, [r3, #100]	; 0x64
  4007a8:	e002      	b.n	4007b0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007b0:	697b      	ldr	r3, [r7, #20]
  4007b2:	f003 0310 	and.w	r3, r3, #16
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d004      	beq.n	4007c4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007ba:	68fb      	ldr	r3, [r7, #12]
  4007bc:	69ba      	ldr	r2, [r7, #24]
  4007be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007c2:	e003      	b.n	4007cc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	69ba      	ldr	r2, [r7, #24]
  4007c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007cc:	697b      	ldr	r3, [r7, #20]
  4007ce:	f003 0320 	and.w	r3, r3, #32
  4007d2:	2b00      	cmp	r3, #0
  4007d4:	d003      	beq.n	4007de <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	69ba      	ldr	r2, [r7, #24]
  4007da:	651a      	str	r2, [r3, #80]	; 0x50
  4007dc:	e002      	b.n	4007e4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007e4:	697b      	ldr	r3, [r7, #20]
  4007e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007ea:	2b00      	cmp	r3, #0
  4007ec:	d003      	beq.n	4007f6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	69ba      	ldr	r2, [r7, #24]
  4007f2:	621a      	str	r2, [r3, #32]
  4007f4:	e002      	b.n	4007fc <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400802:	2b00      	cmp	r3, #0
  400804:	d004      	beq.n	400810 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	69ba      	ldr	r2, [r7, #24]
  40080a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40080e:	e003      	b.n	400818 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400810:	68fb      	ldr	r3, [r7, #12]
  400812:	69ba      	ldr	r2, [r7, #24]
  400814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400818:	697b      	ldr	r3, [r7, #20]
  40081a:	f003 0301 	and.w	r3, r3, #1
  40081e:	2b00      	cmp	r3, #0
  400820:	d006      	beq.n	400830 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	431a      	orrs	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
  40082e:	e006      	b.n	40083e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400830:	68fb      	ldr	r3, [r7, #12]
  400832:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400834:	69bb      	ldr	r3, [r7, #24]
  400836:	43db      	mvns	r3, r3
  400838:	401a      	ands	r2, r3
  40083a:	68fb      	ldr	r3, [r7, #12]
  40083c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40083e:	697b      	ldr	r3, [r7, #20]
  400840:	f003 0302 	and.w	r3, r3, #2
  400844:	2b00      	cmp	r3, #0
  400846:	d006      	beq.n	400856 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084c:	69bb      	ldr	r3, [r7, #24]
  40084e:	431a      	orrs	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400854:	e006      	b.n	400864 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	43db      	mvns	r3, r3
  40085e:	401a      	ands	r2, r3
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	675a      	str	r2, [r3, #116]	; 0x74
  400864:	bf00      	nop
  400866:	3734      	adds	r7, #52	; 0x34
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr
  400870:	00200707 	.word	0x00200707

00400874 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400874:	b480      	push	{r7}
  400876:	b08d      	sub	sp, #52	; 0x34
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
  40087c:	460b      	mov	r3, r1
  40087e:	70fb      	strb	r3, [r7, #3]
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	62fb      	str	r3, [r7, #44]	; 0x2c
  400884:	78fb      	ldrb	r3, [r7, #3]
  400886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40088a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40088c:	627b      	str	r3, [r7, #36]	; 0x24
  40088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400890:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400892:	6a3b      	ldr	r3, [r7, #32]
  400894:	095b      	lsrs	r3, r3, #5
  400896:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400898:	69fa      	ldr	r2, [r7, #28]
  40089a:	4b17      	ldr	r3, [pc, #92]	; (4008f8 <ioport_set_pin_dir+0x84>)
  40089c:	4413      	add	r3, r2
  40089e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008a0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008a6:	2b01      	cmp	r3, #1
  4008a8:	d109      	bne.n	4008be <ioport_set_pin_dir+0x4a>
  4008aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ac:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4008ae:	697b      	ldr	r3, [r7, #20]
  4008b0:	f003 031f 	and.w	r3, r3, #31
  4008b4:	2201      	movs	r2, #1
  4008b6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008b8:	69bb      	ldr	r3, [r7, #24]
  4008ba:	611a      	str	r2, [r3, #16]
  4008bc:	e00c      	b.n	4008d8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d108      	bne.n	4008d8 <ioport_set_pin_dir+0x64>
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4008ca:	693b      	ldr	r3, [r7, #16]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2201      	movs	r2, #1
  4008d2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008d4:	69bb      	ldr	r3, [r7, #24]
  4008d6:	615a      	str	r2, [r3, #20]
  4008d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008da:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4008dc:	68fb      	ldr	r3, [r7, #12]
  4008de:	f003 031f 	and.w	r3, r3, #31
  4008e2:	2201      	movs	r2, #1
  4008e4:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e6:	69bb      	ldr	r3, [r7, #24]
  4008e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008ec:	bf00      	nop
  4008ee:	3734      	adds	r7, #52	; 0x34
  4008f0:	46bd      	mov	sp, r7
  4008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008f6:	4770      	bx	lr
  4008f8:	00200707 	.word	0x00200707

004008fc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b08b      	sub	sp, #44	; 0x2c
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
  400904:	460b      	mov	r3, r1
  400906:	70fb      	strb	r3, [r7, #3]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	627b      	str	r3, [r7, #36]	; 0x24
  40090c:	78fb      	ldrb	r3, [r7, #3]
  40090e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400914:	61fb      	str	r3, [r7, #28]
  400916:	69fb      	ldr	r3, [r7, #28]
  400918:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40091a:	69bb      	ldr	r3, [r7, #24]
  40091c:	095b      	lsrs	r3, r3, #5
  40091e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400920:	697a      	ldr	r2, [r7, #20]
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <ioport_set_pin_level+0x68>)
  400924:	4413      	add	r3, r2
  400926:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400928:	613b      	str	r3, [r7, #16]

	if (level) {
  40092a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40092e:	2b00      	cmp	r3, #0
  400930:	d009      	beq.n	400946 <ioport_set_pin_level+0x4a>
  400932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400934:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	f003 031f 	and.w	r3, r3, #31
  40093c:	2201      	movs	r2, #1
  40093e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400940:	693b      	ldr	r3, [r7, #16]
  400942:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400944:	e008      	b.n	400958 <ioport_set_pin_level+0x5c>
  400946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400948:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40094a:	68bb      	ldr	r3, [r7, #8]
  40094c:	f003 031f 	and.w	r3, r3, #31
  400950:	2201      	movs	r2, #1
  400952:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	635a      	str	r2, [r3, #52]	; 0x34
  400958:	bf00      	nop
  40095a:	372c      	adds	r7, #44	; 0x2c
  40095c:	46bd      	mov	sp, r7
  40095e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400962:	4770      	bx	lr
  400964:	00200707 	.word	0x00200707

00400968 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400968:	b480      	push	{r7}
  40096a:	b08d      	sub	sp, #52	; 0x34
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
  400970:	460b      	mov	r3, r1
  400972:	70fb      	strb	r3, [r7, #3]
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	62fb      	str	r3, [r7, #44]	; 0x2c
  400978:	78fb      	ldrb	r3, [r7, #3]
  40097a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40097e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400980:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400984:	095a      	lsrs	r2, r3, #5
  400986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400988:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40098a:	6a3b      	ldr	r3, [r7, #32]
  40098c:	f003 031f 	and.w	r3, r3, #31
  400990:	2101      	movs	r1, #1
  400992:	fa01 f303 	lsl.w	r3, r1, r3
  400996:	61fa      	str	r2, [r7, #28]
  400998:	61bb      	str	r3, [r7, #24]
  40099a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40099e:	75fb      	strb	r3, [r7, #23]
  4009a0:	69fb      	ldr	r3, [r7, #28]
  4009a2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009a4:	693a      	ldr	r2, [r7, #16]
  4009a6:	4b23      	ldr	r3, [pc, #140]	; (400a34 <ioport_set_pin_sense_mode+0xcc>)
  4009a8:	4413      	add	r3, r2
  4009aa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009ac:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009ae:	7dfb      	ldrb	r3, [r7, #23]
  4009b0:	3b01      	subs	r3, #1
  4009b2:	2b03      	cmp	r3, #3
  4009b4:	d82e      	bhi.n	400a14 <ioport_set_pin_sense_mode+0xac>
  4009b6:	a201      	add	r2, pc, #4	; (adr r2, 4009bc <ioport_set_pin_sense_mode+0x54>)
  4009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009bc:	004009f1 	.word	0x004009f1
  4009c0:	00400a03 	.word	0x00400a03
  4009c4:	004009cd 	.word	0x004009cd
  4009c8:	004009df 	.word	0x004009df
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009cc:	68fb      	ldr	r3, [r7, #12]
  4009ce:	69ba      	ldr	r2, [r7, #24]
  4009d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009d4:	68fb      	ldr	r3, [r7, #12]
  4009d6:	69ba      	ldr	r2, [r7, #24]
  4009d8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009dc:	e01f      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009de:	68fb      	ldr	r3, [r7, #12]
  4009e0:	69ba      	ldr	r2, [r7, #24]
  4009e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009e6:	68fb      	ldr	r3, [r7, #12]
  4009e8:	69ba      	ldr	r2, [r7, #24]
  4009ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009ee:	e016      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009f0:	68fb      	ldr	r3, [r7, #12]
  4009f2:	69ba      	ldr	r2, [r7, #24]
  4009f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	69ba      	ldr	r2, [r7, #24]
  4009fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a00:	e00d      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	69ba      	ldr	r2, [r7, #24]
  400a06:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a0a:	68fb      	ldr	r3, [r7, #12]
  400a0c:	69ba      	ldr	r2, [r7, #24]
  400a0e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a12:	e004      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a14:	68fb      	ldr	r3, [r7, #12]
  400a16:	69ba      	ldr	r2, [r7, #24]
  400a18:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a1c:	e003      	b.n	400a26 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a26:	bf00      	nop
  400a28:	3734      	adds	r7, #52	; 0x34
  400a2a:	46bd      	mov	sp, r7
  400a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	00200707 	.word	0x00200707

00400a38 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a38:	b480      	push	{r7}
  400a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a40:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a44:	4a0c      	ldr	r2, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a48:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a54:	4a08      	ldr	r2, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a56:	4b08      	ldr	r3, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a58:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a5c:	f023 0301 	bic.w	r3, r3, #1
  400a60:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a6c:	bf00      	nop
  400a6e:	46bd      	mov	sp, r7
  400a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	e000ed00 	.word	0xe000ed00

00400a7c <board_init>:
#endif

void board_init(void)
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a80:	4b1e      	ldr	r3, [pc, #120]	; (400afc <board_init+0x80>)
  400a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a86:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a88:	4b1d      	ldr	r3, [pc, #116]	; (400b00 <board_init+0x84>)
  400a8a:	4798      	blx	r3
	SCB_EnableDCache();
  400a8c:	4b1d      	ldr	r3, [pc, #116]	; (400b04 <board_init+0x88>)
  400a8e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a90:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <board_init+0x8c>)
  400a92:	4a1e      	ldr	r2, [pc, #120]	; (400b0c <board_init+0x90>)
  400a94:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a96:	4b1c      	ldr	r3, [pc, #112]	; (400b08 <board_init+0x8c>)
  400a98:	4a1d      	ldr	r2, [pc, #116]	; (400b10 <board_init+0x94>)
  400a9a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a9c:	4b1d      	ldr	r3, [pc, #116]	; (400b14 <board_init+0x98>)
  400a9e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400aa0:	4b1d      	ldr	r3, [pc, #116]	; (400b18 <board_init+0x9c>)
  400aa2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400aa4:	2101      	movs	r1, #1
  400aa6:	2048      	movs	r0, #72	; 0x48
  400aa8:	4b1c      	ldr	r3, [pc, #112]	; (400b1c <board_init+0xa0>)
  400aaa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400aac:	2101      	movs	r1, #1
  400aae:	2048      	movs	r0, #72	; 0x48
  400ab0:	4b1b      	ldr	r3, [pc, #108]	; (400b20 <board_init+0xa4>)
  400ab2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400ab4:	2100      	movs	r1, #0
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b18      	ldr	r3, [pc, #96]	; (400b1c <board_init+0xa0>)
  400aba:	4798      	blx	r3
  400abc:	2188      	movs	r1, #136	; 0x88
  400abe:	200b      	movs	r0, #11
  400ac0:	4b18      	ldr	r3, [pc, #96]	; (400b24 <board_init+0xa8>)
  400ac2:	4798      	blx	r3
  400ac4:	2102      	movs	r1, #2
  400ac6:	200b      	movs	r0, #11
  400ac8:	4b17      	ldr	r3, [pc, #92]	; (400b28 <board_init+0xac>)
  400aca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400acc:	2100      	movs	r1, #0
  400ace:	2015      	movs	r0, #21
  400ad0:	4b14      	ldr	r3, [pc, #80]	; (400b24 <board_init+0xa8>)
  400ad2:	4798      	blx	r3
  400ad4:	2015      	movs	r0, #21
  400ad6:	4b15      	ldr	r3, [pc, #84]	; (400b2c <board_init+0xb0>)
  400ad8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400ada:	4a15      	ldr	r2, [pc, #84]	; (400b30 <board_init+0xb4>)
  400adc:	4b14      	ldr	r3, [pc, #80]	; (400b30 <board_init+0xb4>)
  400ade:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ae2:	f043 0310 	orr.w	r3, r3, #16
  400ae6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400aea:	2103      	movs	r1, #3
  400aec:	2024      	movs	r0, #36	; 0x24
  400aee:	4b0d      	ldr	r3, [pc, #52]	; (400b24 <board_init+0xa8>)
  400af0:	4798      	blx	r3
  400af2:	2024      	movs	r0, #36	; 0x24
  400af4:	4b0d      	ldr	r3, [pc, #52]	; (400b2c <board_init+0xb0>)
  400af6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400af8:	bf00      	nop
  400afa:	bd80      	pop	{r7, pc}
  400afc:	400e1850 	.word	0x400e1850
  400b00:	004005e9 	.word	0x004005e9
  400b04:	00400621 	.word	0x00400621
  400b08:	400e0c00 	.word	0x400e0c00
  400b0c:	5a00080c 	.word	0x5a00080c
  400b10:	5a00070c 	.word	0x5a00070c
  400b14:	00400a39 	.word	0x00400a39
  400b18:	004006e1 	.word	0x004006e1
  400b1c:	00400875 	.word	0x00400875
  400b20:	004008fd 	.word	0x004008fd
  400b24:	00400759 	.word	0x00400759
  400b28:	00400969 	.word	0x00400969
  400b2c:	0040070d 	.word	0x0040070d
  400b30:	40088000 	.word	0x40088000

00400b34 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400b34:	b480      	push	{r7}
  400b36:	b085      	sub	sp, #20
  400b38:	af00      	add	r7, sp, #0
  400b3a:	60f8      	str	r0, [r7, #12]
  400b3c:	60b9      	str	r1, [r7, #8]
  400b3e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b00      	cmp	r3, #0
  400b44:	d003      	beq.n	400b4e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	68ba      	ldr	r2, [r7, #8]
  400b4a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400b4c:	e002      	b.n	400b54 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400b4e:	68fb      	ldr	r3, [r7, #12]
  400b50:	68ba      	ldr	r2, [r7, #8]
  400b52:	661a      	str	r2, [r3, #96]	; 0x60
}
  400b54:	bf00      	nop
  400b56:	3714      	adds	r7, #20
  400b58:	46bd      	mov	sp, r7
  400b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b5e:	4770      	bx	lr

00400b60 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400b60:	b480      	push	{r7}
  400b62:	b083      	sub	sp, #12
  400b64:	af00      	add	r7, sp, #0
  400b66:	6078      	str	r0, [r7, #4]
  400b68:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400b6a:	687b      	ldr	r3, [r7, #4]
  400b6c:	683a      	ldr	r2, [r7, #0]
  400b6e:	631a      	str	r2, [r3, #48]	; 0x30
}
  400b70:	bf00      	nop
  400b72:	370c      	adds	r7, #12
  400b74:	46bd      	mov	sp, r7
  400b76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7a:	4770      	bx	lr

00400b7c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b7c:	b480      	push	{r7}
  400b7e:	b083      	sub	sp, #12
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	683a      	ldr	r2, [r7, #0]
  400b8a:	635a      	str	r2, [r3, #52]	; 0x34
}
  400b8c:	bf00      	nop
  400b8e:	370c      	adds	r7, #12
  400b90:	46bd      	mov	sp, r7
  400b92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b96:	4770      	bx	lr

00400b98 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400b98:	b480      	push	{r7}
  400b9a:	b087      	sub	sp, #28
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	60f8      	str	r0, [r7, #12]
  400ba0:	60b9      	str	r1, [r7, #8]
  400ba2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ba4:	68fb      	ldr	r3, [r7, #12]
  400ba6:	687a      	ldr	r2, [r7, #4]
  400ba8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400baa:	68bb      	ldr	r3, [r7, #8]
  400bac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bb0:	d04a      	beq.n	400c48 <pio_set_peripheral+0xb0>
  400bb2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bb6:	d808      	bhi.n	400bca <pio_set_peripheral+0x32>
  400bb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bbc:	d016      	beq.n	400bec <pio_set_peripheral+0x54>
  400bbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bc2:	d02c      	beq.n	400c1e <pio_set_peripheral+0x86>
  400bc4:	2b00      	cmp	r3, #0
  400bc6:	d069      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bc8:	e064      	b.n	400c94 <pio_set_peripheral+0xfc>
  400bca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bce:	d065      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bd0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bd4:	d803      	bhi.n	400bde <pio_set_peripheral+0x46>
  400bd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bda:	d04a      	beq.n	400c72 <pio_set_peripheral+0xda>
  400bdc:	e05a      	b.n	400c94 <pio_set_peripheral+0xfc>
  400bde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400be2:	d05b      	beq.n	400c9c <pio_set_peripheral+0x104>
  400be4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400be8:	d058      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bea:	e053      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bec:	68fb      	ldr	r3, [r7, #12]
  400bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400bf0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400bf6:	687b      	ldr	r3, [r7, #4]
  400bf8:	43d9      	mvns	r1, r3
  400bfa:	697b      	ldr	r3, [r7, #20]
  400bfc:	400b      	ands	r3, r1
  400bfe:	401a      	ands	r2, r3
  400c00:	68fb      	ldr	r3, [r7, #12]
  400c02:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c04:	68fb      	ldr	r3, [r7, #12]
  400c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c08:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c0e:	687b      	ldr	r3, [r7, #4]
  400c10:	43d9      	mvns	r1, r3
  400c12:	697b      	ldr	r3, [r7, #20]
  400c14:	400b      	ands	r3, r1
  400c16:	401a      	ands	r2, r3
  400c18:	68fb      	ldr	r3, [r7, #12]
  400c1a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c1c:	e03a      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c1e:	68fb      	ldr	r3, [r7, #12]
  400c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c22:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c24:	687a      	ldr	r2, [r7, #4]
  400c26:	697b      	ldr	r3, [r7, #20]
  400c28:	431a      	orrs	r2, r3
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2e:	68fb      	ldr	r3, [r7, #12]
  400c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c32:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c34:	68fb      	ldr	r3, [r7, #12]
  400c36:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c38:	687b      	ldr	r3, [r7, #4]
  400c3a:	43d9      	mvns	r1, r3
  400c3c:	697b      	ldr	r3, [r7, #20]
  400c3e:	400b      	ands	r3, r1
  400c40:	401a      	ands	r2, r3
  400c42:	68fb      	ldr	r3, [r7, #12]
  400c44:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c46:	e025      	b.n	400c94 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c48:	68fb      	ldr	r3, [r7, #12]
  400c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c4c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c52:	687b      	ldr	r3, [r7, #4]
  400c54:	43d9      	mvns	r1, r3
  400c56:	697b      	ldr	r3, [r7, #20]
  400c58:	400b      	ands	r3, r1
  400c5a:	401a      	ands	r2, r3
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c60:	68fb      	ldr	r3, [r7, #12]
  400c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c64:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c66:	687a      	ldr	r2, [r7, #4]
  400c68:	697b      	ldr	r3, [r7, #20]
  400c6a:	431a      	orrs	r2, r3
  400c6c:	68fb      	ldr	r3, [r7, #12]
  400c6e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c70:	e010      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c76:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c78:	687a      	ldr	r2, [r7, #4]
  400c7a:	697b      	ldr	r3, [r7, #20]
  400c7c:	431a      	orrs	r2, r3
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c82:	68fb      	ldr	r3, [r7, #12]
  400c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c88:	687a      	ldr	r2, [r7, #4]
  400c8a:	697b      	ldr	r3, [r7, #20]
  400c8c:	431a      	orrs	r2, r3
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c92:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c94:	68fb      	ldr	r3, [r7, #12]
  400c96:	687a      	ldr	r2, [r7, #4]
  400c98:	605a      	str	r2, [r3, #4]
  400c9a:	e000      	b.n	400c9e <pio_set_peripheral+0x106>
		return;
  400c9c:	bf00      	nop
}
  400c9e:	371c      	adds	r7, #28
  400ca0:	46bd      	mov	sp, r7
  400ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca6:	4770      	bx	lr

00400ca8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400ca8:	b580      	push	{r7, lr}
  400caa:	b084      	sub	sp, #16
  400cac:	af00      	add	r7, sp, #0
  400cae:	60f8      	str	r0, [r7, #12]
  400cb0:	60b9      	str	r1, [r7, #8]
  400cb2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400cb4:	68b9      	ldr	r1, [r7, #8]
  400cb6:	68f8      	ldr	r0, [r7, #12]
  400cb8:	4b19      	ldr	r3, [pc, #100]	; (400d20 <pio_set_input+0x78>)
  400cba:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400cbc:	687b      	ldr	r3, [r7, #4]
  400cbe:	f003 0301 	and.w	r3, r3, #1
  400cc2:	461a      	mov	r2, r3
  400cc4:	68b9      	ldr	r1, [r7, #8]
  400cc6:	68f8      	ldr	r0, [r7, #12]
  400cc8:	4b16      	ldr	r3, [pc, #88]	; (400d24 <pio_set_input+0x7c>)
  400cca:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ccc:	687b      	ldr	r3, [r7, #4]
  400cce:	f003 030a 	and.w	r3, r3, #10
  400cd2:	2b00      	cmp	r3, #0
  400cd4:	d003      	beq.n	400cde <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400cd6:	68fb      	ldr	r3, [r7, #12]
  400cd8:	68ba      	ldr	r2, [r7, #8]
  400cda:	621a      	str	r2, [r3, #32]
  400cdc:	e002      	b.n	400ce4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cde:	68fb      	ldr	r3, [r7, #12]
  400ce0:	68ba      	ldr	r2, [r7, #8]
  400ce2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	f003 0302 	and.w	r3, r3, #2
  400cea:	2b00      	cmp	r3, #0
  400cec:	d004      	beq.n	400cf8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400cee:	68fb      	ldr	r3, [r7, #12]
  400cf0:	68ba      	ldr	r2, [r7, #8]
  400cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400cf6:	e008      	b.n	400d0a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400cf8:	687b      	ldr	r3, [r7, #4]
  400cfa:	f003 0308 	and.w	r3, r3, #8
  400cfe:	2b00      	cmp	r3, #0
  400d00:	d003      	beq.n	400d0a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400d02:	68fb      	ldr	r3, [r7, #12]
  400d04:	68ba      	ldr	r2, [r7, #8]
  400d06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d0a:	68fb      	ldr	r3, [r7, #12]
  400d0c:	68ba      	ldr	r2, [r7, #8]
  400d0e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400d10:	68fb      	ldr	r3, [r7, #12]
  400d12:	68ba      	ldr	r2, [r7, #8]
  400d14:	601a      	str	r2, [r3, #0]
}
  400d16:	bf00      	nop
  400d18:	3710      	adds	r7, #16
  400d1a:	46bd      	mov	sp, r7
  400d1c:	bd80      	pop	{r7, pc}
  400d1e:	bf00      	nop
  400d20:	00400e3d 	.word	0x00400e3d
  400d24:	00400b35 	.word	0x00400b35

00400d28 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d28:	b580      	push	{r7, lr}
  400d2a:	b084      	sub	sp, #16
  400d2c:	af00      	add	r7, sp, #0
  400d2e:	60f8      	str	r0, [r7, #12]
  400d30:	60b9      	str	r1, [r7, #8]
  400d32:	607a      	str	r2, [r7, #4]
  400d34:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400d36:	68b9      	ldr	r1, [r7, #8]
  400d38:	68f8      	ldr	r0, [r7, #12]
  400d3a:	4b12      	ldr	r3, [pc, #72]	; (400d84 <pio_set_output+0x5c>)
  400d3c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400d3e:	69ba      	ldr	r2, [r7, #24]
  400d40:	68b9      	ldr	r1, [r7, #8]
  400d42:	68f8      	ldr	r0, [r7, #12]
  400d44:	4b10      	ldr	r3, [pc, #64]	; (400d88 <pio_set_output+0x60>)
  400d46:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d48:	683b      	ldr	r3, [r7, #0]
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d003      	beq.n	400d56 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400d4e:	68fb      	ldr	r3, [r7, #12]
  400d50:	68ba      	ldr	r2, [r7, #8]
  400d52:	651a      	str	r2, [r3, #80]	; 0x50
  400d54:	e002      	b.n	400d5c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	68ba      	ldr	r2, [r7, #8]
  400d5a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d5c:	687b      	ldr	r3, [r7, #4]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d003      	beq.n	400d6a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400d62:	68fb      	ldr	r3, [r7, #12]
  400d64:	68ba      	ldr	r2, [r7, #8]
  400d66:	631a      	str	r2, [r3, #48]	; 0x30
  400d68:	e002      	b.n	400d70 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d6a:	68fb      	ldr	r3, [r7, #12]
  400d6c:	68ba      	ldr	r2, [r7, #8]
  400d6e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d70:	68fb      	ldr	r3, [r7, #12]
  400d72:	68ba      	ldr	r2, [r7, #8]
  400d74:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400d76:	68fb      	ldr	r3, [r7, #12]
  400d78:	68ba      	ldr	r2, [r7, #8]
  400d7a:	601a      	str	r2, [r3, #0]
}
  400d7c:	bf00      	nop
  400d7e:	3710      	adds	r7, #16
  400d80:	46bd      	mov	sp, r7
  400d82:	bd80      	pop	{r7, pc}
  400d84:	00400e3d 	.word	0x00400e3d
  400d88:	00400b35 	.word	0x00400b35

00400d8c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400d8c:	b480      	push	{r7}
  400d8e:	b083      	sub	sp, #12
  400d90:	af00      	add	r7, sp, #0
  400d92:	6078      	str	r0, [r7, #4]
  400d94:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d96:	687b      	ldr	r3, [r7, #4]
  400d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400d9a:	683b      	ldr	r3, [r7, #0]
  400d9c:	4013      	ands	r3, r2
  400d9e:	2b00      	cmp	r3, #0
  400da0:	d101      	bne.n	400da6 <pio_get_output_data_status+0x1a>
		return 0;
  400da2:	2300      	movs	r3, #0
  400da4:	e000      	b.n	400da8 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400da6:	2301      	movs	r3, #1
	}
}
  400da8:	4618      	mov	r0, r3
  400daa:	370c      	adds	r7, #12
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr

00400db4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400db4:	b480      	push	{r7}
  400db6:	b085      	sub	sp, #20
  400db8:	af00      	add	r7, sp, #0
  400dba:	60f8      	str	r0, [r7, #12]
  400dbc:	60b9      	str	r1, [r7, #8]
  400dbe:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400dc0:	687b      	ldr	r3, [r7, #4]
  400dc2:	f003 0310 	and.w	r3, r3, #16
  400dc6:	2b00      	cmp	r3, #0
  400dc8:	d020      	beq.n	400e0c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400dca:	68fb      	ldr	r3, [r7, #12]
  400dcc:	68ba      	ldr	r2, [r7, #8]
  400dce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dd2:	687b      	ldr	r3, [r7, #4]
  400dd4:	f003 0320 	and.w	r3, r3, #32
  400dd8:	2b00      	cmp	r3, #0
  400dda:	d004      	beq.n	400de6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400ddc:	68fb      	ldr	r3, [r7, #12]
  400dde:	68ba      	ldr	r2, [r7, #8]
  400de0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400de4:	e003      	b.n	400dee <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	68ba      	ldr	r2, [r7, #8]
  400dea:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400dee:	687b      	ldr	r3, [r7, #4]
  400df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400df4:	2b00      	cmp	r3, #0
  400df6:	d004      	beq.n	400e02 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400df8:	68fb      	ldr	r3, [r7, #12]
  400dfa:	68ba      	ldr	r2, [r7, #8]
  400dfc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400e00:	e008      	b.n	400e14 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	68ba      	ldr	r2, [r7, #8]
  400e06:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400e0a:	e003      	b.n	400e14 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400e0c:	68fb      	ldr	r3, [r7, #12]
  400e0e:	68ba      	ldr	r2, [r7, #8]
  400e10:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400e14:	bf00      	nop
  400e16:	3714      	adds	r7, #20
  400e18:	46bd      	mov	sp, r7
  400e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e1e:	4770      	bx	lr

00400e20 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e20:	b480      	push	{r7}
  400e22:	b083      	sub	sp, #12
  400e24:	af00      	add	r7, sp, #0
  400e26:	6078      	str	r0, [r7, #4]
  400e28:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400e2a:	687b      	ldr	r3, [r7, #4]
  400e2c:	683a      	ldr	r2, [r7, #0]
  400e2e:	641a      	str	r2, [r3, #64]	; 0x40
}
  400e30:	bf00      	nop
  400e32:	370c      	adds	r7, #12
  400e34:	46bd      	mov	sp, r7
  400e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3a:	4770      	bx	lr

00400e3c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e3c:	b480      	push	{r7}
  400e3e:	b083      	sub	sp, #12
  400e40:	af00      	add	r7, sp, #0
  400e42:	6078      	str	r0, [r7, #4]
  400e44:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400e46:	687b      	ldr	r3, [r7, #4]
  400e48:	683a      	ldr	r2, [r7, #0]
  400e4a:	645a      	str	r2, [r3, #68]	; 0x44
}
  400e4c:	bf00      	nop
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e56:	4770      	bx	lr

00400e58 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400e64:	4618      	mov	r0, r3
  400e66:	370c      	adds	r7, #12
  400e68:	46bd      	mov	sp, r7
  400e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e6e:	4770      	bx	lr

00400e70 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400e70:	b480      	push	{r7}
  400e72:	b083      	sub	sp, #12
  400e74:	af00      	add	r7, sp, #0
  400e76:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400e78:	687b      	ldr	r3, [r7, #4]
  400e7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e7c:	4618      	mov	r0, r3
  400e7e:	370c      	adds	r7, #12
  400e80:	46bd      	mov	sp, r7
  400e82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e86:	4770      	bx	lr

00400e88 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e88:	b580      	push	{r7, lr}
  400e8a:	b084      	sub	sp, #16
  400e8c:	af00      	add	r7, sp, #0
  400e8e:	6078      	str	r0, [r7, #4]
  400e90:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e92:	6878      	ldr	r0, [r7, #4]
  400e94:	4b26      	ldr	r3, [pc, #152]	; (400f30 <pio_handler_process+0xa8>)
  400e96:	4798      	blx	r3
  400e98:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400e9a:	6878      	ldr	r0, [r7, #4]
  400e9c:	4b25      	ldr	r3, [pc, #148]	; (400f34 <pio_handler_process+0xac>)
  400e9e:	4798      	blx	r3
  400ea0:	4602      	mov	r2, r0
  400ea2:	68fb      	ldr	r3, [r7, #12]
  400ea4:	4013      	ands	r3, r2
  400ea6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ea8:	68fb      	ldr	r3, [r7, #12]
  400eaa:	2b00      	cmp	r3, #0
  400eac:	d03c      	beq.n	400f28 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400eae:	2300      	movs	r3, #0
  400eb0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400eb2:	e034      	b.n	400f1e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400eb4:	4a20      	ldr	r2, [pc, #128]	; (400f38 <pio_handler_process+0xb0>)
  400eb6:	68bb      	ldr	r3, [r7, #8]
  400eb8:	011b      	lsls	r3, r3, #4
  400eba:	4413      	add	r3, r2
  400ebc:	681a      	ldr	r2, [r3, #0]
  400ebe:	683b      	ldr	r3, [r7, #0]
  400ec0:	429a      	cmp	r2, r3
  400ec2:	d126      	bne.n	400f12 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ec4:	4a1c      	ldr	r2, [pc, #112]	; (400f38 <pio_handler_process+0xb0>)
  400ec6:	68bb      	ldr	r3, [r7, #8]
  400ec8:	011b      	lsls	r3, r3, #4
  400eca:	4413      	add	r3, r2
  400ecc:	3304      	adds	r3, #4
  400ece:	681a      	ldr	r2, [r3, #0]
  400ed0:	68fb      	ldr	r3, [r7, #12]
  400ed2:	4013      	ands	r3, r2
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d01c      	beq.n	400f12 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ed8:	4a17      	ldr	r2, [pc, #92]	; (400f38 <pio_handler_process+0xb0>)
  400eda:	68bb      	ldr	r3, [r7, #8]
  400edc:	011b      	lsls	r3, r3, #4
  400ede:	4413      	add	r3, r2
  400ee0:	330c      	adds	r3, #12
  400ee2:	681b      	ldr	r3, [r3, #0]
  400ee4:	4914      	ldr	r1, [pc, #80]	; (400f38 <pio_handler_process+0xb0>)
  400ee6:	68ba      	ldr	r2, [r7, #8]
  400ee8:	0112      	lsls	r2, r2, #4
  400eea:	440a      	add	r2, r1
  400eec:	6810      	ldr	r0, [r2, #0]
  400eee:	4912      	ldr	r1, [pc, #72]	; (400f38 <pio_handler_process+0xb0>)
  400ef0:	68ba      	ldr	r2, [r7, #8]
  400ef2:	0112      	lsls	r2, r2, #4
  400ef4:	440a      	add	r2, r1
  400ef6:	3204      	adds	r2, #4
  400ef8:	6812      	ldr	r2, [r2, #0]
  400efa:	4611      	mov	r1, r2
  400efc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400efe:	4a0e      	ldr	r2, [pc, #56]	; (400f38 <pio_handler_process+0xb0>)
  400f00:	68bb      	ldr	r3, [r7, #8]
  400f02:	011b      	lsls	r3, r3, #4
  400f04:	4413      	add	r3, r2
  400f06:	3304      	adds	r3, #4
  400f08:	681b      	ldr	r3, [r3, #0]
  400f0a:	43db      	mvns	r3, r3
  400f0c:	68fa      	ldr	r2, [r7, #12]
  400f0e:	4013      	ands	r3, r2
  400f10:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400f12:	68bb      	ldr	r3, [r7, #8]
  400f14:	3301      	adds	r3, #1
  400f16:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f18:	68bb      	ldr	r3, [r7, #8]
  400f1a:	2b06      	cmp	r3, #6
  400f1c:	d803      	bhi.n	400f26 <pio_handler_process+0x9e>
		while (status != 0) {
  400f1e:	68fb      	ldr	r3, [r7, #12]
  400f20:	2b00      	cmp	r3, #0
  400f22:	d1c7      	bne.n	400eb4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f24:	e000      	b.n	400f28 <pio_handler_process+0xa0>
				break;
  400f26:	bf00      	nop
}
  400f28:	bf00      	nop
  400f2a:	3710      	adds	r7, #16
  400f2c:	46bd      	mov	sp, r7
  400f2e:	bd80      	pop	{r7, pc}
  400f30:	00400e59 	.word	0x00400e59
  400f34:	00400e71 	.word	0x00400e71
  400f38:	204009d8 	.word	0x204009d8

00400f3c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	b086      	sub	sp, #24
  400f40:	af00      	add	r7, sp, #0
  400f42:	60f8      	str	r0, [r7, #12]
  400f44:	60b9      	str	r1, [r7, #8]
  400f46:	607a      	str	r2, [r7, #4]
  400f48:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f4a:	4b21      	ldr	r3, [pc, #132]	; (400fd0 <pio_handler_set+0x94>)
  400f4c:	681b      	ldr	r3, [r3, #0]
  400f4e:	2b06      	cmp	r3, #6
  400f50:	d901      	bls.n	400f56 <pio_handler_set+0x1a>
		return 1;
  400f52:	2301      	movs	r3, #1
  400f54:	e038      	b.n	400fc8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f56:	2300      	movs	r3, #0
  400f58:	75fb      	strb	r3, [r7, #23]
  400f5a:	e011      	b.n	400f80 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400f5c:	7dfb      	ldrb	r3, [r7, #23]
  400f5e:	011b      	lsls	r3, r3, #4
  400f60:	4a1c      	ldr	r2, [pc, #112]	; (400fd4 <pio_handler_set+0x98>)
  400f62:	4413      	add	r3, r2
  400f64:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f66:	693b      	ldr	r3, [r7, #16]
  400f68:	681a      	ldr	r2, [r3, #0]
  400f6a:	68bb      	ldr	r3, [r7, #8]
  400f6c:	429a      	cmp	r2, r3
  400f6e:	d104      	bne.n	400f7a <pio_handler_set+0x3e>
  400f70:	693b      	ldr	r3, [r7, #16]
  400f72:	685a      	ldr	r2, [r3, #4]
  400f74:	687b      	ldr	r3, [r7, #4]
  400f76:	429a      	cmp	r2, r3
  400f78:	d008      	beq.n	400f8c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f7a:	7dfb      	ldrb	r3, [r7, #23]
  400f7c:	3301      	adds	r3, #1
  400f7e:	75fb      	strb	r3, [r7, #23]
  400f80:	7dfa      	ldrb	r2, [r7, #23]
  400f82:	4b13      	ldr	r3, [pc, #76]	; (400fd0 <pio_handler_set+0x94>)
  400f84:	681b      	ldr	r3, [r3, #0]
  400f86:	429a      	cmp	r2, r3
  400f88:	d9e8      	bls.n	400f5c <pio_handler_set+0x20>
  400f8a:	e000      	b.n	400f8e <pio_handler_set+0x52>
			break;
  400f8c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f8e:	693b      	ldr	r3, [r7, #16]
  400f90:	68ba      	ldr	r2, [r7, #8]
  400f92:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400f94:	693b      	ldr	r3, [r7, #16]
  400f96:	687a      	ldr	r2, [r7, #4]
  400f98:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400f9a:	693b      	ldr	r3, [r7, #16]
  400f9c:	683a      	ldr	r2, [r7, #0]
  400f9e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400fa0:	693b      	ldr	r3, [r7, #16]
  400fa2:	6a3a      	ldr	r2, [r7, #32]
  400fa4:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400fa6:	7dfa      	ldrb	r2, [r7, #23]
  400fa8:	4b09      	ldr	r3, [pc, #36]	; (400fd0 <pio_handler_set+0x94>)
  400faa:	681b      	ldr	r3, [r3, #0]
  400fac:	3301      	adds	r3, #1
  400fae:	429a      	cmp	r2, r3
  400fb0:	d104      	bne.n	400fbc <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400fb2:	4b07      	ldr	r3, [pc, #28]	; (400fd0 <pio_handler_set+0x94>)
  400fb4:	681b      	ldr	r3, [r3, #0]
  400fb6:	3301      	adds	r3, #1
  400fb8:	4a05      	ldr	r2, [pc, #20]	; (400fd0 <pio_handler_set+0x94>)
  400fba:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fbc:	683a      	ldr	r2, [r7, #0]
  400fbe:	6879      	ldr	r1, [r7, #4]
  400fc0:	68f8      	ldr	r0, [r7, #12]
  400fc2:	4b05      	ldr	r3, [pc, #20]	; (400fd8 <pio_handler_set+0x9c>)
  400fc4:	4798      	blx	r3

	return 0;
  400fc6:	2300      	movs	r3, #0
}
  400fc8:	4618      	mov	r0, r3
  400fca:	3718      	adds	r7, #24
  400fcc:	46bd      	mov	sp, r7
  400fce:	bd80      	pop	{r7, pc}
  400fd0:	20400a48 	.word	0x20400a48
  400fd4:	204009d8 	.word	0x204009d8
  400fd8:	00400db5 	.word	0x00400db5

00400fdc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400fdc:	b580      	push	{r7, lr}
  400fde:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400fe0:	210a      	movs	r1, #10
  400fe2:	4802      	ldr	r0, [pc, #8]	; (400fec <PIOA_Handler+0x10>)
  400fe4:	4b02      	ldr	r3, [pc, #8]	; (400ff0 <PIOA_Handler+0x14>)
  400fe6:	4798      	blx	r3
}
  400fe8:	bf00      	nop
  400fea:	bd80      	pop	{r7, pc}
  400fec:	400e0e00 	.word	0x400e0e00
  400ff0:	00400e89 	.word	0x00400e89

00400ff4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ff4:	b580      	push	{r7, lr}
  400ff6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400ff8:	210b      	movs	r1, #11
  400ffa:	4802      	ldr	r0, [pc, #8]	; (401004 <PIOB_Handler+0x10>)
  400ffc:	4b02      	ldr	r3, [pc, #8]	; (401008 <PIOB_Handler+0x14>)
  400ffe:	4798      	blx	r3
}
  401000:	bf00      	nop
  401002:	bd80      	pop	{r7, pc}
  401004:	400e1000 	.word	0x400e1000
  401008:	00400e89 	.word	0x00400e89

0040100c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40100c:	b580      	push	{r7, lr}
  40100e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401010:	210c      	movs	r1, #12
  401012:	4802      	ldr	r0, [pc, #8]	; (40101c <PIOC_Handler+0x10>)
  401014:	4b02      	ldr	r3, [pc, #8]	; (401020 <PIOC_Handler+0x14>)
  401016:	4798      	blx	r3
}
  401018:	bf00      	nop
  40101a:	bd80      	pop	{r7, pc}
  40101c:	400e1200 	.word	0x400e1200
  401020:	00400e89 	.word	0x00400e89

00401024 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401024:	b580      	push	{r7, lr}
  401026:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401028:	2110      	movs	r1, #16
  40102a:	4802      	ldr	r0, [pc, #8]	; (401034 <PIOD_Handler+0x10>)
  40102c:	4b02      	ldr	r3, [pc, #8]	; (401038 <PIOD_Handler+0x14>)
  40102e:	4798      	blx	r3
}
  401030:	bf00      	nop
  401032:	bd80      	pop	{r7, pc}
  401034:	400e1400 	.word	0x400e1400
  401038:	00400e89 	.word	0x00400e89

0040103c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40103c:	b580      	push	{r7, lr}
  40103e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401040:	2111      	movs	r1, #17
  401042:	4802      	ldr	r0, [pc, #8]	; (40104c <PIOE_Handler+0x10>)
  401044:	4b02      	ldr	r3, [pc, #8]	; (401050 <PIOE_Handler+0x14>)
  401046:	4798      	blx	r3
}
  401048:	bf00      	nop
  40104a:	bd80      	pop	{r7, pc}
  40104c:	400e1600 	.word	0x400e1600
  401050:	00400e89 	.word	0x00400e89

00401054 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401054:	b480      	push	{r7}
  401056:	b083      	sub	sp, #12
  401058:	af00      	add	r7, sp, #0
  40105a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	3b01      	subs	r3, #1
  401060:	2b03      	cmp	r3, #3
  401062:	d81a      	bhi.n	40109a <pmc_mck_set_division+0x46>
  401064:	a201      	add	r2, pc, #4	; (adr r2, 40106c <pmc_mck_set_division+0x18>)
  401066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40106a:	bf00      	nop
  40106c:	0040107d 	.word	0x0040107d
  401070:	00401083 	.word	0x00401083
  401074:	0040108b 	.word	0x0040108b
  401078:	00401093 	.word	0x00401093
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40107c:	2300      	movs	r3, #0
  40107e:	607b      	str	r3, [r7, #4]
			break;
  401080:	e00e      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401082:	f44f 7380 	mov.w	r3, #256	; 0x100
  401086:	607b      	str	r3, [r7, #4]
			break;
  401088:	e00a      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40108a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40108e:	607b      	str	r3, [r7, #4]
			break;
  401090:	e006      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401092:	f44f 7300 	mov.w	r3, #512	; 0x200
  401096:	607b      	str	r3, [r7, #4]
			break;
  401098:	e002      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40109a:	2300      	movs	r3, #0
  40109c:	607b      	str	r3, [r7, #4]
			break;
  40109e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4010a0:	490a      	ldr	r1, [pc, #40]	; (4010cc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010a2:	4b0a      	ldr	r3, [pc, #40]	; (4010cc <pmc_mck_set_division+0x78>)
  4010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4010aa:	687b      	ldr	r3, [r7, #4]
  4010ac:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4010ae:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010b0:	bf00      	nop
  4010b2:	4b06      	ldr	r3, [pc, #24]	; (4010cc <pmc_mck_set_division+0x78>)
  4010b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010b6:	f003 0308 	and.w	r3, r3, #8
  4010ba:	2b00      	cmp	r3, #0
  4010bc:	d0f9      	beq.n	4010b2 <pmc_mck_set_division+0x5e>
}
  4010be:	bf00      	nop
  4010c0:	370c      	adds	r7, #12
  4010c2:	46bd      	mov	sp, r7
  4010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop
  4010cc:	400e0600 	.word	0x400e0600

004010d0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4010d0:	b480      	push	{r7}
  4010d2:	b085      	sub	sp, #20
  4010d4:	af00      	add	r7, sp, #0
  4010d6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010d8:	491d      	ldr	r1, [pc, #116]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  4010da:	4b1d      	ldr	r3, [pc, #116]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  4010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4010e2:	687b      	ldr	r3, [r7, #4]
  4010e4:	4313      	orrs	r3, r2
  4010e6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010ec:	60fb      	str	r3, [r7, #12]
  4010ee:	e007      	b.n	401100 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010f0:	68fb      	ldr	r3, [r7, #12]
  4010f2:	2b00      	cmp	r3, #0
  4010f4:	d101      	bne.n	4010fa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4010f6:	2301      	movs	r3, #1
  4010f8:	e023      	b.n	401142 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4010fa:	68fb      	ldr	r3, [r7, #12]
  4010fc:	3b01      	subs	r3, #1
  4010fe:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401100:	4b13      	ldr	r3, [pc, #76]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401102:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401104:	f003 0308 	and.w	r3, r3, #8
  401108:	2b00      	cmp	r3, #0
  40110a:	d0f1      	beq.n	4010f0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40110c:	4a10      	ldr	r2, [pc, #64]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  40110e:	4b10      	ldr	r3, [pc, #64]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401112:	f023 0303 	bic.w	r3, r3, #3
  401116:	f043 0302 	orr.w	r3, r3, #2
  40111a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401120:	60fb      	str	r3, [r7, #12]
  401122:	e007      	b.n	401134 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401124:	68fb      	ldr	r3, [r7, #12]
  401126:	2b00      	cmp	r3, #0
  401128:	d101      	bne.n	40112e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40112a:	2301      	movs	r3, #1
  40112c:	e009      	b.n	401142 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40112e:	68fb      	ldr	r3, [r7, #12]
  401130:	3b01      	subs	r3, #1
  401132:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401134:	4b06      	ldr	r3, [pc, #24]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401138:	f003 0308 	and.w	r3, r3, #8
  40113c:	2b00      	cmp	r3, #0
  40113e:	d0f1      	beq.n	401124 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401140:	2300      	movs	r3, #0
}
  401142:	4618      	mov	r0, r3
  401144:	3714      	adds	r7, #20
  401146:	46bd      	mov	sp, r7
  401148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114c:	4770      	bx	lr
  40114e:	bf00      	nop
  401150:	400e0600 	.word	0x400e0600

00401154 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401154:	b480      	push	{r7}
  401156:	b083      	sub	sp, #12
  401158:	af00      	add	r7, sp, #0
  40115a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40115c:	687b      	ldr	r3, [r7, #4]
  40115e:	2b01      	cmp	r3, #1
  401160:	d105      	bne.n	40116e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401162:	4907      	ldr	r1, [pc, #28]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401164:	4b06      	ldr	r3, [pc, #24]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401166:	689a      	ldr	r2, [r3, #8]
  401168:	4b06      	ldr	r3, [pc, #24]	; (401184 <pmc_switch_sclk_to_32kxtal+0x30>)
  40116a:	4313      	orrs	r3, r2
  40116c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40116e:	4b04      	ldr	r3, [pc, #16]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401170:	4a05      	ldr	r2, [pc, #20]	; (401188 <pmc_switch_sclk_to_32kxtal+0x34>)
  401172:	601a      	str	r2, [r3, #0]
}
  401174:	bf00      	nop
  401176:	370c      	adds	r7, #12
  401178:	46bd      	mov	sp, r7
  40117a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117e:	4770      	bx	lr
  401180:	400e1810 	.word	0x400e1810
  401184:	a5100000 	.word	0xa5100000
  401188:	a5000008 	.word	0xa5000008

0040118c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40118c:	b480      	push	{r7}
  40118e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401190:	4b09      	ldr	r3, [pc, #36]	; (4011b8 <pmc_osc_is_ready_32kxtal+0x2c>)
  401192:	695b      	ldr	r3, [r3, #20]
  401194:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401198:	2b00      	cmp	r3, #0
  40119a:	d007      	beq.n	4011ac <pmc_osc_is_ready_32kxtal+0x20>
  40119c:	4b07      	ldr	r3, [pc, #28]	; (4011bc <pmc_osc_is_ready_32kxtal+0x30>)
  40119e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011a4:	2b00      	cmp	r3, #0
  4011a6:	d001      	beq.n	4011ac <pmc_osc_is_ready_32kxtal+0x20>
  4011a8:	2301      	movs	r3, #1
  4011aa:	e000      	b.n	4011ae <pmc_osc_is_ready_32kxtal+0x22>
  4011ac:	2300      	movs	r3, #0
}
  4011ae:	4618      	mov	r0, r3
  4011b0:	46bd      	mov	sp, r7
  4011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b6:	4770      	bx	lr
  4011b8:	400e1810 	.word	0x400e1810
  4011bc:	400e0600 	.word	0x400e0600

004011c0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4011c0:	b480      	push	{r7}
  4011c2:	b083      	sub	sp, #12
  4011c4:	af00      	add	r7, sp, #0
  4011c6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4011c8:	4915      	ldr	r1, [pc, #84]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011ca:	4b15      	ldr	r3, [pc, #84]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011cc:	6a1a      	ldr	r2, [r3, #32]
  4011ce:	4b15      	ldr	r3, [pc, #84]	; (401224 <pmc_switch_mainck_to_fastrc+0x64>)
  4011d0:	4313      	orrs	r3, r2
  4011d2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011d4:	bf00      	nop
  4011d6:	4b12      	ldr	r3, [pc, #72]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011de:	2b00      	cmp	r3, #0
  4011e0:	d0f9      	beq.n	4011d6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011e2:	490f      	ldr	r1, [pc, #60]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011e4:	4b0e      	ldr	r3, [pc, #56]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011e6:	6a1a      	ldr	r2, [r3, #32]
  4011e8:	4b0f      	ldr	r3, [pc, #60]	; (401228 <pmc_switch_mainck_to_fastrc+0x68>)
  4011ea:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4011ec:	687a      	ldr	r2, [r7, #4]
  4011ee:	4313      	orrs	r3, r2
  4011f0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011f4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011f6:	bf00      	nop
  4011f8:	4b09      	ldr	r3, [pc, #36]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401200:	2b00      	cmp	r3, #0
  401202:	d0f9      	beq.n	4011f8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401204:	4906      	ldr	r1, [pc, #24]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  401206:	4b06      	ldr	r3, [pc, #24]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  401208:	6a1a      	ldr	r2, [r3, #32]
  40120a:	4b08      	ldr	r3, [pc, #32]	; (40122c <pmc_switch_mainck_to_fastrc+0x6c>)
  40120c:	4013      	ands	r3, r2
  40120e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401212:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401214:	bf00      	nop
  401216:	370c      	adds	r7, #12
  401218:	46bd      	mov	sp, r7
  40121a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121e:	4770      	bx	lr
  401220:	400e0600 	.word	0x400e0600
  401224:	00370008 	.word	0x00370008
  401228:	ffc8ff8f 	.word	0xffc8ff8f
  40122c:	fec8ffff 	.word	0xfec8ffff

00401230 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401230:	b480      	push	{r7}
  401232:	b083      	sub	sp, #12
  401234:	af00      	add	r7, sp, #0
  401236:	6078      	str	r0, [r7, #4]
  401238:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40123a:	687b      	ldr	r3, [r7, #4]
  40123c:	2b00      	cmp	r3, #0
  40123e:	d008      	beq.n	401252 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401240:	4913      	ldr	r1, [pc, #76]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401242:	4b13      	ldr	r3, [pc, #76]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401244:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401246:	4a13      	ldr	r2, [pc, #76]	; (401294 <pmc_switch_mainck_to_xtal+0x64>)
  401248:	401a      	ands	r2, r3
  40124a:	4b13      	ldr	r3, [pc, #76]	; (401298 <pmc_switch_mainck_to_xtal+0x68>)
  40124c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40124e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401250:	e018      	b.n	401284 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401252:	490f      	ldr	r1, [pc, #60]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401254:	4b0e      	ldr	r3, [pc, #56]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401256:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401258:	4b10      	ldr	r3, [pc, #64]	; (40129c <pmc_switch_mainck_to_xtal+0x6c>)
  40125a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40125c:	683a      	ldr	r2, [r7, #0]
  40125e:	0212      	lsls	r2, r2, #8
  401260:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401262:	431a      	orrs	r2, r3
  401264:	4b0e      	ldr	r3, [pc, #56]	; (4012a0 <pmc_switch_mainck_to_xtal+0x70>)
  401266:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401268:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40126a:	bf00      	nop
  40126c:	4b08      	ldr	r3, [pc, #32]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40126e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401270:	f003 0301 	and.w	r3, r3, #1
  401274:	2b00      	cmp	r3, #0
  401276:	d0f9      	beq.n	40126c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401278:	4905      	ldr	r1, [pc, #20]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40127a:	4b05      	ldr	r3, [pc, #20]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40127c:	6a1a      	ldr	r2, [r3, #32]
  40127e:	4b09      	ldr	r3, [pc, #36]	; (4012a4 <pmc_switch_mainck_to_xtal+0x74>)
  401280:	4313      	orrs	r3, r2
  401282:	620b      	str	r3, [r1, #32]
}
  401284:	bf00      	nop
  401286:	370c      	adds	r7, #12
  401288:	46bd      	mov	sp, r7
  40128a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40128e:	4770      	bx	lr
  401290:	400e0600 	.word	0x400e0600
  401294:	fec8fffc 	.word	0xfec8fffc
  401298:	01370002 	.word	0x01370002
  40129c:	ffc8fffc 	.word	0xffc8fffc
  4012a0:	00370001 	.word	0x00370001
  4012a4:	01370000 	.word	0x01370000

004012a8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4012a8:	b480      	push	{r7}
  4012aa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012ac:	4b04      	ldr	r3, [pc, #16]	; (4012c0 <pmc_osc_is_ready_mainck+0x18>)
  4012ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4012b4:	4618      	mov	r0, r3
  4012b6:	46bd      	mov	sp, r7
  4012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012bc:	4770      	bx	lr
  4012be:	bf00      	nop
  4012c0:	400e0600 	.word	0x400e0600

004012c4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4012c4:	b480      	push	{r7}
  4012c6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012c8:	4b04      	ldr	r3, [pc, #16]	; (4012dc <pmc_disable_pllack+0x18>)
  4012ca:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4012d0:	bf00      	nop
  4012d2:	46bd      	mov	sp, r7
  4012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d8:	4770      	bx	lr
  4012da:	bf00      	nop
  4012dc:	400e0600 	.word	0x400e0600

004012e0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4012e0:	b480      	push	{r7}
  4012e2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012e4:	4b04      	ldr	r3, [pc, #16]	; (4012f8 <pmc_is_locked_pllack+0x18>)
  4012e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012e8:	f003 0302 	and.w	r3, r3, #2
}
  4012ec:	4618      	mov	r0, r3
  4012ee:	46bd      	mov	sp, r7
  4012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012f4:	4770      	bx	lr
  4012f6:	bf00      	nop
  4012f8:	400e0600 	.word	0x400e0600

004012fc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4012fc:	b480      	push	{r7}
  4012fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401300:	4b04      	ldr	r3, [pc, #16]	; (401314 <pmc_is_locked_upll+0x18>)
  401302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401304:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401308:	4618      	mov	r0, r3
  40130a:	46bd      	mov	sp, r7
  40130c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401310:	4770      	bx	lr
  401312:	bf00      	nop
  401314:	400e0600 	.word	0x400e0600

00401318 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401318:	b480      	push	{r7}
  40131a:	b083      	sub	sp, #12
  40131c:	af00      	add	r7, sp, #0
  40131e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401320:	687b      	ldr	r3, [r7, #4]
  401322:	2b3f      	cmp	r3, #63	; 0x3f
  401324:	d901      	bls.n	40132a <pmc_enable_periph_clk+0x12>
		return 1;
  401326:	2301      	movs	r3, #1
  401328:	e02f      	b.n	40138a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40132a:	687b      	ldr	r3, [r7, #4]
  40132c:	2b1f      	cmp	r3, #31
  40132e:	d813      	bhi.n	401358 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401330:	4b19      	ldr	r3, [pc, #100]	; (401398 <pmc_enable_periph_clk+0x80>)
  401332:	699a      	ldr	r2, [r3, #24]
  401334:	2101      	movs	r1, #1
  401336:	687b      	ldr	r3, [r7, #4]
  401338:	fa01 f303 	lsl.w	r3, r1, r3
  40133c:	401a      	ands	r2, r3
  40133e:	2101      	movs	r1, #1
  401340:	687b      	ldr	r3, [r7, #4]
  401342:	fa01 f303 	lsl.w	r3, r1, r3
  401346:	429a      	cmp	r2, r3
  401348:	d01e      	beq.n	401388 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40134a:	4a13      	ldr	r2, [pc, #76]	; (401398 <pmc_enable_periph_clk+0x80>)
  40134c:	2101      	movs	r1, #1
  40134e:	687b      	ldr	r3, [r7, #4]
  401350:	fa01 f303 	lsl.w	r3, r1, r3
  401354:	6113      	str	r3, [r2, #16]
  401356:	e017      	b.n	401388 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401358:	687b      	ldr	r3, [r7, #4]
  40135a:	3b20      	subs	r3, #32
  40135c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40135e:	4b0e      	ldr	r3, [pc, #56]	; (401398 <pmc_enable_periph_clk+0x80>)
  401360:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401364:	2101      	movs	r1, #1
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	fa01 f303 	lsl.w	r3, r1, r3
  40136c:	401a      	ands	r2, r3
  40136e:	2101      	movs	r1, #1
  401370:	687b      	ldr	r3, [r7, #4]
  401372:	fa01 f303 	lsl.w	r3, r1, r3
  401376:	429a      	cmp	r2, r3
  401378:	d006      	beq.n	401388 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40137a:	4a07      	ldr	r2, [pc, #28]	; (401398 <pmc_enable_periph_clk+0x80>)
  40137c:	2101      	movs	r1, #1
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	fa01 f303 	lsl.w	r3, r1, r3
  401384:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401388:	2300      	movs	r3, #0
}
  40138a:	4618      	mov	r0, r3
  40138c:	370c      	adds	r7, #12
  40138e:	46bd      	mov	sp, r7
  401390:	f85d 7b04 	ldr.w	r7, [sp], #4
  401394:	4770      	bx	lr
  401396:	bf00      	nop
  401398:	400e0600 	.word	0x400e0600

0040139c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40139c:	b480      	push	{r7}
  40139e:	b085      	sub	sp, #20
  4013a0:	af00      	add	r7, sp, #0
  4013a2:	6078      	str	r0, [r7, #4]
  4013a4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4013a6:	2300      	movs	r3, #0
  4013a8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4013aa:	687b      	ldr	r3, [r7, #4]
  4013ac:	22ac      	movs	r2, #172	; 0xac
  4013ae:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4013b0:	683b      	ldr	r3, [r7, #0]
  4013b2:	681a      	ldr	r2, [r3, #0]
  4013b4:	683b      	ldr	r3, [r7, #0]
  4013b6:	685b      	ldr	r3, [r3, #4]
  4013b8:	fbb2 f3f3 	udiv	r3, r2, r3
  4013bc:	091b      	lsrs	r3, r3, #4
  4013be:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4013c0:	68fb      	ldr	r3, [r7, #12]
  4013c2:	2b00      	cmp	r3, #0
  4013c4:	d003      	beq.n	4013ce <uart_init+0x32>
  4013c6:	68fb      	ldr	r3, [r7, #12]
  4013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013cc:	d301      	bcc.n	4013d2 <uart_init+0x36>
		return 1;
  4013ce:	2301      	movs	r3, #1
  4013d0:	e00a      	b.n	4013e8 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4013d2:	687b      	ldr	r3, [r7, #4]
  4013d4:	68fa      	ldr	r2, [r7, #12]
  4013d6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4013d8:	683b      	ldr	r3, [r7, #0]
  4013da:	689a      	ldr	r2, [r3, #8]
  4013dc:	687b      	ldr	r3, [r7, #4]
  4013de:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4013e0:	687b      	ldr	r3, [r7, #4]
  4013e2:	2250      	movs	r2, #80	; 0x50
  4013e4:	601a      	str	r2, [r3, #0]

	return 0;
  4013e6:	2300      	movs	r3, #0
}
  4013e8:	4618      	mov	r0, r3
  4013ea:	3714      	adds	r7, #20
  4013ec:	46bd      	mov	sp, r7
  4013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013f2:	4770      	bx	lr

004013f4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4013f4:	b480      	push	{r7}
  4013f6:	b083      	sub	sp, #12
  4013f8:	af00      	add	r7, sp, #0
  4013fa:	6078      	str	r0, [r7, #4]
  4013fc:	460b      	mov	r3, r1
  4013fe:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	695b      	ldr	r3, [r3, #20]
  401404:	f003 0302 	and.w	r3, r3, #2
  401408:	2b00      	cmp	r3, #0
  40140a:	d101      	bne.n	401410 <uart_write+0x1c>
		return 1;
  40140c:	2301      	movs	r3, #1
  40140e:	e003      	b.n	401418 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401410:	78fa      	ldrb	r2, [r7, #3]
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	61da      	str	r2, [r3, #28]
	return 0;
  401416:	2300      	movs	r3, #0
}
  401418:	4618      	mov	r0, r3
  40141a:	370c      	adds	r7, #12
  40141c:	46bd      	mov	sp, r7
  40141e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401422:	4770      	bx	lr

00401424 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401424:	b480      	push	{r7}
  401426:	b083      	sub	sp, #12
  401428:	af00      	add	r7, sp, #0
  40142a:	6078      	str	r0, [r7, #4]
  40142c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40142e:	687b      	ldr	r3, [r7, #4]
  401430:	695b      	ldr	r3, [r3, #20]
  401432:	f003 0301 	and.w	r3, r3, #1
  401436:	2b00      	cmp	r3, #0
  401438:	d101      	bne.n	40143e <uart_read+0x1a>
		return 1;
  40143a:	2301      	movs	r3, #1
  40143c:	e005      	b.n	40144a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40143e:	687b      	ldr	r3, [r7, #4]
  401440:	699b      	ldr	r3, [r3, #24]
  401442:	b2da      	uxtb	r2, r3
  401444:	683b      	ldr	r3, [r7, #0]
  401446:	701a      	strb	r2, [r3, #0]
	return 0;
  401448:	2300      	movs	r3, #0
}
  40144a:	4618      	mov	r0, r3
  40144c:	370c      	adds	r7, #12
  40144e:	46bd      	mov	sp, r7
  401450:	f85d 7b04 	ldr.w	r7, [sp], #4
  401454:	4770      	bx	lr

00401456 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401456:	b480      	push	{r7}
  401458:	b089      	sub	sp, #36	; 0x24
  40145a:	af00      	add	r7, sp, #0
  40145c:	60f8      	str	r0, [r7, #12]
  40145e:	60b9      	str	r1, [r7, #8]
  401460:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401462:	68bb      	ldr	r3, [r7, #8]
  401464:	011a      	lsls	r2, r3, #4
  401466:	687b      	ldr	r3, [r7, #4]
  401468:	429a      	cmp	r2, r3
  40146a:	d802      	bhi.n	401472 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40146c:	2310      	movs	r3, #16
  40146e:	61fb      	str	r3, [r7, #28]
  401470:	e001      	b.n	401476 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401472:	2308      	movs	r3, #8
  401474:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401476:	687b      	ldr	r3, [r7, #4]
  401478:	00da      	lsls	r2, r3, #3
  40147a:	69fb      	ldr	r3, [r7, #28]
  40147c:	68b9      	ldr	r1, [r7, #8]
  40147e:	fb01 f303 	mul.w	r3, r1, r3
  401482:	085b      	lsrs	r3, r3, #1
  401484:	441a      	add	r2, r3
  401486:	69fb      	ldr	r3, [r7, #28]
  401488:	68b9      	ldr	r1, [r7, #8]
  40148a:	fb01 f303 	mul.w	r3, r1, r3
  40148e:	fbb2 f3f3 	udiv	r3, r2, r3
  401492:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401494:	69bb      	ldr	r3, [r7, #24]
  401496:	08db      	lsrs	r3, r3, #3
  401498:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40149a:	69bb      	ldr	r3, [r7, #24]
  40149c:	f003 0307 	and.w	r3, r3, #7
  4014a0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4014a2:	697b      	ldr	r3, [r7, #20]
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d003      	beq.n	4014b0 <usart_set_async_baudrate+0x5a>
  4014a8:	697b      	ldr	r3, [r7, #20]
  4014aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4014ae:	d301      	bcc.n	4014b4 <usart_set_async_baudrate+0x5e>
		return 1;
  4014b0:	2301      	movs	r3, #1
  4014b2:	e00f      	b.n	4014d4 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4014b4:	69fb      	ldr	r3, [r7, #28]
  4014b6:	2b08      	cmp	r3, #8
  4014b8:	d105      	bne.n	4014c6 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4014ba:	68fb      	ldr	r3, [r7, #12]
  4014bc:	685b      	ldr	r3, [r3, #4]
  4014be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4014c2:	68fb      	ldr	r3, [r7, #12]
  4014c4:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4014c6:	693b      	ldr	r3, [r7, #16]
  4014c8:	041a      	lsls	r2, r3, #16
  4014ca:	697b      	ldr	r3, [r7, #20]
  4014cc:	431a      	orrs	r2, r3
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	621a      	str	r2, [r3, #32]

	return 0;
  4014d2:	2300      	movs	r3, #0
}
  4014d4:	4618      	mov	r0, r3
  4014d6:	3724      	adds	r7, #36	; 0x24
  4014d8:	46bd      	mov	sp, r7
  4014da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014de:	4770      	bx	lr

004014e0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4014e0:	b580      	push	{r7, lr}
  4014e2:	b082      	sub	sp, #8
  4014e4:	af00      	add	r7, sp, #0
  4014e6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4014e8:	6878      	ldr	r0, [r7, #4]
  4014ea:	4b0d      	ldr	r3, [pc, #52]	; (401520 <usart_reset+0x40>)
  4014ec:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4014ee:	687b      	ldr	r3, [r7, #4]
  4014f0:	2200      	movs	r2, #0
  4014f2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	2200      	movs	r2, #0
  4014f8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014fa:	687b      	ldr	r3, [r7, #4]
  4014fc:	2200      	movs	r2, #0
  4014fe:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401500:	6878      	ldr	r0, [r7, #4]
  401502:	4b08      	ldr	r3, [pc, #32]	; (401524 <usart_reset+0x44>)
  401504:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401506:	6878      	ldr	r0, [r7, #4]
  401508:	4b07      	ldr	r3, [pc, #28]	; (401528 <usart_reset+0x48>)
  40150a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40150c:	6878      	ldr	r0, [r7, #4]
  40150e:	4b07      	ldr	r3, [pc, #28]	; (40152c <usart_reset+0x4c>)
  401510:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401512:	6878      	ldr	r0, [r7, #4]
  401514:	4b06      	ldr	r3, [pc, #24]	; (401530 <usart_reset+0x50>)
  401516:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401518:	bf00      	nop
  40151a:	3708      	adds	r7, #8
  40151c:	46bd      	mov	sp, r7
  40151e:	bd80      	pop	{r7, pc}
  401520:	004016c1 	.word	0x004016c1
  401524:	004015d3 	.word	0x004015d3
  401528:	00401607 	.word	0x00401607
  40152c:	00401621 	.word	0x00401621
  401530:	0040163d 	.word	0x0040163d

00401534 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401534:	b580      	push	{r7, lr}
  401536:	b084      	sub	sp, #16
  401538:	af00      	add	r7, sp, #0
  40153a:	60f8      	str	r0, [r7, #12]
  40153c:	60b9      	str	r1, [r7, #8]
  40153e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401540:	68f8      	ldr	r0, [r7, #12]
  401542:	4b1a      	ldr	r3, [pc, #104]	; (4015ac <usart_init_rs232+0x78>)
  401544:	4798      	blx	r3

	ul_reg_val = 0;
  401546:	4b1a      	ldr	r3, [pc, #104]	; (4015b0 <usart_init_rs232+0x7c>)
  401548:	2200      	movs	r2, #0
  40154a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40154c:	68bb      	ldr	r3, [r7, #8]
  40154e:	2b00      	cmp	r3, #0
  401550:	d009      	beq.n	401566 <usart_init_rs232+0x32>
  401552:	68bb      	ldr	r3, [r7, #8]
  401554:	681b      	ldr	r3, [r3, #0]
  401556:	687a      	ldr	r2, [r7, #4]
  401558:	4619      	mov	r1, r3
  40155a:	68f8      	ldr	r0, [r7, #12]
  40155c:	4b15      	ldr	r3, [pc, #84]	; (4015b4 <usart_init_rs232+0x80>)
  40155e:	4798      	blx	r3
  401560:	4603      	mov	r3, r0
  401562:	2b00      	cmp	r3, #0
  401564:	d001      	beq.n	40156a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401566:	2301      	movs	r3, #1
  401568:	e01b      	b.n	4015a2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40156a:	68bb      	ldr	r3, [r7, #8]
  40156c:	685a      	ldr	r2, [r3, #4]
  40156e:	68bb      	ldr	r3, [r7, #8]
  401570:	689b      	ldr	r3, [r3, #8]
  401572:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401574:	68bb      	ldr	r3, [r7, #8]
  401576:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401578:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40157a:	68bb      	ldr	r3, [r7, #8]
  40157c:	68db      	ldr	r3, [r3, #12]
  40157e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401580:	4b0b      	ldr	r3, [pc, #44]	; (4015b0 <usart_init_rs232+0x7c>)
  401582:	681b      	ldr	r3, [r3, #0]
  401584:	4313      	orrs	r3, r2
  401586:	4a0a      	ldr	r2, [pc, #40]	; (4015b0 <usart_init_rs232+0x7c>)
  401588:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40158a:	4b09      	ldr	r3, [pc, #36]	; (4015b0 <usart_init_rs232+0x7c>)
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	4a08      	ldr	r2, [pc, #32]	; (4015b0 <usart_init_rs232+0x7c>)
  401590:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401592:	68fb      	ldr	r3, [r7, #12]
  401594:	685a      	ldr	r2, [r3, #4]
  401596:	4b06      	ldr	r3, [pc, #24]	; (4015b0 <usart_init_rs232+0x7c>)
  401598:	681b      	ldr	r3, [r3, #0]
  40159a:	431a      	orrs	r2, r3
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	605a      	str	r2, [r3, #4]

	return 0;
  4015a0:	2300      	movs	r3, #0
}
  4015a2:	4618      	mov	r0, r3
  4015a4:	3710      	adds	r7, #16
  4015a6:	46bd      	mov	sp, r7
  4015a8:	bd80      	pop	{r7, pc}
  4015aa:	bf00      	nop
  4015ac:	004014e1 	.word	0x004014e1
  4015b0:	20400a4c 	.word	0x20400a4c
  4015b4:	00401457 	.word	0x00401457

004015b8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4015b8:	b480      	push	{r7}
  4015ba:	b083      	sub	sp, #12
  4015bc:	af00      	add	r7, sp, #0
  4015be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	2240      	movs	r2, #64	; 0x40
  4015c4:	601a      	str	r2, [r3, #0]
}
  4015c6:	bf00      	nop
  4015c8:	370c      	adds	r7, #12
  4015ca:	46bd      	mov	sp, r7
  4015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d0:	4770      	bx	lr

004015d2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4015d2:	b480      	push	{r7}
  4015d4:	b083      	sub	sp, #12
  4015d6:	af00      	add	r7, sp, #0
  4015d8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015da:	687b      	ldr	r3, [r7, #4]
  4015dc:	2288      	movs	r2, #136	; 0x88
  4015de:	601a      	str	r2, [r3, #0]
}
  4015e0:	bf00      	nop
  4015e2:	370c      	adds	r7, #12
  4015e4:	46bd      	mov	sp, r7
  4015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ea:	4770      	bx	lr

004015ec <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	2210      	movs	r2, #16
  4015f8:	601a      	str	r2, [r3, #0]
}
  4015fa:	bf00      	nop
  4015fc:	370c      	adds	r7, #12
  4015fe:	46bd      	mov	sp, r7
  401600:	f85d 7b04 	ldr.w	r7, [sp], #4
  401604:	4770      	bx	lr

00401606 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401606:	b480      	push	{r7}
  401608:	b083      	sub	sp, #12
  40160a:	af00      	add	r7, sp, #0
  40160c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40160e:	687b      	ldr	r3, [r7, #4]
  401610:	2224      	movs	r2, #36	; 0x24
  401612:	601a      	str	r2, [r3, #0]
}
  401614:	bf00      	nop
  401616:	370c      	adds	r7, #12
  401618:	46bd      	mov	sp, r7
  40161a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40161e:	4770      	bx	lr

00401620 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401620:	b480      	push	{r7}
  401622:	b083      	sub	sp, #12
  401624:	af00      	add	r7, sp, #0
  401626:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401628:	687b      	ldr	r3, [r7, #4]
  40162a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40162e:	601a      	str	r2, [r3, #0]
}
  401630:	bf00      	nop
  401632:	370c      	adds	r7, #12
  401634:	46bd      	mov	sp, r7
  401636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163a:	4770      	bx	lr

0040163c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40163c:	b480      	push	{r7}
  40163e:	b083      	sub	sp, #12
  401640:	af00      	add	r7, sp, #0
  401642:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401644:	687b      	ldr	r3, [r7, #4]
  401646:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40164a:	601a      	str	r2, [r3, #0]
}
  40164c:	bf00      	nop
  40164e:	370c      	adds	r7, #12
  401650:	46bd      	mov	sp, r7
  401652:	f85d 7b04 	ldr.w	r7, [sp], #4
  401656:	4770      	bx	lr

00401658 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401658:	b480      	push	{r7}
  40165a:	b083      	sub	sp, #12
  40165c:	af00      	add	r7, sp, #0
  40165e:	6078      	str	r0, [r7, #4]
  401660:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401662:	687b      	ldr	r3, [r7, #4]
  401664:	695b      	ldr	r3, [r3, #20]
  401666:	f003 0302 	and.w	r3, r3, #2
  40166a:	2b00      	cmp	r3, #0
  40166c:	d101      	bne.n	401672 <usart_write+0x1a>
		return 1;
  40166e:	2301      	movs	r3, #1
  401670:	e005      	b.n	40167e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401672:	683b      	ldr	r3, [r7, #0]
  401674:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	61da      	str	r2, [r3, #28]
	return 0;
  40167c:	2300      	movs	r3, #0
}
  40167e:	4618      	mov	r0, r3
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr

0040168a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40168a:	b480      	push	{r7}
  40168c:	b083      	sub	sp, #12
  40168e:	af00      	add	r7, sp, #0
  401690:	6078      	str	r0, [r7, #4]
  401692:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401694:	687b      	ldr	r3, [r7, #4]
  401696:	695b      	ldr	r3, [r3, #20]
  401698:	f003 0301 	and.w	r3, r3, #1
  40169c:	2b00      	cmp	r3, #0
  40169e:	d101      	bne.n	4016a4 <usart_read+0x1a>
		return 1;
  4016a0:	2301      	movs	r3, #1
  4016a2:	e006      	b.n	4016b2 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	699b      	ldr	r3, [r3, #24]
  4016a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016ac:	683b      	ldr	r3, [r7, #0]
  4016ae:	601a      	str	r2, [r3, #0]

	return 0;
  4016b0:	2300      	movs	r3, #0
}
  4016b2:	4618      	mov	r0, r3
  4016b4:	370c      	adds	r7, #12
  4016b6:	46bd      	mov	sp, r7
  4016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016bc:	4770      	bx	lr
	...

004016c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b083      	sub	sp, #12
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4016c8:	687b      	ldr	r3, [r7, #4]
  4016ca:	4a04      	ldr	r2, [pc, #16]	; (4016dc <usart_disable_writeprotect+0x1c>)
  4016cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4016d0:	bf00      	nop
  4016d2:	370c      	adds	r7, #12
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr
  4016dc:	55534100 	.word	0x55534100

004016e0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016e0:	b480      	push	{r7}
  4016e2:	b083      	sub	sp, #12
  4016e4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016e6:	f3ef 8310 	mrs	r3, PRIMASK
  4016ea:	607b      	str	r3, [r7, #4]
  return(result);
  4016ec:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016ee:	2b00      	cmp	r3, #0
  4016f0:	bf0c      	ite	eq
  4016f2:	2301      	moveq	r3, #1
  4016f4:	2300      	movne	r3, #0
  4016f6:	b2db      	uxtb	r3, r3
  4016f8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4016fa:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401700:	4b04      	ldr	r3, [pc, #16]	; (401714 <cpu_irq_save+0x34>)
  401702:	2200      	movs	r2, #0
  401704:	701a      	strb	r2, [r3, #0]
	return flags;
  401706:	683b      	ldr	r3, [r7, #0]
}
  401708:	4618      	mov	r0, r3
  40170a:	370c      	adds	r7, #12
  40170c:	46bd      	mov	sp, r7
  40170e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401712:	4770      	bx	lr
  401714:	2040000a 	.word	0x2040000a

00401718 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401718:	b480      	push	{r7}
  40171a:	b083      	sub	sp, #12
  40171c:	af00      	add	r7, sp, #0
  40171e:	6078      	str	r0, [r7, #4]
	return (flags);
  401720:	687b      	ldr	r3, [r7, #4]
  401722:	2b00      	cmp	r3, #0
  401724:	bf14      	ite	ne
  401726:	2301      	movne	r3, #1
  401728:	2300      	moveq	r3, #0
  40172a:	b2db      	uxtb	r3, r3
}
  40172c:	4618      	mov	r0, r3
  40172e:	370c      	adds	r7, #12
  401730:	46bd      	mov	sp, r7
  401732:	f85d 7b04 	ldr.w	r7, [sp], #4
  401736:	4770      	bx	lr

00401738 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401738:	b580      	push	{r7, lr}
  40173a:	b082      	sub	sp, #8
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401740:	6878      	ldr	r0, [r7, #4]
  401742:	4b07      	ldr	r3, [pc, #28]	; (401760 <cpu_irq_restore+0x28>)
  401744:	4798      	blx	r3
  401746:	4603      	mov	r3, r0
  401748:	2b00      	cmp	r3, #0
  40174a:	d005      	beq.n	401758 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40174c:	4b05      	ldr	r3, [pc, #20]	; (401764 <cpu_irq_restore+0x2c>)
  40174e:	2201      	movs	r2, #1
  401750:	701a      	strb	r2, [r3, #0]
  401752:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401756:	b662      	cpsie	i
}
  401758:	bf00      	nop
  40175a:	3708      	adds	r7, #8
  40175c:	46bd      	mov	sp, r7
  40175e:	bd80      	pop	{r7, pc}
  401760:	00401719 	.word	0x00401719
  401764:	2040000a 	.word	0x2040000a

00401768 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401768:	b580      	push	{r7, lr}
  40176a:	b084      	sub	sp, #16
  40176c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40176e:	4b1e      	ldr	r3, [pc, #120]	; (4017e8 <Reset_Handler+0x80>)
  401770:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401772:	4b1e      	ldr	r3, [pc, #120]	; (4017ec <Reset_Handler+0x84>)
  401774:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401776:	68fa      	ldr	r2, [r7, #12]
  401778:	68bb      	ldr	r3, [r7, #8]
  40177a:	429a      	cmp	r2, r3
  40177c:	d00c      	beq.n	401798 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40177e:	e007      	b.n	401790 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401780:	68bb      	ldr	r3, [r7, #8]
  401782:	1d1a      	adds	r2, r3, #4
  401784:	60ba      	str	r2, [r7, #8]
  401786:	68fa      	ldr	r2, [r7, #12]
  401788:	1d11      	adds	r1, r2, #4
  40178a:	60f9      	str	r1, [r7, #12]
  40178c:	6812      	ldr	r2, [r2, #0]
  40178e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401790:	68bb      	ldr	r3, [r7, #8]
  401792:	4a17      	ldr	r2, [pc, #92]	; (4017f0 <Reset_Handler+0x88>)
  401794:	4293      	cmp	r3, r2
  401796:	d3f3      	bcc.n	401780 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401798:	4b16      	ldr	r3, [pc, #88]	; (4017f4 <Reset_Handler+0x8c>)
  40179a:	60bb      	str	r3, [r7, #8]
  40179c:	e004      	b.n	4017a8 <Reset_Handler+0x40>
                *pDest++ = 0;
  40179e:	68bb      	ldr	r3, [r7, #8]
  4017a0:	1d1a      	adds	r2, r3, #4
  4017a2:	60ba      	str	r2, [r7, #8]
  4017a4:	2200      	movs	r2, #0
  4017a6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4017a8:	68bb      	ldr	r3, [r7, #8]
  4017aa:	4a13      	ldr	r2, [pc, #76]	; (4017f8 <Reset_Handler+0x90>)
  4017ac:	4293      	cmp	r3, r2
  4017ae:	d3f6      	bcc.n	40179e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4017b0:	4b12      	ldr	r3, [pc, #72]	; (4017fc <Reset_Handler+0x94>)
  4017b2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4017b4:	4a12      	ldr	r2, [pc, #72]	; (401800 <Reset_Handler+0x98>)
  4017b6:	68fb      	ldr	r3, [r7, #12]
  4017b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4017bc:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4017be:	4b11      	ldr	r3, [pc, #68]	; (401804 <Reset_Handler+0x9c>)
  4017c0:	4798      	blx	r3
  4017c2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4017c4:	4a10      	ldr	r2, [pc, #64]	; (401808 <Reset_Handler+0xa0>)
  4017c6:	4b10      	ldr	r3, [pc, #64]	; (401808 <Reset_Handler+0xa0>)
  4017c8:	681b      	ldr	r3, [r3, #0]
  4017ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4017d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4017d8:	6878      	ldr	r0, [r7, #4]
  4017da:	4b0c      	ldr	r3, [pc, #48]	; (40180c <Reset_Handler+0xa4>)
  4017dc:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4017de:	4b0c      	ldr	r3, [pc, #48]	; (401810 <Reset_Handler+0xa8>)
  4017e0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4017e2:	4b0c      	ldr	r3, [pc, #48]	; (401814 <Reset_Handler+0xac>)
  4017e4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4017e6:	e7fe      	b.n	4017e6 <Reset_Handler+0x7e>
  4017e8:	00405458 	.word	0x00405458
  4017ec:	20400000 	.word	0x20400000
  4017f0:	204009bc 	.word	0x204009bc
  4017f4:	204009bc 	.word	0x204009bc
  4017f8:	20400a98 	.word	0x20400a98
  4017fc:	00400000 	.word	0x00400000
  401800:	e000ed00 	.word	0xe000ed00
  401804:	004016e1 	.word	0x004016e1
  401808:	e000ed88 	.word	0xe000ed88
  40180c:	00401739 	.word	0x00401739
  401810:	004025e5 	.word	0x004025e5
  401814:	00402135 	.word	0x00402135

00401818 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401818:	b480      	push	{r7}
  40181a:	af00      	add	r7, sp, #0
        while (1) {
  40181c:	e7fe      	b.n	40181c <Dummy_Handler+0x4>
	...

00401820 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401820:	b480      	push	{r7}
  401822:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401824:	4b52      	ldr	r3, [pc, #328]	; (401970 <SystemCoreClockUpdate+0x150>)
  401826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401828:	f003 0303 	and.w	r3, r3, #3
  40182c:	2b01      	cmp	r3, #1
  40182e:	d014      	beq.n	40185a <SystemCoreClockUpdate+0x3a>
  401830:	2b01      	cmp	r3, #1
  401832:	d302      	bcc.n	40183a <SystemCoreClockUpdate+0x1a>
  401834:	2b02      	cmp	r3, #2
  401836:	d038      	beq.n	4018aa <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401838:	e07a      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40183a:	4b4e      	ldr	r3, [pc, #312]	; (401974 <SystemCoreClockUpdate+0x154>)
  40183c:	695b      	ldr	r3, [r3, #20]
  40183e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401842:	2b00      	cmp	r3, #0
  401844:	d004      	beq.n	401850 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401846:	4b4c      	ldr	r3, [pc, #304]	; (401978 <SystemCoreClockUpdate+0x158>)
  401848:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40184c:	601a      	str	r2, [r3, #0]
    break;
  40184e:	e06f      	b.n	401930 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401850:	4b49      	ldr	r3, [pc, #292]	; (401978 <SystemCoreClockUpdate+0x158>)
  401852:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401856:	601a      	str	r2, [r3, #0]
    break;
  401858:	e06a      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40185a:	4b45      	ldr	r3, [pc, #276]	; (401970 <SystemCoreClockUpdate+0x150>)
  40185c:	6a1b      	ldr	r3, [r3, #32]
  40185e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401862:	2b00      	cmp	r3, #0
  401864:	d003      	beq.n	40186e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401866:	4b44      	ldr	r3, [pc, #272]	; (401978 <SystemCoreClockUpdate+0x158>)
  401868:	4a44      	ldr	r2, [pc, #272]	; (40197c <SystemCoreClockUpdate+0x15c>)
  40186a:	601a      	str	r2, [r3, #0]
    break;
  40186c:	e060      	b.n	401930 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40186e:	4b42      	ldr	r3, [pc, #264]	; (401978 <SystemCoreClockUpdate+0x158>)
  401870:	4a43      	ldr	r2, [pc, #268]	; (401980 <SystemCoreClockUpdate+0x160>)
  401872:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401874:	4b3e      	ldr	r3, [pc, #248]	; (401970 <SystemCoreClockUpdate+0x150>)
  401876:	6a1b      	ldr	r3, [r3, #32]
  401878:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40187c:	2b10      	cmp	r3, #16
  40187e:	d004      	beq.n	40188a <SystemCoreClockUpdate+0x6a>
  401880:	2b20      	cmp	r3, #32
  401882:	d008      	beq.n	401896 <SystemCoreClockUpdate+0x76>
  401884:	2b00      	cmp	r3, #0
  401886:	d00e      	beq.n	4018a6 <SystemCoreClockUpdate+0x86>
          break;
  401888:	e00e      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40188a:	4b3b      	ldr	r3, [pc, #236]	; (401978 <SystemCoreClockUpdate+0x158>)
  40188c:	681b      	ldr	r3, [r3, #0]
  40188e:	005b      	lsls	r3, r3, #1
  401890:	4a39      	ldr	r2, [pc, #228]	; (401978 <SystemCoreClockUpdate+0x158>)
  401892:	6013      	str	r3, [r2, #0]
          break;
  401894:	e008      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401896:	4b38      	ldr	r3, [pc, #224]	; (401978 <SystemCoreClockUpdate+0x158>)
  401898:	681a      	ldr	r2, [r3, #0]
  40189a:	4613      	mov	r3, r2
  40189c:	005b      	lsls	r3, r3, #1
  40189e:	4413      	add	r3, r2
  4018a0:	4a35      	ldr	r2, [pc, #212]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018a2:	6013      	str	r3, [r2, #0]
          break;
  4018a4:	e000      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
          break;
  4018a6:	bf00      	nop
    break;
  4018a8:	e042      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4018aa:	4b31      	ldr	r3, [pc, #196]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018ac:	6a1b      	ldr	r3, [r3, #32]
  4018ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4018b2:	2b00      	cmp	r3, #0
  4018b4:	d003      	beq.n	4018be <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4018b6:	4b30      	ldr	r3, [pc, #192]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018b8:	4a30      	ldr	r2, [pc, #192]	; (40197c <SystemCoreClockUpdate+0x15c>)
  4018ba:	601a      	str	r2, [r3, #0]
  4018bc:	e01c      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4018be:	4b2e      	ldr	r3, [pc, #184]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018c0:	4a2f      	ldr	r2, [pc, #188]	; (401980 <SystemCoreClockUpdate+0x160>)
  4018c2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4018c4:	4b2a      	ldr	r3, [pc, #168]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018c6:	6a1b      	ldr	r3, [r3, #32]
  4018c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018cc:	2b10      	cmp	r3, #16
  4018ce:	d004      	beq.n	4018da <SystemCoreClockUpdate+0xba>
  4018d0:	2b20      	cmp	r3, #32
  4018d2:	d008      	beq.n	4018e6 <SystemCoreClockUpdate+0xc6>
  4018d4:	2b00      	cmp	r3, #0
  4018d6:	d00e      	beq.n	4018f6 <SystemCoreClockUpdate+0xd6>
          break;
  4018d8:	e00e      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4018da:	4b27      	ldr	r3, [pc, #156]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018dc:	681b      	ldr	r3, [r3, #0]
  4018de:	005b      	lsls	r3, r3, #1
  4018e0:	4a25      	ldr	r2, [pc, #148]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018e2:	6013      	str	r3, [r2, #0]
          break;
  4018e4:	e008      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4018e6:	4b24      	ldr	r3, [pc, #144]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018e8:	681a      	ldr	r2, [r3, #0]
  4018ea:	4613      	mov	r3, r2
  4018ec:	005b      	lsls	r3, r3, #1
  4018ee:	4413      	add	r3, r2
  4018f0:	4a21      	ldr	r2, [pc, #132]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018f2:	6013      	str	r3, [r2, #0]
          break;
  4018f4:	e000      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
          break;
  4018f6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018f8:	4b1d      	ldr	r3, [pc, #116]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018fc:	f003 0303 	and.w	r3, r3, #3
  401900:	2b02      	cmp	r3, #2
  401902:	d114      	bne.n	40192e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401904:	4b1a      	ldr	r3, [pc, #104]	; (401970 <SystemCoreClockUpdate+0x150>)
  401906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401908:	0c1b      	lsrs	r3, r3, #16
  40190a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40190e:	3301      	adds	r3, #1
  401910:	4a19      	ldr	r2, [pc, #100]	; (401978 <SystemCoreClockUpdate+0x158>)
  401912:	6812      	ldr	r2, [r2, #0]
  401914:	fb02 f303 	mul.w	r3, r2, r3
  401918:	4a17      	ldr	r2, [pc, #92]	; (401978 <SystemCoreClockUpdate+0x158>)
  40191a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40191c:	4b14      	ldr	r3, [pc, #80]	; (401970 <SystemCoreClockUpdate+0x150>)
  40191e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401920:	b2db      	uxtb	r3, r3
  401922:	4a15      	ldr	r2, [pc, #84]	; (401978 <SystemCoreClockUpdate+0x158>)
  401924:	6812      	ldr	r2, [r2, #0]
  401926:	fbb2 f3f3 	udiv	r3, r2, r3
  40192a:	4a13      	ldr	r2, [pc, #76]	; (401978 <SystemCoreClockUpdate+0x158>)
  40192c:	6013      	str	r3, [r2, #0]
    break;
  40192e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401930:	4b0f      	ldr	r3, [pc, #60]	; (401970 <SystemCoreClockUpdate+0x150>)
  401932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401934:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401938:	2b70      	cmp	r3, #112	; 0x70
  40193a:	d108      	bne.n	40194e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40193c:	4b0e      	ldr	r3, [pc, #56]	; (401978 <SystemCoreClockUpdate+0x158>)
  40193e:	681b      	ldr	r3, [r3, #0]
  401940:	4a10      	ldr	r2, [pc, #64]	; (401984 <SystemCoreClockUpdate+0x164>)
  401942:	fba2 2303 	umull	r2, r3, r2, r3
  401946:	085b      	lsrs	r3, r3, #1
  401948:	4a0b      	ldr	r2, [pc, #44]	; (401978 <SystemCoreClockUpdate+0x158>)
  40194a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40194c:	e00a      	b.n	401964 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40194e:	4b08      	ldr	r3, [pc, #32]	; (401970 <SystemCoreClockUpdate+0x150>)
  401950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401952:	091b      	lsrs	r3, r3, #4
  401954:	f003 0307 	and.w	r3, r3, #7
  401958:	4a07      	ldr	r2, [pc, #28]	; (401978 <SystemCoreClockUpdate+0x158>)
  40195a:	6812      	ldr	r2, [r2, #0]
  40195c:	fa22 f303 	lsr.w	r3, r2, r3
  401960:	4a05      	ldr	r2, [pc, #20]	; (401978 <SystemCoreClockUpdate+0x158>)
  401962:	6013      	str	r3, [r2, #0]
}
  401964:	bf00      	nop
  401966:	46bd      	mov	sp, r7
  401968:	f85d 7b04 	ldr.w	r7, [sp], #4
  40196c:	4770      	bx	lr
  40196e:	bf00      	nop
  401970:	400e0600 	.word	0x400e0600
  401974:	400e1810 	.word	0x400e1810
  401978:	2040000c 	.word	0x2040000c
  40197c:	00b71b00 	.word	0x00b71b00
  401980:	003d0900 	.word	0x003d0900
  401984:	aaaaaaab 	.word	0xaaaaaaab

00401988 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	4a19      	ldr	r2, [pc, #100]	; (4019f8 <system_init_flash+0x70>)
  401994:	4293      	cmp	r3, r2
  401996:	d804      	bhi.n	4019a2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401998:	4b18      	ldr	r3, [pc, #96]	; (4019fc <system_init_flash+0x74>)
  40199a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40199e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019a0:	e023      	b.n	4019ea <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	4a16      	ldr	r2, [pc, #88]	; (401a00 <system_init_flash+0x78>)
  4019a6:	4293      	cmp	r3, r2
  4019a8:	d803      	bhi.n	4019b2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4019aa:	4b14      	ldr	r3, [pc, #80]	; (4019fc <system_init_flash+0x74>)
  4019ac:	4a15      	ldr	r2, [pc, #84]	; (401a04 <system_init_flash+0x7c>)
  4019ae:	601a      	str	r2, [r3, #0]
}
  4019b0:	e01b      	b.n	4019ea <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4019b2:	687b      	ldr	r3, [r7, #4]
  4019b4:	4a14      	ldr	r2, [pc, #80]	; (401a08 <system_init_flash+0x80>)
  4019b6:	4293      	cmp	r3, r2
  4019b8:	d803      	bhi.n	4019c2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4019ba:	4b10      	ldr	r3, [pc, #64]	; (4019fc <system_init_flash+0x74>)
  4019bc:	4a13      	ldr	r2, [pc, #76]	; (401a0c <system_init_flash+0x84>)
  4019be:	601a      	str	r2, [r3, #0]
}
  4019c0:	e013      	b.n	4019ea <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	4a12      	ldr	r2, [pc, #72]	; (401a10 <system_init_flash+0x88>)
  4019c6:	4293      	cmp	r3, r2
  4019c8:	d803      	bhi.n	4019d2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4019ca:	4b0c      	ldr	r3, [pc, #48]	; (4019fc <system_init_flash+0x74>)
  4019cc:	4a11      	ldr	r2, [pc, #68]	; (401a14 <system_init_flash+0x8c>)
  4019ce:	601a      	str	r2, [r3, #0]
}
  4019d0:	e00b      	b.n	4019ea <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019d2:	687b      	ldr	r3, [r7, #4]
  4019d4:	4a10      	ldr	r2, [pc, #64]	; (401a18 <system_init_flash+0x90>)
  4019d6:	4293      	cmp	r3, r2
  4019d8:	d804      	bhi.n	4019e4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019da:	4b08      	ldr	r3, [pc, #32]	; (4019fc <system_init_flash+0x74>)
  4019dc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4019e0:	601a      	str	r2, [r3, #0]
}
  4019e2:	e002      	b.n	4019ea <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019e4:	4b05      	ldr	r3, [pc, #20]	; (4019fc <system_init_flash+0x74>)
  4019e6:	4a0d      	ldr	r2, [pc, #52]	; (401a1c <system_init_flash+0x94>)
  4019e8:	601a      	str	r2, [r3, #0]
}
  4019ea:	bf00      	nop
  4019ec:	370c      	adds	r7, #12
  4019ee:	46bd      	mov	sp, r7
  4019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f4:	4770      	bx	lr
  4019f6:	bf00      	nop
  4019f8:	01312cff 	.word	0x01312cff
  4019fc:	400e0c00 	.word	0x400e0c00
  401a00:	026259ff 	.word	0x026259ff
  401a04:	04000100 	.word	0x04000100
  401a08:	039386ff 	.word	0x039386ff
  401a0c:	04000200 	.word	0x04000200
  401a10:	04c4b3ff 	.word	0x04c4b3ff
  401a14:	04000300 	.word	0x04000300
  401a18:	05f5e0ff 	.word	0x05f5e0ff
  401a1c:	04000500 	.word	0x04000500

00401a20 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401a20:	b480      	push	{r7}
  401a22:	b085      	sub	sp, #20
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401a28:	4b10      	ldr	r3, [pc, #64]	; (401a6c <_sbrk+0x4c>)
  401a2a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401a2c:	4b10      	ldr	r3, [pc, #64]	; (401a70 <_sbrk+0x50>)
  401a2e:	681b      	ldr	r3, [r3, #0]
  401a30:	2b00      	cmp	r3, #0
  401a32:	d102      	bne.n	401a3a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401a34:	4b0e      	ldr	r3, [pc, #56]	; (401a70 <_sbrk+0x50>)
  401a36:	4a0f      	ldr	r2, [pc, #60]	; (401a74 <_sbrk+0x54>)
  401a38:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a3a:	4b0d      	ldr	r3, [pc, #52]	; (401a70 <_sbrk+0x50>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401a40:	68ba      	ldr	r2, [r7, #8]
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	441a      	add	r2, r3
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	429a      	cmp	r2, r3
  401a4a:	dd02      	ble.n	401a52 <_sbrk+0x32>
		return (caddr_t) -1;	
  401a4c:	f04f 33ff 	mov.w	r3, #4294967295
  401a50:	e006      	b.n	401a60 <_sbrk+0x40>
	}

	heap += incr;
  401a52:	4b07      	ldr	r3, [pc, #28]	; (401a70 <_sbrk+0x50>)
  401a54:	681a      	ldr	r2, [r3, #0]
  401a56:	687b      	ldr	r3, [r7, #4]
  401a58:	4413      	add	r3, r2
  401a5a:	4a05      	ldr	r2, [pc, #20]	; (401a70 <_sbrk+0x50>)
  401a5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401a5e:	68bb      	ldr	r3, [r7, #8]
}
  401a60:	4618      	mov	r0, r3
  401a62:	3714      	adds	r7, #20
  401a64:	46bd      	mov	sp, r7
  401a66:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a6a:	4770      	bx	lr
  401a6c:	2045fffc 	.word	0x2045fffc
  401a70:	20400a50 	.word	0x20400a50
  401a74:	20402c98 	.word	0x20402c98

00401a78 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401a78:	b480      	push	{r7}
  401a7a:	b083      	sub	sp, #12
  401a7c:	af00      	add	r7, sp, #0
  401a7e:	6078      	str	r0, [r7, #4]
	return -1;
  401a80:	f04f 33ff 	mov.w	r3, #4294967295
}
  401a84:	4618      	mov	r0, r3
  401a86:	370c      	adds	r7, #12
  401a88:	46bd      	mov	sp, r7
  401a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8e:	4770      	bx	lr

00401a90 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
  401a98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401a9a:	683b      	ldr	r3, [r7, #0]
  401a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401aa0:	605a      	str	r2, [r3, #4]

	return 0;
  401aa2:	2300      	movs	r3, #0
}
  401aa4:	4618      	mov	r0, r3
  401aa6:	370c      	adds	r7, #12
  401aa8:	46bd      	mov	sp, r7
  401aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aae:	4770      	bx	lr

00401ab0 <_isatty>:

extern int _isatty(int file)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
	return 1;
  401ab8:	2301      	movs	r3, #1
}
  401aba:	4618      	mov	r0, r3
  401abc:	370c      	adds	r7, #12
  401abe:	46bd      	mov	sp, r7
  401ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac4:	4770      	bx	lr

00401ac6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401ac6:	b480      	push	{r7}
  401ac8:	b085      	sub	sp, #20
  401aca:	af00      	add	r7, sp, #0
  401acc:	60f8      	str	r0, [r7, #12]
  401ace:	60b9      	str	r1, [r7, #8]
  401ad0:	607a      	str	r2, [r7, #4]
	return 0;
  401ad2:	2300      	movs	r3, #0
}
  401ad4:	4618      	mov	r0, r3
  401ad6:	3714      	adds	r7, #20
  401ad8:	46bd      	mov	sp, r7
  401ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ade:	4770      	bx	lr

00401ae0 <NVIC_EnableIRQ>:
{
  401ae0:	b480      	push	{r7}
  401ae2:	b083      	sub	sp, #12
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	4603      	mov	r3, r0
  401ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401aea:	4909      	ldr	r1, [pc, #36]	; (401b10 <NVIC_EnableIRQ+0x30>)
  401aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401af0:	095b      	lsrs	r3, r3, #5
  401af2:	79fa      	ldrb	r2, [r7, #7]
  401af4:	f002 021f 	and.w	r2, r2, #31
  401af8:	2001      	movs	r0, #1
  401afa:	fa00 f202 	lsl.w	r2, r0, r2
  401afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b02:	bf00      	nop
  401b04:	370c      	adds	r7, #12
  401b06:	46bd      	mov	sp, r7
  401b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b0c:	4770      	bx	lr
  401b0e:	bf00      	nop
  401b10:	e000e100 	.word	0xe000e100

00401b14 <NVIC_SetPriority>:
{
  401b14:	b480      	push	{r7}
  401b16:	b083      	sub	sp, #12
  401b18:	af00      	add	r7, sp, #0
  401b1a:	4603      	mov	r3, r0
  401b1c:	6039      	str	r1, [r7, #0]
  401b1e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b24:	2b00      	cmp	r3, #0
  401b26:	da0b      	bge.n	401b40 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401b28:	490d      	ldr	r1, [pc, #52]	; (401b60 <NVIC_SetPriority+0x4c>)
  401b2a:	79fb      	ldrb	r3, [r7, #7]
  401b2c:	f003 030f 	and.w	r3, r3, #15
  401b30:	3b04      	subs	r3, #4
  401b32:	683a      	ldr	r2, [r7, #0]
  401b34:	b2d2      	uxtb	r2, r2
  401b36:	0152      	lsls	r2, r2, #5
  401b38:	b2d2      	uxtb	r2, r2
  401b3a:	440b      	add	r3, r1
  401b3c:	761a      	strb	r2, [r3, #24]
}
  401b3e:	e009      	b.n	401b54 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b40:	4908      	ldr	r1, [pc, #32]	; (401b64 <NVIC_SetPriority+0x50>)
  401b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b46:	683a      	ldr	r2, [r7, #0]
  401b48:	b2d2      	uxtb	r2, r2
  401b4a:	0152      	lsls	r2, r2, #5
  401b4c:	b2d2      	uxtb	r2, r2
  401b4e:	440b      	add	r3, r1
  401b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401b54:	bf00      	nop
  401b56:	370c      	adds	r7, #12
  401b58:	46bd      	mov	sp, r7
  401b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b5e:	4770      	bx	lr
  401b60:	e000ed00 	.word	0xe000ed00
  401b64:	e000e100 	.word	0xe000e100

00401b68 <osc_get_rate>:
{
  401b68:	b480      	push	{r7}
  401b6a:	b083      	sub	sp, #12
  401b6c:	af00      	add	r7, sp, #0
  401b6e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b70:	687b      	ldr	r3, [r7, #4]
  401b72:	2b07      	cmp	r3, #7
  401b74:	d825      	bhi.n	401bc2 <osc_get_rate+0x5a>
  401b76:	a201      	add	r2, pc, #4	; (adr r2, 401b7c <osc_get_rate+0x14>)
  401b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b7c:	00401b9d 	.word	0x00401b9d
  401b80:	00401ba3 	.word	0x00401ba3
  401b84:	00401ba9 	.word	0x00401ba9
  401b88:	00401baf 	.word	0x00401baf
  401b8c:	00401bb3 	.word	0x00401bb3
  401b90:	00401bb7 	.word	0x00401bb7
  401b94:	00401bbb 	.word	0x00401bbb
  401b98:	00401bbf 	.word	0x00401bbf
		return OSC_SLCK_32K_RC_HZ;
  401b9c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401ba0:	e010      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ba6:	e00d      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401ba8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bac:	e00a      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401bae:	4b08      	ldr	r3, [pc, #32]	; (401bd0 <osc_get_rate+0x68>)
  401bb0:	e008      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401bb2:	4b08      	ldr	r3, [pc, #32]	; (401bd4 <osc_get_rate+0x6c>)
  401bb4:	e006      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401bb6:	4b08      	ldr	r3, [pc, #32]	; (401bd8 <osc_get_rate+0x70>)
  401bb8:	e004      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401bba:	4b07      	ldr	r3, [pc, #28]	; (401bd8 <osc_get_rate+0x70>)
  401bbc:	e002      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401bbe:	4b06      	ldr	r3, [pc, #24]	; (401bd8 <osc_get_rate+0x70>)
  401bc0:	e000      	b.n	401bc4 <osc_get_rate+0x5c>
	return 0;
  401bc2:	2300      	movs	r3, #0
}
  401bc4:	4618      	mov	r0, r3
  401bc6:	370c      	adds	r7, #12
  401bc8:	46bd      	mov	sp, r7
  401bca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bce:	4770      	bx	lr
  401bd0:	003d0900 	.word	0x003d0900
  401bd4:	007a1200 	.word	0x007a1200
  401bd8:	00b71b00 	.word	0x00b71b00

00401bdc <sysclk_get_main_hz>:
{
  401bdc:	b580      	push	{r7, lr}
  401bde:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401be0:	2006      	movs	r0, #6
  401be2:	4b05      	ldr	r3, [pc, #20]	; (401bf8 <sysclk_get_main_hz+0x1c>)
  401be4:	4798      	blx	r3
  401be6:	4602      	mov	r2, r0
  401be8:	4613      	mov	r3, r2
  401bea:	009b      	lsls	r3, r3, #2
  401bec:	4413      	add	r3, r2
  401bee:	009a      	lsls	r2, r3, #2
  401bf0:	4413      	add	r3, r2
}
  401bf2:	4618      	mov	r0, r3
  401bf4:	bd80      	pop	{r7, pc}
  401bf6:	bf00      	nop
  401bf8:	00401b69 	.word	0x00401b69

00401bfc <sysclk_get_cpu_hz>:
{
  401bfc:	b580      	push	{r7, lr}
  401bfe:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c00:	4b02      	ldr	r3, [pc, #8]	; (401c0c <sysclk_get_cpu_hz+0x10>)
  401c02:	4798      	blx	r3
  401c04:	4603      	mov	r3, r0
}
  401c06:	4618      	mov	r0, r3
  401c08:	bd80      	pop	{r7, pc}
  401c0a:	bf00      	nop
  401c0c:	00401bdd 	.word	0x00401bdd

00401c10 <sysclk_get_peripheral_hz>:
{
  401c10:	b580      	push	{r7, lr}
  401c12:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c14:	4b02      	ldr	r3, [pc, #8]	; (401c20 <sysclk_get_peripheral_hz+0x10>)
  401c16:	4798      	blx	r3
  401c18:	4603      	mov	r3, r0
  401c1a:	085b      	lsrs	r3, r3, #1
}
  401c1c:	4618      	mov	r0, r3
  401c1e:	bd80      	pop	{r7, pc}
  401c20:	00401bdd 	.word	0x00401bdd

00401c24 <sysclk_enable_peripheral_clock>:
{
  401c24:	b580      	push	{r7, lr}
  401c26:	b082      	sub	sp, #8
  401c28:	af00      	add	r7, sp, #0
  401c2a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401c2c:	6878      	ldr	r0, [r7, #4]
  401c2e:	4b03      	ldr	r3, [pc, #12]	; (401c3c <sysclk_enable_peripheral_clock+0x18>)
  401c30:	4798      	blx	r3
}
  401c32:	bf00      	nop
  401c34:	3708      	adds	r7, #8
  401c36:	46bd      	mov	sp, r7
  401c38:	bd80      	pop	{r7, pc}
  401c3a:	bf00      	nop
  401c3c:	00401319 	.word	0x00401319

00401c40 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401c40:	b580      	push	{r7, lr}
  401c42:	b08c      	sub	sp, #48	; 0x30
  401c44:	af00      	add	r7, sp, #0
  401c46:	6078      	str	r0, [r7, #4]
  401c48:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c4a:	4b49      	ldr	r3, [pc, #292]	; (401d70 <usart_serial_init+0x130>)
  401c4c:	4798      	blx	r3
  401c4e:	4603      	mov	r3, r0
  401c50:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401c52:	683b      	ldr	r3, [r7, #0]
  401c54:	681b      	ldr	r3, [r3, #0]
  401c56:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401c58:	683b      	ldr	r3, [r7, #0]
  401c5a:	689b      	ldr	r3, [r3, #8]
  401c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c5e:	683b      	ldr	r3, [r7, #0]
  401c60:	681b      	ldr	r3, [r3, #0]
  401c62:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401c64:	683b      	ldr	r3, [r7, #0]
  401c66:	685b      	ldr	r3, [r3, #4]
  401c68:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401c6a:	683b      	ldr	r3, [r7, #0]
  401c6c:	689b      	ldr	r3, [r3, #8]
  401c6e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401c70:	683b      	ldr	r3, [r7, #0]
  401c72:	68db      	ldr	r3, [r3, #12]
  401c74:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c76:	2300      	movs	r3, #0
  401c78:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	4a3d      	ldr	r2, [pc, #244]	; (401d74 <usart_serial_init+0x134>)
  401c7e:	4293      	cmp	r3, r2
  401c80:	d108      	bne.n	401c94 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401c82:	2007      	movs	r0, #7
  401c84:	4b3c      	ldr	r3, [pc, #240]	; (401d78 <usart_serial_init+0x138>)
  401c86:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c8c:	4619      	mov	r1, r3
  401c8e:	6878      	ldr	r0, [r7, #4]
  401c90:	4b3a      	ldr	r3, [pc, #232]	; (401d7c <usart_serial_init+0x13c>)
  401c92:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c94:	687b      	ldr	r3, [r7, #4]
  401c96:	4a3a      	ldr	r2, [pc, #232]	; (401d80 <usart_serial_init+0x140>)
  401c98:	4293      	cmp	r3, r2
  401c9a:	d108      	bne.n	401cae <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401c9c:	2008      	movs	r0, #8
  401c9e:	4b36      	ldr	r3, [pc, #216]	; (401d78 <usart_serial_init+0x138>)
  401ca0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ca6:	4619      	mov	r1, r3
  401ca8:	6878      	ldr	r0, [r7, #4]
  401caa:	4b34      	ldr	r3, [pc, #208]	; (401d7c <usart_serial_init+0x13c>)
  401cac:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401cae:	687b      	ldr	r3, [r7, #4]
  401cb0:	4a34      	ldr	r2, [pc, #208]	; (401d84 <usart_serial_init+0x144>)
  401cb2:	4293      	cmp	r3, r2
  401cb4:	d108      	bne.n	401cc8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401cb6:	202c      	movs	r0, #44	; 0x2c
  401cb8:	4b2f      	ldr	r3, [pc, #188]	; (401d78 <usart_serial_init+0x138>)
  401cba:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cc0:	4619      	mov	r1, r3
  401cc2:	6878      	ldr	r0, [r7, #4]
  401cc4:	4b2d      	ldr	r3, [pc, #180]	; (401d7c <usart_serial_init+0x13c>)
  401cc6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cc8:	687b      	ldr	r3, [r7, #4]
  401cca:	4a2f      	ldr	r2, [pc, #188]	; (401d88 <usart_serial_init+0x148>)
  401ccc:	4293      	cmp	r3, r2
  401cce:	d108      	bne.n	401ce2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401cd0:	202d      	movs	r0, #45	; 0x2d
  401cd2:	4b29      	ldr	r3, [pc, #164]	; (401d78 <usart_serial_init+0x138>)
  401cd4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cda:	4619      	mov	r1, r3
  401cdc:	6878      	ldr	r0, [r7, #4]
  401cde:	4b27      	ldr	r3, [pc, #156]	; (401d7c <usart_serial_init+0x13c>)
  401ce0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ce2:	687b      	ldr	r3, [r7, #4]
  401ce4:	4a29      	ldr	r2, [pc, #164]	; (401d8c <usart_serial_init+0x14c>)
  401ce6:	4293      	cmp	r3, r2
  401ce8:	d111      	bne.n	401d0e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401cea:	200d      	movs	r0, #13
  401cec:	4b22      	ldr	r3, [pc, #136]	; (401d78 <usart_serial_init+0x138>)
  401cee:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401cf0:	4b1f      	ldr	r3, [pc, #124]	; (401d70 <usart_serial_init+0x130>)
  401cf2:	4798      	blx	r3
  401cf4:	4602      	mov	r2, r0
  401cf6:	f107 030c 	add.w	r3, r7, #12
  401cfa:	4619      	mov	r1, r3
  401cfc:	6878      	ldr	r0, [r7, #4]
  401cfe:	4b24      	ldr	r3, [pc, #144]	; (401d90 <usart_serial_init+0x150>)
  401d00:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d02:	6878      	ldr	r0, [r7, #4]
  401d04:	4b23      	ldr	r3, [pc, #140]	; (401d94 <usart_serial_init+0x154>)
  401d06:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d08:	6878      	ldr	r0, [r7, #4]
  401d0a:	4b23      	ldr	r3, [pc, #140]	; (401d98 <usart_serial_init+0x158>)
  401d0c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401d0e:	687b      	ldr	r3, [r7, #4]
  401d10:	4a22      	ldr	r2, [pc, #136]	; (401d9c <usart_serial_init+0x15c>)
  401d12:	4293      	cmp	r3, r2
  401d14:	d111      	bne.n	401d3a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401d16:	200e      	movs	r0, #14
  401d18:	4b17      	ldr	r3, [pc, #92]	; (401d78 <usart_serial_init+0x138>)
  401d1a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d1c:	4b14      	ldr	r3, [pc, #80]	; (401d70 <usart_serial_init+0x130>)
  401d1e:	4798      	blx	r3
  401d20:	4602      	mov	r2, r0
  401d22:	f107 030c 	add.w	r3, r7, #12
  401d26:	4619      	mov	r1, r3
  401d28:	6878      	ldr	r0, [r7, #4]
  401d2a:	4b19      	ldr	r3, [pc, #100]	; (401d90 <usart_serial_init+0x150>)
  401d2c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d2e:	6878      	ldr	r0, [r7, #4]
  401d30:	4b18      	ldr	r3, [pc, #96]	; (401d94 <usart_serial_init+0x154>)
  401d32:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d34:	6878      	ldr	r0, [r7, #4]
  401d36:	4b18      	ldr	r3, [pc, #96]	; (401d98 <usart_serial_init+0x158>)
  401d38:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	4a18      	ldr	r2, [pc, #96]	; (401da0 <usart_serial_init+0x160>)
  401d3e:	4293      	cmp	r3, r2
  401d40:	d111      	bne.n	401d66 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401d42:	200f      	movs	r0, #15
  401d44:	4b0c      	ldr	r3, [pc, #48]	; (401d78 <usart_serial_init+0x138>)
  401d46:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d48:	4b09      	ldr	r3, [pc, #36]	; (401d70 <usart_serial_init+0x130>)
  401d4a:	4798      	blx	r3
  401d4c:	4602      	mov	r2, r0
  401d4e:	f107 030c 	add.w	r3, r7, #12
  401d52:	4619      	mov	r1, r3
  401d54:	6878      	ldr	r0, [r7, #4]
  401d56:	4b0e      	ldr	r3, [pc, #56]	; (401d90 <usart_serial_init+0x150>)
  401d58:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d5a:	6878      	ldr	r0, [r7, #4]
  401d5c:	4b0d      	ldr	r3, [pc, #52]	; (401d94 <usart_serial_init+0x154>)
  401d5e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d60:	6878      	ldr	r0, [r7, #4]
  401d62:	4b0d      	ldr	r3, [pc, #52]	; (401d98 <usart_serial_init+0x158>)
  401d64:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401d66:	bf00      	nop
  401d68:	3730      	adds	r7, #48	; 0x30
  401d6a:	46bd      	mov	sp, r7
  401d6c:	bd80      	pop	{r7, pc}
  401d6e:	bf00      	nop
  401d70:	00401c11 	.word	0x00401c11
  401d74:	400e0800 	.word	0x400e0800
  401d78:	00401c25 	.word	0x00401c25
  401d7c:	0040139d 	.word	0x0040139d
  401d80:	400e0a00 	.word	0x400e0a00
  401d84:	400e1a00 	.word	0x400e1a00
  401d88:	400e1c00 	.word	0x400e1c00
  401d8c:	40024000 	.word	0x40024000
  401d90:	00401535 	.word	0x00401535
  401d94:	004015b9 	.word	0x004015b9
  401d98:	004015ed 	.word	0x004015ed
  401d9c:	40028000 	.word	0x40028000
  401da0:	4002c000 	.word	0x4002c000

00401da4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401da4:	b580      	push	{r7, lr}
  401da6:	b082      	sub	sp, #8
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
  401dac:	460b      	mov	r3, r1
  401dae:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401db0:	687b      	ldr	r3, [r7, #4]
  401db2:	4a36      	ldr	r2, [pc, #216]	; (401e8c <usart_serial_putchar+0xe8>)
  401db4:	4293      	cmp	r3, r2
  401db6:	d10a      	bne.n	401dce <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401db8:	bf00      	nop
  401dba:	78fb      	ldrb	r3, [r7, #3]
  401dbc:	4619      	mov	r1, r3
  401dbe:	6878      	ldr	r0, [r7, #4]
  401dc0:	4b33      	ldr	r3, [pc, #204]	; (401e90 <usart_serial_putchar+0xec>)
  401dc2:	4798      	blx	r3
  401dc4:	4603      	mov	r3, r0
  401dc6:	2b00      	cmp	r3, #0
  401dc8:	d1f7      	bne.n	401dba <usart_serial_putchar+0x16>
		return 1;
  401dca:	2301      	movs	r3, #1
  401dcc:	e05a      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	4a30      	ldr	r2, [pc, #192]	; (401e94 <usart_serial_putchar+0xf0>)
  401dd2:	4293      	cmp	r3, r2
  401dd4:	d10a      	bne.n	401dec <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dd6:	bf00      	nop
  401dd8:	78fb      	ldrb	r3, [r7, #3]
  401dda:	4619      	mov	r1, r3
  401ddc:	6878      	ldr	r0, [r7, #4]
  401dde:	4b2c      	ldr	r3, [pc, #176]	; (401e90 <usart_serial_putchar+0xec>)
  401de0:	4798      	blx	r3
  401de2:	4603      	mov	r3, r0
  401de4:	2b00      	cmp	r3, #0
  401de6:	d1f7      	bne.n	401dd8 <usart_serial_putchar+0x34>
		return 1;
  401de8:	2301      	movs	r3, #1
  401dea:	e04b      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	4a2a      	ldr	r2, [pc, #168]	; (401e98 <usart_serial_putchar+0xf4>)
  401df0:	4293      	cmp	r3, r2
  401df2:	d10a      	bne.n	401e0a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401df4:	bf00      	nop
  401df6:	78fb      	ldrb	r3, [r7, #3]
  401df8:	4619      	mov	r1, r3
  401dfa:	6878      	ldr	r0, [r7, #4]
  401dfc:	4b24      	ldr	r3, [pc, #144]	; (401e90 <usart_serial_putchar+0xec>)
  401dfe:	4798      	blx	r3
  401e00:	4603      	mov	r3, r0
  401e02:	2b00      	cmp	r3, #0
  401e04:	d1f7      	bne.n	401df6 <usart_serial_putchar+0x52>
		return 1;
  401e06:	2301      	movs	r3, #1
  401e08:	e03c      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e0a:	687b      	ldr	r3, [r7, #4]
  401e0c:	4a23      	ldr	r2, [pc, #140]	; (401e9c <usart_serial_putchar+0xf8>)
  401e0e:	4293      	cmp	r3, r2
  401e10:	d10a      	bne.n	401e28 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e12:	bf00      	nop
  401e14:	78fb      	ldrb	r3, [r7, #3]
  401e16:	4619      	mov	r1, r3
  401e18:	6878      	ldr	r0, [r7, #4]
  401e1a:	4b1d      	ldr	r3, [pc, #116]	; (401e90 <usart_serial_putchar+0xec>)
  401e1c:	4798      	blx	r3
  401e1e:	4603      	mov	r3, r0
  401e20:	2b00      	cmp	r3, #0
  401e22:	d1f7      	bne.n	401e14 <usart_serial_putchar+0x70>
		return 1;
  401e24:	2301      	movs	r3, #1
  401e26:	e02d      	b.n	401e84 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e28:	687b      	ldr	r3, [r7, #4]
  401e2a:	4a1d      	ldr	r2, [pc, #116]	; (401ea0 <usart_serial_putchar+0xfc>)
  401e2c:	4293      	cmp	r3, r2
  401e2e:	d10a      	bne.n	401e46 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401e30:	bf00      	nop
  401e32:	78fb      	ldrb	r3, [r7, #3]
  401e34:	4619      	mov	r1, r3
  401e36:	6878      	ldr	r0, [r7, #4]
  401e38:	4b1a      	ldr	r3, [pc, #104]	; (401ea4 <usart_serial_putchar+0x100>)
  401e3a:	4798      	blx	r3
  401e3c:	4603      	mov	r3, r0
  401e3e:	2b00      	cmp	r3, #0
  401e40:	d1f7      	bne.n	401e32 <usart_serial_putchar+0x8e>
		return 1;
  401e42:	2301      	movs	r3, #1
  401e44:	e01e      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e46:	687b      	ldr	r3, [r7, #4]
  401e48:	4a17      	ldr	r2, [pc, #92]	; (401ea8 <usart_serial_putchar+0x104>)
  401e4a:	4293      	cmp	r3, r2
  401e4c:	d10a      	bne.n	401e64 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401e4e:	bf00      	nop
  401e50:	78fb      	ldrb	r3, [r7, #3]
  401e52:	4619      	mov	r1, r3
  401e54:	6878      	ldr	r0, [r7, #4]
  401e56:	4b13      	ldr	r3, [pc, #76]	; (401ea4 <usart_serial_putchar+0x100>)
  401e58:	4798      	blx	r3
  401e5a:	4603      	mov	r3, r0
  401e5c:	2b00      	cmp	r3, #0
  401e5e:	d1f7      	bne.n	401e50 <usart_serial_putchar+0xac>
		return 1;
  401e60:	2301      	movs	r3, #1
  401e62:	e00f      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e64:	687b      	ldr	r3, [r7, #4]
  401e66:	4a11      	ldr	r2, [pc, #68]	; (401eac <usart_serial_putchar+0x108>)
  401e68:	4293      	cmp	r3, r2
  401e6a:	d10a      	bne.n	401e82 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401e6c:	bf00      	nop
  401e6e:	78fb      	ldrb	r3, [r7, #3]
  401e70:	4619      	mov	r1, r3
  401e72:	6878      	ldr	r0, [r7, #4]
  401e74:	4b0b      	ldr	r3, [pc, #44]	; (401ea4 <usart_serial_putchar+0x100>)
  401e76:	4798      	blx	r3
  401e78:	4603      	mov	r3, r0
  401e7a:	2b00      	cmp	r3, #0
  401e7c:	d1f7      	bne.n	401e6e <usart_serial_putchar+0xca>
		return 1;
  401e7e:	2301      	movs	r3, #1
  401e80:	e000      	b.n	401e84 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e82:	2300      	movs	r3, #0
}
  401e84:	4618      	mov	r0, r3
  401e86:	3708      	adds	r7, #8
  401e88:	46bd      	mov	sp, r7
  401e8a:	bd80      	pop	{r7, pc}
  401e8c:	400e0800 	.word	0x400e0800
  401e90:	004013f5 	.word	0x004013f5
  401e94:	400e0a00 	.word	0x400e0a00
  401e98:	400e1a00 	.word	0x400e1a00
  401e9c:	400e1c00 	.word	0x400e1c00
  401ea0:	40024000 	.word	0x40024000
  401ea4:	00401659 	.word	0x00401659
  401ea8:	40028000 	.word	0x40028000
  401eac:	4002c000 	.word	0x4002c000

00401eb0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401eb0:	b580      	push	{r7, lr}
  401eb2:	b084      	sub	sp, #16
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	6078      	str	r0, [r7, #4]
  401eb8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401eba:	2300      	movs	r3, #0
  401ebc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401ebe:	687b      	ldr	r3, [r7, #4]
  401ec0:	4a34      	ldr	r2, [pc, #208]	; (401f94 <usart_serial_getchar+0xe4>)
  401ec2:	4293      	cmp	r3, r2
  401ec4:	d107      	bne.n	401ed6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401ec6:	bf00      	nop
  401ec8:	6839      	ldr	r1, [r7, #0]
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4b32      	ldr	r3, [pc, #200]	; (401f98 <usart_serial_getchar+0xe8>)
  401ece:	4798      	blx	r3
  401ed0:	4603      	mov	r3, r0
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d1f8      	bne.n	401ec8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	4a30      	ldr	r2, [pc, #192]	; (401f9c <usart_serial_getchar+0xec>)
  401eda:	4293      	cmp	r3, r2
  401edc:	d107      	bne.n	401eee <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401ede:	bf00      	nop
  401ee0:	6839      	ldr	r1, [r7, #0]
  401ee2:	6878      	ldr	r0, [r7, #4]
  401ee4:	4b2c      	ldr	r3, [pc, #176]	; (401f98 <usart_serial_getchar+0xe8>)
  401ee6:	4798      	blx	r3
  401ee8:	4603      	mov	r3, r0
  401eea:	2b00      	cmp	r3, #0
  401eec:	d1f8      	bne.n	401ee0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401eee:	687b      	ldr	r3, [r7, #4]
  401ef0:	4a2b      	ldr	r2, [pc, #172]	; (401fa0 <usart_serial_getchar+0xf0>)
  401ef2:	4293      	cmp	r3, r2
  401ef4:	d107      	bne.n	401f06 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401ef6:	bf00      	nop
  401ef8:	6839      	ldr	r1, [r7, #0]
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b26      	ldr	r3, [pc, #152]	; (401f98 <usart_serial_getchar+0xe8>)
  401efe:	4798      	blx	r3
  401f00:	4603      	mov	r3, r0
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1f8      	bne.n	401ef8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	4a26      	ldr	r2, [pc, #152]	; (401fa4 <usart_serial_getchar+0xf4>)
  401f0a:	4293      	cmp	r3, r2
  401f0c:	d107      	bne.n	401f1e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401f0e:	bf00      	nop
  401f10:	6839      	ldr	r1, [r7, #0]
  401f12:	6878      	ldr	r0, [r7, #4]
  401f14:	4b20      	ldr	r3, [pc, #128]	; (401f98 <usart_serial_getchar+0xe8>)
  401f16:	4798      	blx	r3
  401f18:	4603      	mov	r3, r0
  401f1a:	2b00      	cmp	r3, #0
  401f1c:	d1f8      	bne.n	401f10 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f1e:	687b      	ldr	r3, [r7, #4]
  401f20:	4a21      	ldr	r2, [pc, #132]	; (401fa8 <usart_serial_getchar+0xf8>)
  401f22:	4293      	cmp	r3, r2
  401f24:	d10d      	bne.n	401f42 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401f26:	bf00      	nop
  401f28:	f107 030c 	add.w	r3, r7, #12
  401f2c:	4619      	mov	r1, r3
  401f2e:	6878      	ldr	r0, [r7, #4]
  401f30:	4b1e      	ldr	r3, [pc, #120]	; (401fac <usart_serial_getchar+0xfc>)
  401f32:	4798      	blx	r3
  401f34:	4603      	mov	r3, r0
  401f36:	2b00      	cmp	r3, #0
  401f38:	d1f6      	bne.n	401f28 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	b2da      	uxtb	r2, r3
  401f3e:	683b      	ldr	r3, [r7, #0]
  401f40:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f42:	687b      	ldr	r3, [r7, #4]
  401f44:	4a1a      	ldr	r2, [pc, #104]	; (401fb0 <usart_serial_getchar+0x100>)
  401f46:	4293      	cmp	r3, r2
  401f48:	d10d      	bne.n	401f66 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401f4a:	bf00      	nop
  401f4c:	f107 030c 	add.w	r3, r7, #12
  401f50:	4619      	mov	r1, r3
  401f52:	6878      	ldr	r0, [r7, #4]
  401f54:	4b15      	ldr	r3, [pc, #84]	; (401fac <usart_serial_getchar+0xfc>)
  401f56:	4798      	blx	r3
  401f58:	4603      	mov	r3, r0
  401f5a:	2b00      	cmp	r3, #0
  401f5c:	d1f6      	bne.n	401f4c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401f5e:	68fb      	ldr	r3, [r7, #12]
  401f60:	b2da      	uxtb	r2, r3
  401f62:	683b      	ldr	r3, [r7, #0]
  401f64:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f66:	687b      	ldr	r3, [r7, #4]
  401f68:	4a12      	ldr	r2, [pc, #72]	; (401fb4 <usart_serial_getchar+0x104>)
  401f6a:	4293      	cmp	r3, r2
  401f6c:	d10d      	bne.n	401f8a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401f6e:	bf00      	nop
  401f70:	f107 030c 	add.w	r3, r7, #12
  401f74:	4619      	mov	r1, r3
  401f76:	6878      	ldr	r0, [r7, #4]
  401f78:	4b0c      	ldr	r3, [pc, #48]	; (401fac <usart_serial_getchar+0xfc>)
  401f7a:	4798      	blx	r3
  401f7c:	4603      	mov	r3, r0
  401f7e:	2b00      	cmp	r3, #0
  401f80:	d1f6      	bne.n	401f70 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	b2da      	uxtb	r2, r3
  401f86:	683b      	ldr	r3, [r7, #0]
  401f88:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f8a:	bf00      	nop
  401f8c:	3710      	adds	r7, #16
  401f8e:	46bd      	mov	sp, r7
  401f90:	bd80      	pop	{r7, pc}
  401f92:	bf00      	nop
  401f94:	400e0800 	.word	0x400e0800
  401f98:	00401425 	.word	0x00401425
  401f9c:	400e0a00 	.word	0x400e0a00
  401fa0:	400e1a00 	.word	0x400e1a00
  401fa4:	400e1c00 	.word	0x400e1c00
  401fa8:	40024000 	.word	0x40024000
  401fac:	0040168b 	.word	0x0040168b
  401fb0:	40028000 	.word	0x40028000
  401fb4:	4002c000 	.word	0x4002c000

00401fb8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401fb8:	b580      	push	{r7, lr}
  401fba:	b082      	sub	sp, #8
  401fbc:	af00      	add	r7, sp, #0
  401fbe:	6078      	str	r0, [r7, #4]
  401fc0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401fc2:	4a0f      	ldr	r2, [pc, #60]	; (402000 <stdio_serial_init+0x48>)
  401fc4:	687b      	ldr	r3, [r7, #4]
  401fc6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401fc8:	4b0e      	ldr	r3, [pc, #56]	; (402004 <stdio_serial_init+0x4c>)
  401fca:	4a0f      	ldr	r2, [pc, #60]	; (402008 <stdio_serial_init+0x50>)
  401fcc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401fce:	4b0f      	ldr	r3, [pc, #60]	; (40200c <stdio_serial_init+0x54>)
  401fd0:	4a0f      	ldr	r2, [pc, #60]	; (402010 <stdio_serial_init+0x58>)
  401fd2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401fd4:	6839      	ldr	r1, [r7, #0]
  401fd6:	6878      	ldr	r0, [r7, #4]
  401fd8:	4b0e      	ldr	r3, [pc, #56]	; (402014 <stdio_serial_init+0x5c>)
  401fda:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401fdc:	4b0e      	ldr	r3, [pc, #56]	; (402018 <stdio_serial_init+0x60>)
  401fde:	681b      	ldr	r3, [r3, #0]
  401fe0:	689b      	ldr	r3, [r3, #8]
  401fe2:	2100      	movs	r1, #0
  401fe4:	4618      	mov	r0, r3
  401fe6:	4b0d      	ldr	r3, [pc, #52]	; (40201c <stdio_serial_init+0x64>)
  401fe8:	4798      	blx	r3
	setbuf(stdin, NULL);
  401fea:	4b0b      	ldr	r3, [pc, #44]	; (402018 <stdio_serial_init+0x60>)
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	685b      	ldr	r3, [r3, #4]
  401ff0:	2100      	movs	r1, #0
  401ff2:	4618      	mov	r0, r3
  401ff4:	4b09      	ldr	r3, [pc, #36]	; (40201c <stdio_serial_init+0x64>)
  401ff6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401ff8:	bf00      	nop
  401ffa:	3708      	adds	r7, #8
  401ffc:	46bd      	mov	sp, r7
  401ffe:	bd80      	pop	{r7, pc}
  402000:	20400a90 	.word	0x20400a90
  402004:	20400a8c 	.word	0x20400a8c
  402008:	00401da5 	.word	0x00401da5
  40200c:	20400a88 	.word	0x20400a88
  402010:	00401eb1 	.word	0x00401eb1
  402014:	00401c41 	.word	0x00401c41
  402018:	20400010 	.word	0x20400010
  40201c:	0040272d 	.word	0x0040272d

00402020 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402020:	b580      	push	{r7, lr}
  402022:	b082      	sub	sp, #8
  402024:	af00      	add	r7, sp, #0
  402026:	6078      	str	r0, [r7, #4]
  402028:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  40202a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40202e:	4806      	ldr	r0, [pc, #24]	; (402048 <Button1_Handler+0x28>)
  402030:	4b06      	ldr	r3, [pc, #24]	; (40204c <Button1_Handler+0x2c>)
  402032:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402034:	f44f 7180 	mov.w	r1, #256	; 0x100
  402038:	4805      	ldr	r0, [pc, #20]	; (402050 <Button1_Handler+0x30>)
  40203a:	4b04      	ldr	r3, [pc, #16]	; (40204c <Button1_Handler+0x2c>)
  40203c:	4798      	blx	r3
}
  40203e:	bf00      	nop
  402040:	3708      	adds	r7, #8
  402042:	46bd      	mov	sp, r7
  402044:	bd80      	pop	{r7, pc}
  402046:	bf00      	nop
  402048:	400e1400 	.word	0x400e1400
  40204c:	00402055 	.word	0x00402055
  402050:	400e1200 	.word	0x400e1200

00402054 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402054:	b580      	push	{r7, lr}
  402056:	b082      	sub	sp, #8
  402058:	af00      	add	r7, sp, #0
  40205a:	6078      	str	r0, [r7, #4]
  40205c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40205e:	6839      	ldr	r1, [r7, #0]
  402060:	6878      	ldr	r0, [r7, #4]
  402062:	4b09      	ldr	r3, [pc, #36]	; (402088 <pin_toggle+0x34>)
  402064:	4798      	blx	r3
  402066:	4603      	mov	r3, r0
  402068:	2b00      	cmp	r3, #0
  40206a:	d004      	beq.n	402076 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40206c:	6839      	ldr	r1, [r7, #0]
  40206e:	6878      	ldr	r0, [r7, #4]
  402070:	4b06      	ldr	r3, [pc, #24]	; (40208c <pin_toggle+0x38>)
  402072:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402074:	e003      	b.n	40207e <pin_toggle+0x2a>
    pio_set(pio,mask);
  402076:	6839      	ldr	r1, [r7, #0]
  402078:	6878      	ldr	r0, [r7, #4]
  40207a:	4b05      	ldr	r3, [pc, #20]	; (402090 <pin_toggle+0x3c>)
  40207c:	4798      	blx	r3
}
  40207e:	bf00      	nop
  402080:	3708      	adds	r7, #8
  402082:	46bd      	mov	sp, r7
  402084:	bd80      	pop	{r7, pc}
  402086:	bf00      	nop
  402088:	00400d8d 	.word	0x00400d8d
  40208c:	00400b7d 	.word	0x00400b7d
  402090:	00400b61 	.word	0x00400b61

00402094 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402094:	b590      	push	{r4, r7, lr}
  402096:	b083      	sub	sp, #12
  402098:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40209a:	200a      	movs	r0, #10
  40209c:	4b10      	ldr	r3, [pc, #64]	; (4020e0 <BUT_init+0x4c>)
  40209e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4020a0:	2209      	movs	r2, #9
  4020a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020a6:	480f      	ldr	r0, [pc, #60]	; (4020e4 <BUT_init+0x50>)
  4020a8:	4b0f      	ldr	r3, [pc, #60]	; (4020e8 <BUT_init+0x54>)
  4020aa:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4020ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020b0:	480c      	ldr	r0, [pc, #48]	; (4020e4 <BUT_init+0x50>)
  4020b2:	4b0e      	ldr	r3, [pc, #56]	; (4020ec <BUT_init+0x58>)
  4020b4:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4020b6:	4b0e      	ldr	r3, [pc, #56]	; (4020f0 <BUT_init+0x5c>)
  4020b8:	9300      	str	r3, [sp, #0]
  4020ba:	2350      	movs	r3, #80	; 0x50
  4020bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4020c0:	210a      	movs	r1, #10
  4020c2:	4808      	ldr	r0, [pc, #32]	; (4020e4 <BUT_init+0x50>)
  4020c4:	4c0b      	ldr	r4, [pc, #44]	; (4020f4 <BUT_init+0x60>)
  4020c6:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4020c8:	200a      	movs	r0, #10
  4020ca:	4b0b      	ldr	r3, [pc, #44]	; (4020f8 <BUT_init+0x64>)
  4020cc:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4020ce:	2101      	movs	r1, #1
  4020d0:	200a      	movs	r0, #10
  4020d2:	4b0a      	ldr	r3, [pc, #40]	; (4020fc <BUT_init+0x68>)
  4020d4:	4798      	blx	r3
};
  4020d6:	bf00      	nop
  4020d8:	3704      	adds	r7, #4
  4020da:	46bd      	mov	sp, r7
  4020dc:	bd90      	pop	{r4, r7, pc}
  4020de:	bf00      	nop
  4020e0:	00401319 	.word	0x00401319
  4020e4:	400e0e00 	.word	0x400e0e00
  4020e8:	00400ca9 	.word	0x00400ca9
  4020ec:	00400e21 	.word	0x00400e21
  4020f0:	00402021 	.word	0x00402021
  4020f4:	00400f3d 	.word	0x00400f3d
  4020f8:	00401ae1 	.word	0x00401ae1
  4020fc:	00401b15 	.word	0x00401b15

00402100 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402100:	b590      	push	{r4, r7, lr}
  402102:	b085      	sub	sp, #20
  402104:	af02      	add	r7, sp, #8
  402106:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  402108:	200c      	movs	r0, #12
  40210a:	4b07      	ldr	r3, [pc, #28]	; (402128 <LED_init+0x28>)
  40210c:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  40210e:	687a      	ldr	r2, [r7, #4]
  402110:	2300      	movs	r3, #0
  402112:	9300      	str	r3, [sp, #0]
  402114:	2300      	movs	r3, #0
  402116:	f44f 7180 	mov.w	r1, #256	; 0x100
  40211a:	4804      	ldr	r0, [pc, #16]	; (40212c <LED_init+0x2c>)
  40211c:	4c04      	ldr	r4, [pc, #16]	; (402130 <LED_init+0x30>)
  40211e:	47a0      	blx	r4
};
  402120:	bf00      	nop
  402122:	370c      	adds	r7, #12
  402124:	46bd      	mov	sp, r7
  402126:	bd90      	pop	{r4, r7, pc}
  402128:	00401319 	.word	0x00401319
  40212c:	400e1200 	.word	0x400e1200
  402130:	00400d29 	.word	0x00400d29

00402134 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402138:	b0bb      	sub	sp, #236	; 0xec
  40213a:	af00      	add	r7, sp, #0
  
      char buf[100];

  
	  /* Initialize the SAM system */
	  sysclk_init();
  40213c:	4b3b      	ldr	r3, [pc, #236]	; (40222c <main+0xf8>)
  40213e:	4798      	blx	r3
    
    /* Disable the watchdog */
	  WDT->WDT_MR = WDT_MR_WDDIS;
  402140:	4b3b      	ldr	r3, [pc, #236]	; (402230 <main+0xfc>)
  402142:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402146:	605a      	str	r2, [r3, #4]
    
    board_init();
  402148:	4b3a      	ldr	r3, [pc, #232]	; (402234 <main+0x100>)
  40214a:	4798      	blx	r3

    /* Configura Leds */
    LED_init(1);
  40214c:	2001      	movs	r0, #1
  40214e:	4b3a      	ldr	r3, [pc, #232]	; (402238 <main+0x104>)
  402150:	4798      	blx	r3
	
	  /* Configura os botes */
	  BUT_init();  
  402152:	4b3a      	ldr	r3, [pc, #232]	; (40223c <main+0x108>)
  402154:	4798      	blx	r3
  
    
    /* delay */
    uint32_t cpuFreq = sysclk_get_cpu_hz();
  402156:	4b3a      	ldr	r3, [pc, #232]	; (402240 <main+0x10c>)
  402158:	4798      	blx	r3
  40215a:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
    delay_init(cpuFreq);
   
    /* CONFIGURE USART0 */
    sysclk_enable_peripheral_clock(ID_PIOB);
  40215e:	200b      	movs	r0, #11
  402160:	4b38      	ldr	r3, [pc, #224]	; (402244 <main+0x110>)
  402162:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  402164:	2201      	movs	r2, #1
  402166:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40216a:	4837      	ldr	r0, [pc, #220]	; (402248 <main+0x114>)
  40216c:	4b37      	ldr	r3, [pc, #220]	; (40224c <main+0x118>)
  40216e:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  402170:	2202      	movs	r2, #2
  402172:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402176:	4834      	ldr	r0, [pc, #208]	; (402248 <main+0x114>)
  402178:	4b34      	ldr	r3, [pc, #208]	; (40224c <main+0x118>)
  40217a:	4798      	blx	r3
          
    const usart_serial_options_t uart_serial_options = {
  40217c:	4b34      	ldr	r3, [pc, #208]	; (402250 <main+0x11c>)
  40217e:	f107 0470 	add.w	r4, r7, #112	; 0x70
  402182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      	.charlength =	US_MR_CHRL_8_BIT,
      	.paritytype =	US_MR_PAR_NO,
      	.stopbits =		US_MR_NBSTOP_1_BIT,
    	};
      
   	sysclk_enable_peripheral_clock(ID_USART0);
  402188:	200d      	movs	r0, #13
  40218a:	4b2e      	ldr	r3, [pc, #184]	; (402244 <main+0x110>)
  40218c:	4798      	blx	r3
    stdio_serial_init(USART0, &uart_serial_options);
  40218e:	f107 0370 	add.w	r3, r7, #112	; 0x70
  402192:	4619      	mov	r1, r3
  402194:	482f      	ldr	r0, [pc, #188]	; (402254 <main+0x120>)
  402196:	4b30      	ldr	r3, [pc, #192]	; (402258 <main+0x124>)
  402198:	4798      	blx	r3
  char bufferRX[100];

	while (1) {
		/* Entra em modo sleep */
		 //printf("AT+ROLE=1\r\n");
    printf("%s \n", "Beless" );
  40219a:	4930      	ldr	r1, [pc, #192]	; (40225c <main+0x128>)
  40219c:	4830      	ldr	r0, [pc, #192]	; (402260 <main+0x12c>)
  40219e:	4b31      	ldr	r3, [pc, #196]	; (402264 <main+0x130>)
  4021a0:	4798      	blx	r3
    gets(bufferRX);
  4021a2:	f107 030c 	add.w	r3, r7, #12
  4021a6:	4618      	mov	r0, r3
  4021a8:	4b2f      	ldr	r3, [pc, #188]	; (402268 <main+0x134>)
  4021aa:	4798      	blx	r3
    //usart_putchar(USART0, 0xFA);
    //printf("%AT\r\n");
    delay_ms(500);
  4021ac:	4b24      	ldr	r3, [pc, #144]	; (402240 <main+0x10c>)
  4021ae:	4798      	blx	r3
  4021b0:	4603      	mov	r3, r0
  4021b2:	4619      	mov	r1, r3
  4021b4:	f04f 0200 	mov.w	r2, #0
  4021b8:	460b      	mov	r3, r1
  4021ba:	4614      	mov	r4, r2
  4021bc:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  4021c0:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  4021c4:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  4021c8:	4653      	mov	r3, sl
  4021ca:	465c      	mov	r4, fp
  4021cc:	1a5b      	subs	r3, r3, r1
  4021ce:	eb64 0402 	sbc.w	r4, r4, r2
  4021d2:	ea4f 0984 	mov.w	r9, r4, lsl #2
  4021d6:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  4021da:	ea4f 0883 	mov.w	r8, r3, lsl #2
  4021de:	4643      	mov	r3, r8
  4021e0:	464c      	mov	r4, r9
  4021e2:	185b      	adds	r3, r3, r1
  4021e4:	eb44 0402 	adc.w	r4, r4, r2
  4021e8:	00a2      	lsls	r2, r4, #2
  4021ea:	607a      	str	r2, [r7, #4]
  4021ec:	687a      	ldr	r2, [r7, #4]
  4021ee:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  4021f2:	607a      	str	r2, [r7, #4]
  4021f4:	009b      	lsls	r3, r3, #2
  4021f6:	603b      	str	r3, [r7, #0]
  4021f8:	e9d7 3400 	ldrd	r3, r4, [r7]
  4021fc:	4619      	mov	r1, r3
  4021fe:	4622      	mov	r2, r4
  402200:	f241 732b 	movw	r3, #5931	; 0x172b
  402204:	f04f 0400 	mov.w	r4, #0
  402208:	18cd      	adds	r5, r1, r3
  40220a:	eb42 0604 	adc.w	r6, r2, r4
  40220e:	4628      	mov	r0, r5
  402210:	4631      	mov	r1, r6
  402212:	4c16      	ldr	r4, [pc, #88]	; (40226c <main+0x138>)
  402214:	f241 722c 	movw	r2, #5932	; 0x172c
  402218:	f04f 0300 	mov.w	r3, #0
  40221c:	47a0      	blx	r4
  40221e:	4603      	mov	r3, r0
  402220:	460c      	mov	r4, r1
  402222:	4618      	mov	r0, r3
  402224:	4b12      	ldr	r3, [pc, #72]	; (402270 <main+0x13c>)
  402226:	4798      	blx	r3
    printf("%s \n", "Beless" );
  402228:	e7b7      	b.n	40219a <main+0x66>
  40222a:	bf00      	nop
  40222c:	004004ad 	.word	0x004004ad
  402230:	400e1850 	.word	0x400e1850
  402234:	00400a7d 	.word	0x00400a7d
  402238:	00402101 	.word	0x00402101
  40223c:	00402095 	.word	0x00402095
  402240:	00401bfd 	.word	0x00401bfd
  402244:	00401c25 	.word	0x00401c25
  402248:	400e1000 	.word	0x400e1000
  40224c:	00400b99 	.word	0x00400b99
  402250:	004052b4 	.word	0x004052b4
  402254:	40024000 	.word	0x40024000
  402258:	00401fb9 	.word	0x00401fb9
  40225c:	004052a4 	.word	0x004052a4
  402260:	004052ac 	.word	0x004052ac
  402264:	00402635 	.word	0x00402635
  402268:	004025d5 	.word	0x004025d5
  40226c:	00402275 	.word	0x00402275
  402270:	20400001 	.word	0x20400001

00402274 <__aeabi_uldivmod>:
  402274:	b953      	cbnz	r3, 40228c <__aeabi_uldivmod+0x18>
  402276:	b94a      	cbnz	r2, 40228c <__aeabi_uldivmod+0x18>
  402278:	2900      	cmp	r1, #0
  40227a:	bf08      	it	eq
  40227c:	2800      	cmpeq	r0, #0
  40227e:	bf1c      	itt	ne
  402280:	f04f 31ff 	movne.w	r1, #4294967295
  402284:	f04f 30ff 	movne.w	r0, #4294967295
  402288:	f000 b97a 	b.w	402580 <__aeabi_idiv0>
  40228c:	f1ad 0c08 	sub.w	ip, sp, #8
  402290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402294:	f000 f806 	bl	4022a4 <__udivmoddi4>
  402298:	f8dd e004 	ldr.w	lr, [sp, #4]
  40229c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4022a0:	b004      	add	sp, #16
  4022a2:	4770      	bx	lr

004022a4 <__udivmoddi4>:
  4022a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022a8:	468c      	mov	ip, r1
  4022aa:	460d      	mov	r5, r1
  4022ac:	4604      	mov	r4, r0
  4022ae:	9e08      	ldr	r6, [sp, #32]
  4022b0:	2b00      	cmp	r3, #0
  4022b2:	d151      	bne.n	402358 <__udivmoddi4+0xb4>
  4022b4:	428a      	cmp	r2, r1
  4022b6:	4617      	mov	r7, r2
  4022b8:	d96d      	bls.n	402396 <__udivmoddi4+0xf2>
  4022ba:	fab2 fe82 	clz	lr, r2
  4022be:	f1be 0f00 	cmp.w	lr, #0
  4022c2:	d00b      	beq.n	4022dc <__udivmoddi4+0x38>
  4022c4:	f1ce 0c20 	rsb	ip, lr, #32
  4022c8:	fa01 f50e 	lsl.w	r5, r1, lr
  4022cc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4022d0:	fa02 f70e 	lsl.w	r7, r2, lr
  4022d4:	ea4c 0c05 	orr.w	ip, ip, r5
  4022d8:	fa00 f40e 	lsl.w	r4, r0, lr
  4022dc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4022e0:	0c25      	lsrs	r5, r4, #16
  4022e2:	fbbc f8fa 	udiv	r8, ip, sl
  4022e6:	fa1f f987 	uxth.w	r9, r7
  4022ea:	fb0a cc18 	mls	ip, sl, r8, ip
  4022ee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4022f2:	fb08 f309 	mul.w	r3, r8, r9
  4022f6:	42ab      	cmp	r3, r5
  4022f8:	d90a      	bls.n	402310 <__udivmoddi4+0x6c>
  4022fa:	19ed      	adds	r5, r5, r7
  4022fc:	f108 32ff 	add.w	r2, r8, #4294967295
  402300:	f080 8123 	bcs.w	40254a <__udivmoddi4+0x2a6>
  402304:	42ab      	cmp	r3, r5
  402306:	f240 8120 	bls.w	40254a <__udivmoddi4+0x2a6>
  40230a:	f1a8 0802 	sub.w	r8, r8, #2
  40230e:	443d      	add	r5, r7
  402310:	1aed      	subs	r5, r5, r3
  402312:	b2a4      	uxth	r4, r4
  402314:	fbb5 f0fa 	udiv	r0, r5, sl
  402318:	fb0a 5510 	mls	r5, sl, r0, r5
  40231c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402320:	fb00 f909 	mul.w	r9, r0, r9
  402324:	45a1      	cmp	r9, r4
  402326:	d909      	bls.n	40233c <__udivmoddi4+0x98>
  402328:	19e4      	adds	r4, r4, r7
  40232a:	f100 33ff 	add.w	r3, r0, #4294967295
  40232e:	f080 810a 	bcs.w	402546 <__udivmoddi4+0x2a2>
  402332:	45a1      	cmp	r9, r4
  402334:	f240 8107 	bls.w	402546 <__udivmoddi4+0x2a2>
  402338:	3802      	subs	r0, #2
  40233a:	443c      	add	r4, r7
  40233c:	eba4 0409 	sub.w	r4, r4, r9
  402340:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402344:	2100      	movs	r1, #0
  402346:	2e00      	cmp	r6, #0
  402348:	d061      	beq.n	40240e <__udivmoddi4+0x16a>
  40234a:	fa24 f40e 	lsr.w	r4, r4, lr
  40234e:	2300      	movs	r3, #0
  402350:	6034      	str	r4, [r6, #0]
  402352:	6073      	str	r3, [r6, #4]
  402354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402358:	428b      	cmp	r3, r1
  40235a:	d907      	bls.n	40236c <__udivmoddi4+0xc8>
  40235c:	2e00      	cmp	r6, #0
  40235e:	d054      	beq.n	40240a <__udivmoddi4+0x166>
  402360:	2100      	movs	r1, #0
  402362:	e886 0021 	stmia.w	r6, {r0, r5}
  402366:	4608      	mov	r0, r1
  402368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40236c:	fab3 f183 	clz	r1, r3
  402370:	2900      	cmp	r1, #0
  402372:	f040 808e 	bne.w	402492 <__udivmoddi4+0x1ee>
  402376:	42ab      	cmp	r3, r5
  402378:	d302      	bcc.n	402380 <__udivmoddi4+0xdc>
  40237a:	4282      	cmp	r2, r0
  40237c:	f200 80fa 	bhi.w	402574 <__udivmoddi4+0x2d0>
  402380:	1a84      	subs	r4, r0, r2
  402382:	eb65 0503 	sbc.w	r5, r5, r3
  402386:	2001      	movs	r0, #1
  402388:	46ac      	mov	ip, r5
  40238a:	2e00      	cmp	r6, #0
  40238c:	d03f      	beq.n	40240e <__udivmoddi4+0x16a>
  40238e:	e886 1010 	stmia.w	r6, {r4, ip}
  402392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402396:	b912      	cbnz	r2, 40239e <__udivmoddi4+0xfa>
  402398:	2701      	movs	r7, #1
  40239a:	fbb7 f7f2 	udiv	r7, r7, r2
  40239e:	fab7 fe87 	clz	lr, r7
  4023a2:	f1be 0f00 	cmp.w	lr, #0
  4023a6:	d134      	bne.n	402412 <__udivmoddi4+0x16e>
  4023a8:	1beb      	subs	r3, r5, r7
  4023aa:	0c3a      	lsrs	r2, r7, #16
  4023ac:	fa1f fc87 	uxth.w	ip, r7
  4023b0:	2101      	movs	r1, #1
  4023b2:	fbb3 f8f2 	udiv	r8, r3, r2
  4023b6:	0c25      	lsrs	r5, r4, #16
  4023b8:	fb02 3318 	mls	r3, r2, r8, r3
  4023bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4023c0:	fb0c f308 	mul.w	r3, ip, r8
  4023c4:	42ab      	cmp	r3, r5
  4023c6:	d907      	bls.n	4023d8 <__udivmoddi4+0x134>
  4023c8:	19ed      	adds	r5, r5, r7
  4023ca:	f108 30ff 	add.w	r0, r8, #4294967295
  4023ce:	d202      	bcs.n	4023d6 <__udivmoddi4+0x132>
  4023d0:	42ab      	cmp	r3, r5
  4023d2:	f200 80d1 	bhi.w	402578 <__udivmoddi4+0x2d4>
  4023d6:	4680      	mov	r8, r0
  4023d8:	1aed      	subs	r5, r5, r3
  4023da:	b2a3      	uxth	r3, r4
  4023dc:	fbb5 f0f2 	udiv	r0, r5, r2
  4023e0:	fb02 5510 	mls	r5, r2, r0, r5
  4023e4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4023e8:	fb0c fc00 	mul.w	ip, ip, r0
  4023ec:	45a4      	cmp	ip, r4
  4023ee:	d907      	bls.n	402400 <__udivmoddi4+0x15c>
  4023f0:	19e4      	adds	r4, r4, r7
  4023f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4023f6:	d202      	bcs.n	4023fe <__udivmoddi4+0x15a>
  4023f8:	45a4      	cmp	ip, r4
  4023fa:	f200 80b8 	bhi.w	40256e <__udivmoddi4+0x2ca>
  4023fe:	4618      	mov	r0, r3
  402400:	eba4 040c 	sub.w	r4, r4, ip
  402404:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402408:	e79d      	b.n	402346 <__udivmoddi4+0xa2>
  40240a:	4631      	mov	r1, r6
  40240c:	4630      	mov	r0, r6
  40240e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402412:	f1ce 0420 	rsb	r4, lr, #32
  402416:	fa05 f30e 	lsl.w	r3, r5, lr
  40241a:	fa07 f70e 	lsl.w	r7, r7, lr
  40241e:	fa20 f804 	lsr.w	r8, r0, r4
  402422:	0c3a      	lsrs	r2, r7, #16
  402424:	fa25 f404 	lsr.w	r4, r5, r4
  402428:	ea48 0803 	orr.w	r8, r8, r3
  40242c:	fbb4 f1f2 	udiv	r1, r4, r2
  402430:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402434:	fb02 4411 	mls	r4, r2, r1, r4
  402438:	fa1f fc87 	uxth.w	ip, r7
  40243c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402440:	fb01 f30c 	mul.w	r3, r1, ip
  402444:	42ab      	cmp	r3, r5
  402446:	fa00 f40e 	lsl.w	r4, r0, lr
  40244a:	d909      	bls.n	402460 <__udivmoddi4+0x1bc>
  40244c:	19ed      	adds	r5, r5, r7
  40244e:	f101 30ff 	add.w	r0, r1, #4294967295
  402452:	f080 808a 	bcs.w	40256a <__udivmoddi4+0x2c6>
  402456:	42ab      	cmp	r3, r5
  402458:	f240 8087 	bls.w	40256a <__udivmoddi4+0x2c6>
  40245c:	3902      	subs	r1, #2
  40245e:	443d      	add	r5, r7
  402460:	1aeb      	subs	r3, r5, r3
  402462:	fa1f f588 	uxth.w	r5, r8
  402466:	fbb3 f0f2 	udiv	r0, r3, r2
  40246a:	fb02 3310 	mls	r3, r2, r0, r3
  40246e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402472:	fb00 f30c 	mul.w	r3, r0, ip
  402476:	42ab      	cmp	r3, r5
  402478:	d907      	bls.n	40248a <__udivmoddi4+0x1e6>
  40247a:	19ed      	adds	r5, r5, r7
  40247c:	f100 38ff 	add.w	r8, r0, #4294967295
  402480:	d26f      	bcs.n	402562 <__udivmoddi4+0x2be>
  402482:	42ab      	cmp	r3, r5
  402484:	d96d      	bls.n	402562 <__udivmoddi4+0x2be>
  402486:	3802      	subs	r0, #2
  402488:	443d      	add	r5, r7
  40248a:	1aeb      	subs	r3, r5, r3
  40248c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402490:	e78f      	b.n	4023b2 <__udivmoddi4+0x10e>
  402492:	f1c1 0720 	rsb	r7, r1, #32
  402496:	fa22 f807 	lsr.w	r8, r2, r7
  40249a:	408b      	lsls	r3, r1
  40249c:	fa05 f401 	lsl.w	r4, r5, r1
  4024a0:	ea48 0303 	orr.w	r3, r8, r3
  4024a4:	fa20 fe07 	lsr.w	lr, r0, r7
  4024a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4024ac:	40fd      	lsrs	r5, r7
  4024ae:	ea4e 0e04 	orr.w	lr, lr, r4
  4024b2:	fbb5 f9fc 	udiv	r9, r5, ip
  4024b6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4024ba:	fb0c 5519 	mls	r5, ip, r9, r5
  4024be:	fa1f f883 	uxth.w	r8, r3
  4024c2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4024c6:	fb09 f408 	mul.w	r4, r9, r8
  4024ca:	42ac      	cmp	r4, r5
  4024cc:	fa02 f201 	lsl.w	r2, r2, r1
  4024d0:	fa00 fa01 	lsl.w	sl, r0, r1
  4024d4:	d908      	bls.n	4024e8 <__udivmoddi4+0x244>
  4024d6:	18ed      	adds	r5, r5, r3
  4024d8:	f109 30ff 	add.w	r0, r9, #4294967295
  4024dc:	d243      	bcs.n	402566 <__udivmoddi4+0x2c2>
  4024de:	42ac      	cmp	r4, r5
  4024e0:	d941      	bls.n	402566 <__udivmoddi4+0x2c2>
  4024e2:	f1a9 0902 	sub.w	r9, r9, #2
  4024e6:	441d      	add	r5, r3
  4024e8:	1b2d      	subs	r5, r5, r4
  4024ea:	fa1f fe8e 	uxth.w	lr, lr
  4024ee:	fbb5 f0fc 	udiv	r0, r5, ip
  4024f2:	fb0c 5510 	mls	r5, ip, r0, r5
  4024f6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4024fa:	fb00 f808 	mul.w	r8, r0, r8
  4024fe:	45a0      	cmp	r8, r4
  402500:	d907      	bls.n	402512 <__udivmoddi4+0x26e>
  402502:	18e4      	adds	r4, r4, r3
  402504:	f100 35ff 	add.w	r5, r0, #4294967295
  402508:	d229      	bcs.n	40255e <__udivmoddi4+0x2ba>
  40250a:	45a0      	cmp	r8, r4
  40250c:	d927      	bls.n	40255e <__udivmoddi4+0x2ba>
  40250e:	3802      	subs	r0, #2
  402510:	441c      	add	r4, r3
  402512:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402516:	eba4 0408 	sub.w	r4, r4, r8
  40251a:	fba0 8902 	umull	r8, r9, r0, r2
  40251e:	454c      	cmp	r4, r9
  402520:	46c6      	mov	lr, r8
  402522:	464d      	mov	r5, r9
  402524:	d315      	bcc.n	402552 <__udivmoddi4+0x2ae>
  402526:	d012      	beq.n	40254e <__udivmoddi4+0x2aa>
  402528:	b156      	cbz	r6, 402540 <__udivmoddi4+0x29c>
  40252a:	ebba 030e 	subs.w	r3, sl, lr
  40252e:	eb64 0405 	sbc.w	r4, r4, r5
  402532:	fa04 f707 	lsl.w	r7, r4, r7
  402536:	40cb      	lsrs	r3, r1
  402538:	431f      	orrs	r7, r3
  40253a:	40cc      	lsrs	r4, r1
  40253c:	6037      	str	r7, [r6, #0]
  40253e:	6074      	str	r4, [r6, #4]
  402540:	2100      	movs	r1, #0
  402542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402546:	4618      	mov	r0, r3
  402548:	e6f8      	b.n	40233c <__udivmoddi4+0x98>
  40254a:	4690      	mov	r8, r2
  40254c:	e6e0      	b.n	402310 <__udivmoddi4+0x6c>
  40254e:	45c2      	cmp	sl, r8
  402550:	d2ea      	bcs.n	402528 <__udivmoddi4+0x284>
  402552:	ebb8 0e02 	subs.w	lr, r8, r2
  402556:	eb69 0503 	sbc.w	r5, r9, r3
  40255a:	3801      	subs	r0, #1
  40255c:	e7e4      	b.n	402528 <__udivmoddi4+0x284>
  40255e:	4628      	mov	r0, r5
  402560:	e7d7      	b.n	402512 <__udivmoddi4+0x26e>
  402562:	4640      	mov	r0, r8
  402564:	e791      	b.n	40248a <__udivmoddi4+0x1e6>
  402566:	4681      	mov	r9, r0
  402568:	e7be      	b.n	4024e8 <__udivmoddi4+0x244>
  40256a:	4601      	mov	r1, r0
  40256c:	e778      	b.n	402460 <__udivmoddi4+0x1bc>
  40256e:	3802      	subs	r0, #2
  402570:	443c      	add	r4, r7
  402572:	e745      	b.n	402400 <__udivmoddi4+0x15c>
  402574:	4608      	mov	r0, r1
  402576:	e708      	b.n	40238a <__udivmoddi4+0xe6>
  402578:	f1a8 0802 	sub.w	r8, r8, #2
  40257c:	443d      	add	r5, r7
  40257e:	e72b      	b.n	4023d8 <__udivmoddi4+0x134>

00402580 <__aeabi_idiv0>:
  402580:	4770      	bx	lr
  402582:	bf00      	nop

00402584 <_gets_r>:
  402584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402586:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402588:	6844      	ldr	r4, [r0, #4]
  40258a:	4607      	mov	r7, r0
  40258c:	460e      	mov	r6, r1
  40258e:	b1e3      	cbz	r3, 4025ca <_gets_r+0x46>
  402590:	4635      	mov	r5, r6
  402592:	e007      	b.n	4025a4 <_gets_r+0x20>
  402594:	6823      	ldr	r3, [r4, #0]
  402596:	1c5a      	adds	r2, r3, #1
  402598:	6022      	str	r2, [r4, #0]
  40259a:	7818      	ldrb	r0, [r3, #0]
  40259c:	280a      	cmp	r0, #10
  40259e:	d010      	beq.n	4025c2 <_gets_r+0x3e>
  4025a0:	f805 0b01 	strb.w	r0, [r5], #1
  4025a4:	6863      	ldr	r3, [r4, #4]
  4025a6:	3b01      	subs	r3, #1
  4025a8:	2b00      	cmp	r3, #0
  4025aa:	6063      	str	r3, [r4, #4]
  4025ac:	daf2      	bge.n	402594 <_gets_r+0x10>
  4025ae:	4621      	mov	r1, r4
  4025b0:	4638      	mov	r0, r7
  4025b2:	f000 f8a1 	bl	4026f8 <__srget_r>
  4025b6:	280a      	cmp	r0, #10
  4025b8:	d003      	beq.n	4025c2 <_gets_r+0x3e>
  4025ba:	1c43      	adds	r3, r0, #1
  4025bc:	d1f0      	bne.n	4025a0 <_gets_r+0x1c>
  4025be:	42b5      	cmp	r5, r6
  4025c0:	d006      	beq.n	4025d0 <_gets_r+0x4c>
  4025c2:	2300      	movs	r3, #0
  4025c4:	702b      	strb	r3, [r5, #0]
  4025c6:	4630      	mov	r0, r6
  4025c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025ca:	f001 f98d 	bl	4038e8 <__sinit>
  4025ce:	e7df      	b.n	402590 <_gets_r+0xc>
  4025d0:	2000      	movs	r0, #0
  4025d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004025d4 <gets>:
  4025d4:	4b02      	ldr	r3, [pc, #8]	; (4025e0 <gets+0xc>)
  4025d6:	4601      	mov	r1, r0
  4025d8:	6818      	ldr	r0, [r3, #0]
  4025da:	f7ff bfd3 	b.w	402584 <_gets_r>
  4025de:	bf00      	nop
  4025e0:	20400010 	.word	0x20400010

004025e4 <__libc_init_array>:
  4025e4:	b570      	push	{r4, r5, r6, lr}
  4025e6:	4e0f      	ldr	r6, [pc, #60]	; (402624 <__libc_init_array+0x40>)
  4025e8:	4d0f      	ldr	r5, [pc, #60]	; (402628 <__libc_init_array+0x44>)
  4025ea:	1b76      	subs	r6, r6, r5
  4025ec:	10b6      	asrs	r6, r6, #2
  4025ee:	bf18      	it	ne
  4025f0:	2400      	movne	r4, #0
  4025f2:	d005      	beq.n	402600 <__libc_init_array+0x1c>
  4025f4:	3401      	adds	r4, #1
  4025f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4025fa:	4798      	blx	r3
  4025fc:	42a6      	cmp	r6, r4
  4025fe:	d1f9      	bne.n	4025f4 <__libc_init_array+0x10>
  402600:	4e0a      	ldr	r6, [pc, #40]	; (40262c <__libc_init_array+0x48>)
  402602:	4d0b      	ldr	r5, [pc, #44]	; (402630 <__libc_init_array+0x4c>)
  402604:	1b76      	subs	r6, r6, r5
  402606:	f002 ff11 	bl	40542c <_init>
  40260a:	10b6      	asrs	r6, r6, #2
  40260c:	bf18      	it	ne
  40260e:	2400      	movne	r4, #0
  402610:	d006      	beq.n	402620 <__libc_init_array+0x3c>
  402612:	3401      	adds	r4, #1
  402614:	f855 3b04 	ldr.w	r3, [r5], #4
  402618:	4798      	blx	r3
  40261a:	42a6      	cmp	r6, r4
  40261c:	d1f9      	bne.n	402612 <__libc_init_array+0x2e>
  40261e:	bd70      	pop	{r4, r5, r6, pc}
  402620:	bd70      	pop	{r4, r5, r6, pc}
  402622:	bf00      	nop
  402624:	00405438 	.word	0x00405438
  402628:	00405438 	.word	0x00405438
  40262c:	00405440 	.word	0x00405440
  402630:	00405438 	.word	0x00405438

00402634 <iprintf>:
  402634:	b40f      	push	{r0, r1, r2, r3}
  402636:	b500      	push	{lr}
  402638:	4907      	ldr	r1, [pc, #28]	; (402658 <iprintf+0x24>)
  40263a:	b083      	sub	sp, #12
  40263c:	ab04      	add	r3, sp, #16
  40263e:	6808      	ldr	r0, [r1, #0]
  402640:	f853 2b04 	ldr.w	r2, [r3], #4
  402644:	6881      	ldr	r1, [r0, #8]
  402646:	9301      	str	r3, [sp, #4]
  402648:	f000 f95e 	bl	402908 <_vfiprintf_r>
  40264c:	b003      	add	sp, #12
  40264e:	f85d eb04 	ldr.w	lr, [sp], #4
  402652:	b004      	add	sp, #16
  402654:	4770      	bx	lr
  402656:	bf00      	nop
  402658:	20400010 	.word	0x20400010

0040265c <memset>:
  40265c:	b470      	push	{r4, r5, r6}
  40265e:	0786      	lsls	r6, r0, #30
  402660:	d046      	beq.n	4026f0 <memset+0x94>
  402662:	1e54      	subs	r4, r2, #1
  402664:	2a00      	cmp	r2, #0
  402666:	d041      	beq.n	4026ec <memset+0x90>
  402668:	b2ca      	uxtb	r2, r1
  40266a:	4603      	mov	r3, r0
  40266c:	e002      	b.n	402674 <memset+0x18>
  40266e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402672:	d33b      	bcc.n	4026ec <memset+0x90>
  402674:	f803 2b01 	strb.w	r2, [r3], #1
  402678:	079d      	lsls	r5, r3, #30
  40267a:	d1f8      	bne.n	40266e <memset+0x12>
  40267c:	2c03      	cmp	r4, #3
  40267e:	d92e      	bls.n	4026de <memset+0x82>
  402680:	b2cd      	uxtb	r5, r1
  402682:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402686:	2c0f      	cmp	r4, #15
  402688:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40268c:	d919      	bls.n	4026c2 <memset+0x66>
  40268e:	f103 0210 	add.w	r2, r3, #16
  402692:	4626      	mov	r6, r4
  402694:	3e10      	subs	r6, #16
  402696:	2e0f      	cmp	r6, #15
  402698:	f842 5c10 	str.w	r5, [r2, #-16]
  40269c:	f842 5c0c 	str.w	r5, [r2, #-12]
  4026a0:	f842 5c08 	str.w	r5, [r2, #-8]
  4026a4:	f842 5c04 	str.w	r5, [r2, #-4]
  4026a8:	f102 0210 	add.w	r2, r2, #16
  4026ac:	d8f2      	bhi.n	402694 <memset+0x38>
  4026ae:	f1a4 0210 	sub.w	r2, r4, #16
  4026b2:	f022 020f 	bic.w	r2, r2, #15
  4026b6:	f004 040f 	and.w	r4, r4, #15
  4026ba:	3210      	adds	r2, #16
  4026bc:	2c03      	cmp	r4, #3
  4026be:	4413      	add	r3, r2
  4026c0:	d90d      	bls.n	4026de <memset+0x82>
  4026c2:	461e      	mov	r6, r3
  4026c4:	4622      	mov	r2, r4
  4026c6:	3a04      	subs	r2, #4
  4026c8:	2a03      	cmp	r2, #3
  4026ca:	f846 5b04 	str.w	r5, [r6], #4
  4026ce:	d8fa      	bhi.n	4026c6 <memset+0x6a>
  4026d0:	1f22      	subs	r2, r4, #4
  4026d2:	f022 0203 	bic.w	r2, r2, #3
  4026d6:	3204      	adds	r2, #4
  4026d8:	4413      	add	r3, r2
  4026da:	f004 0403 	and.w	r4, r4, #3
  4026de:	b12c      	cbz	r4, 4026ec <memset+0x90>
  4026e0:	b2c9      	uxtb	r1, r1
  4026e2:	441c      	add	r4, r3
  4026e4:	f803 1b01 	strb.w	r1, [r3], #1
  4026e8:	429c      	cmp	r4, r3
  4026ea:	d1fb      	bne.n	4026e4 <memset+0x88>
  4026ec:	bc70      	pop	{r4, r5, r6}
  4026ee:	4770      	bx	lr
  4026f0:	4614      	mov	r4, r2
  4026f2:	4603      	mov	r3, r0
  4026f4:	e7c2      	b.n	40267c <memset+0x20>
  4026f6:	bf00      	nop

004026f8 <__srget_r>:
  4026f8:	b538      	push	{r3, r4, r5, lr}
  4026fa:	460c      	mov	r4, r1
  4026fc:	4605      	mov	r5, r0
  4026fe:	b108      	cbz	r0, 402704 <__srget_r+0xc>
  402700:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402702:	b163      	cbz	r3, 40271e <__srget_r+0x26>
  402704:	4628      	mov	r0, r5
  402706:	4621      	mov	r1, r4
  402708:	f002 fac4 	bl	404c94 <__srefill_r>
  40270c:	b950      	cbnz	r0, 402724 <__srget_r+0x2c>
  40270e:	e894 000c 	ldmia.w	r4, {r2, r3}
  402712:	3b01      	subs	r3, #1
  402714:	1c51      	adds	r1, r2, #1
  402716:	e884 000a 	stmia.w	r4, {r1, r3}
  40271a:	7810      	ldrb	r0, [r2, #0]
  40271c:	bd38      	pop	{r3, r4, r5, pc}
  40271e:	f001 f8e3 	bl	4038e8 <__sinit>
  402722:	e7ef      	b.n	402704 <__srget_r+0xc>
  402724:	f04f 30ff 	mov.w	r0, #4294967295
  402728:	bd38      	pop	{r3, r4, r5, pc}
  40272a:	bf00      	nop

0040272c <setbuf>:
  40272c:	2900      	cmp	r1, #0
  40272e:	bf0c      	ite	eq
  402730:	2202      	moveq	r2, #2
  402732:	2200      	movne	r2, #0
  402734:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402738:	f000 b800 	b.w	40273c <setvbuf>

0040273c <setvbuf>:
  40273c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402740:	4c50      	ldr	r4, [pc, #320]	; (402884 <setvbuf+0x148>)
  402742:	6825      	ldr	r5, [r4, #0]
  402744:	b083      	sub	sp, #12
  402746:	4604      	mov	r4, r0
  402748:	460f      	mov	r7, r1
  40274a:	4690      	mov	r8, r2
  40274c:	461e      	mov	r6, r3
  40274e:	b115      	cbz	r5, 402756 <setvbuf+0x1a>
  402750:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402752:	2b00      	cmp	r3, #0
  402754:	d077      	beq.n	402846 <setvbuf+0x10a>
  402756:	f1b8 0f02 	cmp.w	r8, #2
  40275a:	d004      	beq.n	402766 <setvbuf+0x2a>
  40275c:	f1b8 0f01 	cmp.w	r8, #1
  402760:	d87d      	bhi.n	40285e <setvbuf+0x122>
  402762:	2e00      	cmp	r6, #0
  402764:	db7b      	blt.n	40285e <setvbuf+0x122>
  402766:	4621      	mov	r1, r4
  402768:	4628      	mov	r0, r5
  40276a:	f001 f817 	bl	40379c <_fflush_r>
  40276e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402770:	b141      	cbz	r1, 402784 <setvbuf+0x48>
  402772:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402776:	4299      	cmp	r1, r3
  402778:	d002      	beq.n	402780 <setvbuf+0x44>
  40277a:	4628      	mov	r0, r5
  40277c:	f001 f98a 	bl	403a94 <_free_r>
  402780:	2300      	movs	r3, #0
  402782:	6323      	str	r3, [r4, #48]	; 0x30
  402784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402788:	2200      	movs	r2, #0
  40278a:	61a2      	str	r2, [r4, #24]
  40278c:	6062      	str	r2, [r4, #4]
  40278e:	061a      	lsls	r2, r3, #24
  402790:	d452      	bmi.n	402838 <setvbuf+0xfc>
  402792:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402796:	f023 0303 	bic.w	r3, r3, #3
  40279a:	f1b8 0f02 	cmp.w	r8, #2
  40279e:	81a3      	strh	r3, [r4, #12]
  4027a0:	d037      	beq.n	402812 <setvbuf+0xd6>
  4027a2:	ab01      	add	r3, sp, #4
  4027a4:	466a      	mov	r2, sp
  4027a6:	4621      	mov	r1, r4
  4027a8:	4628      	mov	r0, r5
  4027aa:	f001 fc2f 	bl	40400c <__swhatbuf_r>
  4027ae:	89a3      	ldrh	r3, [r4, #12]
  4027b0:	4318      	orrs	r0, r3
  4027b2:	81a0      	strh	r0, [r4, #12]
  4027b4:	b316      	cbz	r6, 4027fc <setvbuf+0xc0>
  4027b6:	b317      	cbz	r7, 4027fe <setvbuf+0xc2>
  4027b8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4027ba:	2b00      	cmp	r3, #0
  4027bc:	d04b      	beq.n	402856 <setvbuf+0x11a>
  4027be:	9b00      	ldr	r3, [sp, #0]
  4027c0:	6027      	str	r7, [r4, #0]
  4027c2:	429e      	cmp	r6, r3
  4027c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027c8:	6127      	str	r7, [r4, #16]
  4027ca:	bf1c      	itt	ne
  4027cc:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4027d0:	81a3      	strhne	r3, [r4, #12]
  4027d2:	f1b8 0f01 	cmp.w	r8, #1
  4027d6:	bf04      	itt	eq
  4027d8:	f043 0301 	orreq.w	r3, r3, #1
  4027dc:	81a3      	strheq	r3, [r4, #12]
  4027de:	b29b      	uxth	r3, r3
  4027e0:	f013 0008 	ands.w	r0, r3, #8
  4027e4:	6166      	str	r6, [r4, #20]
  4027e6:	d023      	beq.n	402830 <setvbuf+0xf4>
  4027e8:	f013 0001 	ands.w	r0, r3, #1
  4027ec:	d02f      	beq.n	40284e <setvbuf+0x112>
  4027ee:	2000      	movs	r0, #0
  4027f0:	4276      	negs	r6, r6
  4027f2:	61a6      	str	r6, [r4, #24]
  4027f4:	60a0      	str	r0, [r4, #8]
  4027f6:	b003      	add	sp, #12
  4027f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027fc:	9e00      	ldr	r6, [sp, #0]
  4027fe:	4630      	mov	r0, r6
  402800:	f001 fc76 	bl	4040f0 <malloc>
  402804:	4607      	mov	r7, r0
  402806:	b368      	cbz	r0, 402864 <setvbuf+0x128>
  402808:	89a3      	ldrh	r3, [r4, #12]
  40280a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40280e:	81a3      	strh	r3, [r4, #12]
  402810:	e7d2      	b.n	4027b8 <setvbuf+0x7c>
  402812:	2000      	movs	r0, #0
  402814:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402818:	f043 0302 	orr.w	r3, r3, #2
  40281c:	2500      	movs	r5, #0
  40281e:	2101      	movs	r1, #1
  402820:	81a3      	strh	r3, [r4, #12]
  402822:	60a5      	str	r5, [r4, #8]
  402824:	6022      	str	r2, [r4, #0]
  402826:	6122      	str	r2, [r4, #16]
  402828:	6161      	str	r1, [r4, #20]
  40282a:	b003      	add	sp, #12
  40282c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402830:	60a0      	str	r0, [r4, #8]
  402832:	b003      	add	sp, #12
  402834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402838:	6921      	ldr	r1, [r4, #16]
  40283a:	4628      	mov	r0, r5
  40283c:	f001 f92a 	bl	403a94 <_free_r>
  402840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402844:	e7a5      	b.n	402792 <setvbuf+0x56>
  402846:	4628      	mov	r0, r5
  402848:	f001 f84e 	bl	4038e8 <__sinit>
  40284c:	e783      	b.n	402756 <setvbuf+0x1a>
  40284e:	60a6      	str	r6, [r4, #8]
  402850:	b003      	add	sp, #12
  402852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402856:	4628      	mov	r0, r5
  402858:	f001 f846 	bl	4038e8 <__sinit>
  40285c:	e7af      	b.n	4027be <setvbuf+0x82>
  40285e:	f04f 30ff 	mov.w	r0, #4294967295
  402862:	e7e2      	b.n	40282a <setvbuf+0xee>
  402864:	f8dd 9000 	ldr.w	r9, [sp]
  402868:	45b1      	cmp	r9, r6
  40286a:	d006      	beq.n	40287a <setvbuf+0x13e>
  40286c:	4648      	mov	r0, r9
  40286e:	f001 fc3f 	bl	4040f0 <malloc>
  402872:	4607      	mov	r7, r0
  402874:	b108      	cbz	r0, 40287a <setvbuf+0x13e>
  402876:	464e      	mov	r6, r9
  402878:	e7c6      	b.n	402808 <setvbuf+0xcc>
  40287a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40287e:	f04f 30ff 	mov.w	r0, #4294967295
  402882:	e7c7      	b.n	402814 <setvbuf+0xd8>
  402884:	20400010 	.word	0x20400010

00402888 <__sprint_r.part.0>:
  402888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40288c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40288e:	049c      	lsls	r4, r3, #18
  402890:	4693      	mov	fp, r2
  402892:	d52f      	bpl.n	4028f4 <__sprint_r.part.0+0x6c>
  402894:	6893      	ldr	r3, [r2, #8]
  402896:	6812      	ldr	r2, [r2, #0]
  402898:	b353      	cbz	r3, 4028f0 <__sprint_r.part.0+0x68>
  40289a:	460e      	mov	r6, r1
  40289c:	4607      	mov	r7, r0
  40289e:	f102 0908 	add.w	r9, r2, #8
  4028a2:	e919 0420 	ldmdb	r9, {r5, sl}
  4028a6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4028aa:	d017      	beq.n	4028dc <__sprint_r.part.0+0x54>
  4028ac:	3d04      	subs	r5, #4
  4028ae:	2400      	movs	r4, #0
  4028b0:	e001      	b.n	4028b6 <__sprint_r.part.0+0x2e>
  4028b2:	45a0      	cmp	r8, r4
  4028b4:	d010      	beq.n	4028d8 <__sprint_r.part.0+0x50>
  4028b6:	4632      	mov	r2, r6
  4028b8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4028bc:	4638      	mov	r0, r7
  4028be:	f001 f887 	bl	4039d0 <_fputwc_r>
  4028c2:	1c43      	adds	r3, r0, #1
  4028c4:	f104 0401 	add.w	r4, r4, #1
  4028c8:	d1f3      	bne.n	4028b2 <__sprint_r.part.0+0x2a>
  4028ca:	2300      	movs	r3, #0
  4028cc:	f8cb 3008 	str.w	r3, [fp, #8]
  4028d0:	f8cb 3004 	str.w	r3, [fp, #4]
  4028d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028d8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4028dc:	f02a 0a03 	bic.w	sl, sl, #3
  4028e0:	eba3 030a 	sub.w	r3, r3, sl
  4028e4:	f8cb 3008 	str.w	r3, [fp, #8]
  4028e8:	f109 0908 	add.w	r9, r9, #8
  4028ec:	2b00      	cmp	r3, #0
  4028ee:	d1d8      	bne.n	4028a2 <__sprint_r.part.0+0x1a>
  4028f0:	2000      	movs	r0, #0
  4028f2:	e7ea      	b.n	4028ca <__sprint_r.part.0+0x42>
  4028f4:	f001 f9b4 	bl	403c60 <__sfvwrite_r>
  4028f8:	2300      	movs	r3, #0
  4028fa:	f8cb 3008 	str.w	r3, [fp, #8]
  4028fe:	f8cb 3004 	str.w	r3, [fp, #4]
  402902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402906:	bf00      	nop

00402908 <_vfiprintf_r>:
  402908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40290c:	b0ad      	sub	sp, #180	; 0xb4
  40290e:	461d      	mov	r5, r3
  402910:	9101      	str	r1, [sp, #4]
  402912:	4691      	mov	r9, r2
  402914:	9308      	str	r3, [sp, #32]
  402916:	9006      	str	r0, [sp, #24]
  402918:	b118      	cbz	r0, 402922 <_vfiprintf_r+0x1a>
  40291a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40291c:	2b00      	cmp	r3, #0
  40291e:	f000 80e0 	beq.w	402ae2 <_vfiprintf_r+0x1da>
  402922:	9c01      	ldr	r4, [sp, #4]
  402924:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402928:	b281      	uxth	r1, r0
  40292a:	048b      	lsls	r3, r1, #18
  40292c:	d407      	bmi.n	40293e <_vfiprintf_r+0x36>
  40292e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402930:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402934:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402938:	81a1      	strh	r1, [r4, #12]
  40293a:	6663      	str	r3, [r4, #100]	; 0x64
  40293c:	b289      	uxth	r1, r1
  40293e:	070f      	lsls	r7, r1, #28
  402940:	f140 80b1 	bpl.w	402aa6 <_vfiprintf_r+0x19e>
  402944:	9b01      	ldr	r3, [sp, #4]
  402946:	691b      	ldr	r3, [r3, #16]
  402948:	2b00      	cmp	r3, #0
  40294a:	f000 80ac 	beq.w	402aa6 <_vfiprintf_r+0x19e>
  40294e:	f001 011a 	and.w	r1, r1, #26
  402952:	290a      	cmp	r1, #10
  402954:	f000 80b5 	beq.w	402ac2 <_vfiprintf_r+0x1ba>
  402958:	2300      	movs	r3, #0
  40295a:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  40295e:	930b      	str	r3, [sp, #44]	; 0x2c
  402960:	9311      	str	r3, [sp, #68]	; 0x44
  402962:	9310      	str	r3, [sp, #64]	; 0x40
  402964:	9304      	str	r3, [sp, #16]
  402966:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40296a:	46da      	mov	sl, fp
  40296c:	f899 3000 	ldrb.w	r3, [r9]
  402970:	464c      	mov	r4, r9
  402972:	b1fb      	cbz	r3, 4029b4 <_vfiprintf_r+0xac>
  402974:	2b25      	cmp	r3, #37	; 0x25
  402976:	d102      	bne.n	40297e <_vfiprintf_r+0x76>
  402978:	e01c      	b.n	4029b4 <_vfiprintf_r+0xac>
  40297a:	2b25      	cmp	r3, #37	; 0x25
  40297c:	d003      	beq.n	402986 <_vfiprintf_r+0x7e>
  40297e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402982:	2b00      	cmp	r3, #0
  402984:	d1f9      	bne.n	40297a <_vfiprintf_r+0x72>
  402986:	eba4 0509 	sub.w	r5, r4, r9
  40298a:	b19d      	cbz	r5, 4029b4 <_vfiprintf_r+0xac>
  40298c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40298e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402990:	f8ca 9000 	str.w	r9, [sl]
  402994:	3301      	adds	r3, #1
  402996:	442a      	add	r2, r5
  402998:	2b07      	cmp	r3, #7
  40299a:	f8ca 5004 	str.w	r5, [sl, #4]
  40299e:	9211      	str	r2, [sp, #68]	; 0x44
  4029a0:	9310      	str	r3, [sp, #64]	; 0x40
  4029a2:	dd7a      	ble.n	402a9a <_vfiprintf_r+0x192>
  4029a4:	2a00      	cmp	r2, #0
  4029a6:	f040 848f 	bne.w	4032c8 <_vfiprintf_r+0x9c0>
  4029aa:	9b04      	ldr	r3, [sp, #16]
  4029ac:	9210      	str	r2, [sp, #64]	; 0x40
  4029ae:	442b      	add	r3, r5
  4029b0:	46da      	mov	sl, fp
  4029b2:	9304      	str	r3, [sp, #16]
  4029b4:	7823      	ldrb	r3, [r4, #0]
  4029b6:	2b00      	cmp	r3, #0
  4029b8:	f000 83b1 	beq.w	40311e <_vfiprintf_r+0x816>
  4029bc:	2000      	movs	r0, #0
  4029be:	f04f 0300 	mov.w	r3, #0
  4029c2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4029c6:	f104 0901 	add.w	r9, r4, #1
  4029ca:	7862      	ldrb	r2, [r4, #1]
  4029cc:	4605      	mov	r5, r0
  4029ce:	4606      	mov	r6, r0
  4029d0:	4603      	mov	r3, r0
  4029d2:	f04f 34ff 	mov.w	r4, #4294967295
  4029d6:	f109 0901 	add.w	r9, r9, #1
  4029da:	f1a2 0120 	sub.w	r1, r2, #32
  4029de:	2958      	cmp	r1, #88	; 0x58
  4029e0:	f200 830e 	bhi.w	403000 <_vfiprintf_r+0x6f8>
  4029e4:	e8df f011 	tbh	[pc, r1, lsl #1]
  4029e8:	030c0237 	.word	0x030c0237
  4029ec:	02eb030c 	.word	0x02eb030c
  4029f0:	030c030c 	.word	0x030c030c
  4029f4:	030c030c 	.word	0x030c030c
  4029f8:	030c030c 	.word	0x030c030c
  4029fc:	02f0029e 	.word	0x02f0029e
  402a00:	0082030c 	.word	0x0082030c
  402a04:	030c0277 	.word	0x030c0277
  402a08:	01d401cf 	.word	0x01d401cf
  402a0c:	01d401d4 	.word	0x01d401d4
  402a10:	01d401d4 	.word	0x01d401d4
  402a14:	01d401d4 	.word	0x01d401d4
  402a18:	01d401d4 	.word	0x01d401d4
  402a1c:	030c030c 	.word	0x030c030c
  402a20:	030c030c 	.word	0x030c030c
  402a24:	030c030c 	.word	0x030c030c
  402a28:	030c030c 	.word	0x030c030c
  402a2c:	030c030c 	.word	0x030c030c
  402a30:	030c023f 	.word	0x030c023f
  402a34:	030c030c 	.word	0x030c030c
  402a38:	030c030c 	.word	0x030c030c
  402a3c:	030c030c 	.word	0x030c030c
  402a40:	030c030c 	.word	0x030c030c
  402a44:	0246030c 	.word	0x0246030c
  402a48:	030c030c 	.word	0x030c030c
  402a4c:	030c030c 	.word	0x030c030c
  402a50:	024a030c 	.word	0x024a030c
  402a54:	030c030c 	.word	0x030c030c
  402a58:	030c0252 	.word	0x030c0252
  402a5c:	030c030c 	.word	0x030c030c
  402a60:	030c030c 	.word	0x030c030c
  402a64:	030c030c 	.word	0x030c030c
  402a68:	030c030c 	.word	0x030c030c
  402a6c:	01e2030c 	.word	0x01e2030c
  402a70:	030c01f6 	.word	0x030c01f6
  402a74:	030c030c 	.word	0x030c030c
  402a78:	01f60307 	.word	0x01f60307
  402a7c:	030c030c 	.word	0x030c030c
  402a80:	030c0291 	.word	0x030c0291
  402a84:	008702f5 	.word	0x008702f5
  402a88:	02c302b1 	.word	0x02c302b1
  402a8c:	02c8030c 	.word	0x02c8030c
  402a90:	01bd030c 	.word	0x01bd030c
  402a94:	030c030c 	.word	0x030c030c
  402a98:	02aa      	.short	0x02aa
  402a9a:	f10a 0a08 	add.w	sl, sl, #8
  402a9e:	9b04      	ldr	r3, [sp, #16]
  402aa0:	442b      	add	r3, r5
  402aa2:	9304      	str	r3, [sp, #16]
  402aa4:	e786      	b.n	4029b4 <_vfiprintf_r+0xac>
  402aa6:	9c01      	ldr	r4, [sp, #4]
  402aa8:	9806      	ldr	r0, [sp, #24]
  402aaa:	4621      	mov	r1, r4
  402aac:	f000 fd62 	bl	403574 <__swsetup_r>
  402ab0:	2800      	cmp	r0, #0
  402ab2:	f040 8340 	bne.w	403136 <_vfiprintf_r+0x82e>
  402ab6:	89a1      	ldrh	r1, [r4, #12]
  402ab8:	f001 011a 	and.w	r1, r1, #26
  402abc:	290a      	cmp	r1, #10
  402abe:	f47f af4b 	bne.w	402958 <_vfiprintf_r+0x50>
  402ac2:	9901      	ldr	r1, [sp, #4]
  402ac4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402ac8:	2b00      	cmp	r3, #0
  402aca:	f6ff af45 	blt.w	402958 <_vfiprintf_r+0x50>
  402ace:	462b      	mov	r3, r5
  402ad0:	464a      	mov	r2, r9
  402ad2:	9806      	ldr	r0, [sp, #24]
  402ad4:	f000 fd18 	bl	403508 <__sbprintf>
  402ad8:	9004      	str	r0, [sp, #16]
  402ada:	9804      	ldr	r0, [sp, #16]
  402adc:	b02d      	add	sp, #180	; 0xb4
  402ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ae2:	f000 ff01 	bl	4038e8 <__sinit>
  402ae6:	e71c      	b.n	402922 <_vfiprintf_r+0x1a>
  402ae8:	4276      	negs	r6, r6
  402aea:	9208      	str	r2, [sp, #32]
  402aec:	f043 0304 	orr.w	r3, r3, #4
  402af0:	f899 2000 	ldrb.w	r2, [r9]
  402af4:	e76f      	b.n	4029d6 <_vfiprintf_r+0xce>
  402af6:	9607      	str	r6, [sp, #28]
  402af8:	f013 0220 	ands.w	r2, r3, #32
  402afc:	f040 845a 	bne.w	4033b4 <_vfiprintf_r+0xaac>
  402b00:	f013 0110 	ands.w	r1, r3, #16
  402b04:	f040 83f1 	bne.w	4032ea <_vfiprintf_r+0x9e2>
  402b08:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  402b0c:	f000 83ed 	beq.w	4032ea <_vfiprintf_r+0x9e2>
  402b10:	9808      	ldr	r0, [sp, #32]
  402b12:	460a      	mov	r2, r1
  402b14:	4601      	mov	r1, r0
  402b16:	3104      	adds	r1, #4
  402b18:	8806      	ldrh	r6, [r0, #0]
  402b1a:	9108      	str	r1, [sp, #32]
  402b1c:	2700      	movs	r7, #0
  402b1e:	f04f 0100 	mov.w	r1, #0
  402b22:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402b26:	2500      	movs	r5, #0
  402b28:	1c61      	adds	r1, r4, #1
  402b2a:	f000 8175 	beq.w	402e18 <_vfiprintf_r+0x510>
  402b2e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  402b32:	9103      	str	r1, [sp, #12]
  402b34:	ea56 0107 	orrs.w	r1, r6, r7
  402b38:	f040 8173 	bne.w	402e22 <_vfiprintf_r+0x51a>
  402b3c:	2c00      	cmp	r4, #0
  402b3e:	f040 8356 	bne.w	4031ee <_vfiprintf_r+0x8e6>
  402b42:	2a00      	cmp	r2, #0
  402b44:	f040 83b2 	bne.w	4032ac <_vfiprintf_r+0x9a4>
  402b48:	f013 0301 	ands.w	r3, r3, #1
  402b4c:	9305      	str	r3, [sp, #20]
  402b4e:	f000 8447 	beq.w	4033e0 <_vfiprintf_r+0xad8>
  402b52:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402b56:	2330      	movs	r3, #48	; 0x30
  402b58:	f808 3d41 	strb.w	r3, [r8, #-65]!
  402b5c:	9b05      	ldr	r3, [sp, #20]
  402b5e:	42a3      	cmp	r3, r4
  402b60:	bfb8      	it	lt
  402b62:	4623      	movlt	r3, r4
  402b64:	9302      	str	r3, [sp, #8]
  402b66:	b10d      	cbz	r5, 402b6c <_vfiprintf_r+0x264>
  402b68:	3301      	adds	r3, #1
  402b6a:	9302      	str	r3, [sp, #8]
  402b6c:	9b03      	ldr	r3, [sp, #12]
  402b6e:	f013 0302 	ands.w	r3, r3, #2
  402b72:	9309      	str	r3, [sp, #36]	; 0x24
  402b74:	d002      	beq.n	402b7c <_vfiprintf_r+0x274>
  402b76:	9b02      	ldr	r3, [sp, #8]
  402b78:	3302      	adds	r3, #2
  402b7a:	9302      	str	r3, [sp, #8]
  402b7c:	9b03      	ldr	r3, [sp, #12]
  402b7e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402b82:	930a      	str	r3, [sp, #40]	; 0x28
  402b84:	f040 8263 	bne.w	40304e <_vfiprintf_r+0x746>
  402b88:	9b07      	ldr	r3, [sp, #28]
  402b8a:	9a02      	ldr	r2, [sp, #8]
  402b8c:	1a9d      	subs	r5, r3, r2
  402b8e:	2d00      	cmp	r5, #0
  402b90:	f340 825d 	ble.w	40304e <_vfiprintf_r+0x746>
  402b94:	2d10      	cmp	r5, #16
  402b96:	f340 8477 	ble.w	403488 <_vfiprintf_r+0xb80>
  402b9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402b9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b9e:	4eb9      	ldr	r6, [pc, #740]	; (402e84 <_vfiprintf_r+0x57c>)
  402ba0:	46d6      	mov	lr, sl
  402ba2:	2710      	movs	r7, #16
  402ba4:	46a2      	mov	sl, r4
  402ba6:	4619      	mov	r1, r3
  402ba8:	9c06      	ldr	r4, [sp, #24]
  402baa:	e007      	b.n	402bbc <_vfiprintf_r+0x2b4>
  402bac:	f101 0c02 	add.w	ip, r1, #2
  402bb0:	f10e 0e08 	add.w	lr, lr, #8
  402bb4:	4601      	mov	r1, r0
  402bb6:	3d10      	subs	r5, #16
  402bb8:	2d10      	cmp	r5, #16
  402bba:	dd11      	ble.n	402be0 <_vfiprintf_r+0x2d8>
  402bbc:	1c48      	adds	r0, r1, #1
  402bbe:	3210      	adds	r2, #16
  402bc0:	2807      	cmp	r0, #7
  402bc2:	9211      	str	r2, [sp, #68]	; 0x44
  402bc4:	e88e 00c0 	stmia.w	lr, {r6, r7}
  402bc8:	9010      	str	r0, [sp, #64]	; 0x40
  402bca:	ddef      	ble.n	402bac <_vfiprintf_r+0x2a4>
  402bcc:	2a00      	cmp	r2, #0
  402bce:	f040 8231 	bne.w	403034 <_vfiprintf_r+0x72c>
  402bd2:	3d10      	subs	r5, #16
  402bd4:	2d10      	cmp	r5, #16
  402bd6:	4611      	mov	r1, r2
  402bd8:	f04f 0c01 	mov.w	ip, #1
  402bdc:	46de      	mov	lr, fp
  402bde:	dced      	bgt.n	402bbc <_vfiprintf_r+0x2b4>
  402be0:	4654      	mov	r4, sl
  402be2:	4661      	mov	r1, ip
  402be4:	46f2      	mov	sl, lr
  402be6:	442a      	add	r2, r5
  402be8:	2907      	cmp	r1, #7
  402bea:	9211      	str	r2, [sp, #68]	; 0x44
  402bec:	f8ca 6000 	str.w	r6, [sl]
  402bf0:	f8ca 5004 	str.w	r5, [sl, #4]
  402bf4:	9110      	str	r1, [sp, #64]	; 0x40
  402bf6:	f300 82e6 	bgt.w	4031c6 <_vfiprintf_r+0x8be>
  402bfa:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402bfe:	f10a 0a08 	add.w	sl, sl, #8
  402c02:	1c48      	adds	r0, r1, #1
  402c04:	2d00      	cmp	r5, #0
  402c06:	f040 822a 	bne.w	40305e <_vfiprintf_r+0x756>
  402c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	f000 8244 	beq.w	40309a <_vfiprintf_r+0x792>
  402c12:	3202      	adds	r2, #2
  402c14:	a90e      	add	r1, sp, #56	; 0x38
  402c16:	2302      	movs	r3, #2
  402c18:	2807      	cmp	r0, #7
  402c1a:	9211      	str	r2, [sp, #68]	; 0x44
  402c1c:	9010      	str	r0, [sp, #64]	; 0x40
  402c1e:	e88a 000a 	stmia.w	sl, {r1, r3}
  402c22:	f340 8236 	ble.w	403092 <_vfiprintf_r+0x78a>
  402c26:	2a00      	cmp	r2, #0
  402c28:	f040 838b 	bne.w	403342 <_vfiprintf_r+0xa3a>
  402c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c2e:	2b80      	cmp	r3, #128	; 0x80
  402c30:	f04f 0001 	mov.w	r0, #1
  402c34:	4611      	mov	r1, r2
  402c36:	46da      	mov	sl, fp
  402c38:	f040 8233 	bne.w	4030a2 <_vfiprintf_r+0x79a>
  402c3c:	9b07      	ldr	r3, [sp, #28]
  402c3e:	9d02      	ldr	r5, [sp, #8]
  402c40:	1b5e      	subs	r6, r3, r5
  402c42:	2e00      	cmp	r6, #0
  402c44:	f340 822d 	ble.w	4030a2 <_vfiprintf_r+0x79a>
  402c48:	2e10      	cmp	r6, #16
  402c4a:	4d8f      	ldr	r5, [pc, #572]	; (402e88 <_vfiprintf_r+0x580>)
  402c4c:	f340 842f 	ble.w	4034ae <_vfiprintf_r+0xba6>
  402c50:	46d4      	mov	ip, sl
  402c52:	2710      	movs	r7, #16
  402c54:	46a2      	mov	sl, r4
  402c56:	9c06      	ldr	r4, [sp, #24]
  402c58:	e007      	b.n	402c6a <_vfiprintf_r+0x362>
  402c5a:	f101 0e02 	add.w	lr, r1, #2
  402c5e:	f10c 0c08 	add.w	ip, ip, #8
  402c62:	4601      	mov	r1, r0
  402c64:	3e10      	subs	r6, #16
  402c66:	2e10      	cmp	r6, #16
  402c68:	dd11      	ble.n	402c8e <_vfiprintf_r+0x386>
  402c6a:	1c48      	adds	r0, r1, #1
  402c6c:	3210      	adds	r2, #16
  402c6e:	2807      	cmp	r0, #7
  402c70:	9211      	str	r2, [sp, #68]	; 0x44
  402c72:	e88c 00a0 	stmia.w	ip, {r5, r7}
  402c76:	9010      	str	r0, [sp, #64]	; 0x40
  402c78:	ddef      	ble.n	402c5a <_vfiprintf_r+0x352>
  402c7a:	2a00      	cmp	r2, #0
  402c7c:	f040 8296 	bne.w	4031ac <_vfiprintf_r+0x8a4>
  402c80:	3e10      	subs	r6, #16
  402c82:	2e10      	cmp	r6, #16
  402c84:	f04f 0e01 	mov.w	lr, #1
  402c88:	4611      	mov	r1, r2
  402c8a:	46dc      	mov	ip, fp
  402c8c:	dced      	bgt.n	402c6a <_vfiprintf_r+0x362>
  402c8e:	4654      	mov	r4, sl
  402c90:	46e2      	mov	sl, ip
  402c92:	4432      	add	r2, r6
  402c94:	f1be 0f07 	cmp.w	lr, #7
  402c98:	9211      	str	r2, [sp, #68]	; 0x44
  402c9a:	e88a 0060 	stmia.w	sl, {r5, r6}
  402c9e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  402ca2:	f300 835b 	bgt.w	40335c <_vfiprintf_r+0xa54>
  402ca6:	9b05      	ldr	r3, [sp, #20]
  402ca8:	1ae4      	subs	r4, r4, r3
  402caa:	2c00      	cmp	r4, #0
  402cac:	f10a 0a08 	add.w	sl, sl, #8
  402cb0:	f10e 0001 	add.w	r0, lr, #1
  402cb4:	4671      	mov	r1, lr
  402cb6:	f300 81f9 	bgt.w	4030ac <_vfiprintf_r+0x7a4>
  402cba:	9905      	ldr	r1, [sp, #20]
  402cbc:	f8ca 8000 	str.w	r8, [sl]
  402cc0:	440a      	add	r2, r1
  402cc2:	2807      	cmp	r0, #7
  402cc4:	9211      	str	r2, [sp, #68]	; 0x44
  402cc6:	f8ca 1004 	str.w	r1, [sl, #4]
  402cca:	9010      	str	r0, [sp, #64]	; 0x40
  402ccc:	f340 8255 	ble.w	40317a <_vfiprintf_r+0x872>
  402cd0:	2a00      	cmp	r2, #0
  402cd2:	f040 82ee 	bne.w	4032b2 <_vfiprintf_r+0x9aa>
  402cd6:	9b03      	ldr	r3, [sp, #12]
  402cd8:	9210      	str	r2, [sp, #64]	; 0x40
  402cda:	0758      	lsls	r0, r3, #29
  402cdc:	d538      	bpl.n	402d50 <_vfiprintf_r+0x448>
  402cde:	9b07      	ldr	r3, [sp, #28]
  402ce0:	9902      	ldr	r1, [sp, #8]
  402ce2:	1a5c      	subs	r4, r3, r1
  402ce4:	2c00      	cmp	r4, #0
  402ce6:	f340 82ba 	ble.w	40325e <_vfiprintf_r+0x956>
  402cea:	46da      	mov	sl, fp
  402cec:	2c10      	cmp	r4, #16
  402cee:	f340 83da 	ble.w	4034a6 <_vfiprintf_r+0xb9e>
  402cf2:	9910      	ldr	r1, [sp, #64]	; 0x40
  402cf4:	4e63      	ldr	r6, [pc, #396]	; (402e84 <_vfiprintf_r+0x57c>)
  402cf6:	9f06      	ldr	r7, [sp, #24]
  402cf8:	f8dd 8004 	ldr.w	r8, [sp, #4]
  402cfc:	2510      	movs	r5, #16
  402cfe:	e006      	b.n	402d0e <_vfiprintf_r+0x406>
  402d00:	1c88      	adds	r0, r1, #2
  402d02:	f10a 0a08 	add.w	sl, sl, #8
  402d06:	4619      	mov	r1, r3
  402d08:	3c10      	subs	r4, #16
  402d0a:	2c10      	cmp	r4, #16
  402d0c:	dd13      	ble.n	402d36 <_vfiprintf_r+0x42e>
  402d0e:	1c4b      	adds	r3, r1, #1
  402d10:	3210      	adds	r2, #16
  402d12:	2b07      	cmp	r3, #7
  402d14:	9211      	str	r2, [sp, #68]	; 0x44
  402d16:	f8ca 6000 	str.w	r6, [sl]
  402d1a:	f8ca 5004 	str.w	r5, [sl, #4]
  402d1e:	9310      	str	r3, [sp, #64]	; 0x40
  402d20:	ddee      	ble.n	402d00 <_vfiprintf_r+0x3f8>
  402d22:	2a00      	cmp	r2, #0
  402d24:	f040 820b 	bne.w	40313e <_vfiprintf_r+0x836>
  402d28:	3c10      	subs	r4, #16
  402d2a:	2c10      	cmp	r4, #16
  402d2c:	f04f 0001 	mov.w	r0, #1
  402d30:	4611      	mov	r1, r2
  402d32:	46da      	mov	sl, fp
  402d34:	dceb      	bgt.n	402d0e <_vfiprintf_r+0x406>
  402d36:	4422      	add	r2, r4
  402d38:	2807      	cmp	r0, #7
  402d3a:	9211      	str	r2, [sp, #68]	; 0x44
  402d3c:	f8ca 6000 	str.w	r6, [sl]
  402d40:	f8ca 4004 	str.w	r4, [sl, #4]
  402d44:	9010      	str	r0, [sp, #64]	; 0x40
  402d46:	f340 8223 	ble.w	403190 <_vfiprintf_r+0x888>
  402d4a:	2a00      	cmp	r2, #0
  402d4c:	f040 8367 	bne.w	40341e <_vfiprintf_r+0xb16>
  402d50:	9b04      	ldr	r3, [sp, #16]
  402d52:	9a07      	ldr	r2, [sp, #28]
  402d54:	9902      	ldr	r1, [sp, #8]
  402d56:	428a      	cmp	r2, r1
  402d58:	bfac      	ite	ge
  402d5a:	189b      	addge	r3, r3, r2
  402d5c:	185b      	addlt	r3, r3, r1
  402d5e:	9304      	str	r3, [sp, #16]
  402d60:	e21f      	b.n	4031a2 <_vfiprintf_r+0x89a>
  402d62:	9607      	str	r6, [sp, #28]
  402d64:	069e      	lsls	r6, r3, #26
  402d66:	f100 8319 	bmi.w	40339c <_vfiprintf_r+0xa94>
  402d6a:	9908      	ldr	r1, [sp, #32]
  402d6c:	06dd      	lsls	r5, r3, #27
  402d6e:	460a      	mov	r2, r1
  402d70:	f100 82b5 	bmi.w	4032de <_vfiprintf_r+0x9d6>
  402d74:	0658      	lsls	r0, r3, #25
  402d76:	f140 82b2 	bpl.w	4032de <_vfiprintf_r+0x9d6>
  402d7a:	880e      	ldrh	r6, [r1, #0]
  402d7c:	3104      	adds	r1, #4
  402d7e:	2700      	movs	r7, #0
  402d80:	2201      	movs	r2, #1
  402d82:	9108      	str	r1, [sp, #32]
  402d84:	e6cb      	b.n	402b1e <_vfiprintf_r+0x216>
  402d86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d8a:	f899 2000 	ldrb.w	r2, [r9]
  402d8e:	e622      	b.n	4029d6 <_vfiprintf_r+0xce>
  402d90:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402d94:	2600      	movs	r6, #0
  402d96:	f819 2b01 	ldrb.w	r2, [r9], #1
  402d9a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402d9e:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  402da2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402da6:	2909      	cmp	r1, #9
  402da8:	d9f5      	bls.n	402d96 <_vfiprintf_r+0x48e>
  402daa:	e616      	b.n	4029da <_vfiprintf_r+0xd2>
  402dac:	9908      	ldr	r1, [sp, #32]
  402dae:	9607      	str	r6, [sp, #28]
  402db0:	680a      	ldr	r2, [r1, #0]
  402db2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402db6:	f04f 0000 	mov.w	r0, #0
  402dba:	460a      	mov	r2, r1
  402dbc:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  402dc0:	3204      	adds	r2, #4
  402dc2:	2001      	movs	r0, #1
  402dc4:	9002      	str	r0, [sp, #8]
  402dc6:	9208      	str	r2, [sp, #32]
  402dc8:	9005      	str	r0, [sp, #20]
  402dca:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402dce:	9303      	str	r3, [sp, #12]
  402dd0:	2400      	movs	r4, #0
  402dd2:	e6cb      	b.n	402b6c <_vfiprintf_r+0x264>
  402dd4:	9607      	str	r6, [sp, #28]
  402dd6:	2800      	cmp	r0, #0
  402dd8:	f040 8382 	bne.w	4034e0 <_vfiprintf_r+0xbd8>
  402ddc:	069e      	lsls	r6, r3, #26
  402dde:	f100 82d1 	bmi.w	403384 <_vfiprintf_r+0xa7c>
  402de2:	06dd      	lsls	r5, r3, #27
  402de4:	f100 828d 	bmi.w	403302 <_vfiprintf_r+0x9fa>
  402de8:	0658      	lsls	r0, r3, #25
  402dea:	f140 828a 	bpl.w	403302 <_vfiprintf_r+0x9fa>
  402dee:	9d08      	ldr	r5, [sp, #32]
  402df0:	f9b5 6000 	ldrsh.w	r6, [r5]
  402df4:	462a      	mov	r2, r5
  402df6:	17f7      	asrs	r7, r6, #31
  402df8:	3204      	adds	r2, #4
  402dfa:	4630      	mov	r0, r6
  402dfc:	4639      	mov	r1, r7
  402dfe:	9208      	str	r2, [sp, #32]
  402e00:	2800      	cmp	r0, #0
  402e02:	f171 0200 	sbcs.w	r2, r1, #0
  402e06:	f2c0 82ee 	blt.w	4033e6 <_vfiprintf_r+0xade>
  402e0a:	1c61      	adds	r1, r4, #1
  402e0c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402e10:	f04f 0201 	mov.w	r2, #1
  402e14:	f47f ae8b 	bne.w	402b2e <_vfiprintf_r+0x226>
  402e18:	ea56 0107 	orrs.w	r1, r6, r7
  402e1c:	f000 81e8 	beq.w	4031f0 <_vfiprintf_r+0x8e8>
  402e20:	9303      	str	r3, [sp, #12]
  402e22:	2a01      	cmp	r2, #1
  402e24:	f000 8225 	beq.w	403272 <_vfiprintf_r+0x96a>
  402e28:	2a02      	cmp	r2, #2
  402e2a:	f040 81f5 	bne.w	403218 <_vfiprintf_r+0x910>
  402e2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402e30:	46d8      	mov	r8, fp
  402e32:	0933      	lsrs	r3, r6, #4
  402e34:	f006 010f 	and.w	r1, r6, #15
  402e38:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402e3c:	093a      	lsrs	r2, r7, #4
  402e3e:	461e      	mov	r6, r3
  402e40:	4617      	mov	r7, r2
  402e42:	5c43      	ldrb	r3, [r0, r1]
  402e44:	f808 3d01 	strb.w	r3, [r8, #-1]!
  402e48:	ea56 0307 	orrs.w	r3, r6, r7
  402e4c:	d1f1      	bne.n	402e32 <_vfiprintf_r+0x52a>
  402e4e:	ebab 0308 	sub.w	r3, fp, r8
  402e52:	9305      	str	r3, [sp, #20]
  402e54:	e682      	b.n	402b5c <_vfiprintf_r+0x254>
  402e56:	f899 2000 	ldrb.w	r2, [r9]
  402e5a:	2d00      	cmp	r5, #0
  402e5c:	f47f adbb 	bne.w	4029d6 <_vfiprintf_r+0xce>
  402e60:	2001      	movs	r0, #1
  402e62:	2520      	movs	r5, #32
  402e64:	e5b7      	b.n	4029d6 <_vfiprintf_r+0xce>
  402e66:	9607      	str	r6, [sp, #28]
  402e68:	2800      	cmp	r0, #0
  402e6a:	f040 8336 	bne.w	4034da <_vfiprintf_r+0xbd2>
  402e6e:	f043 0310 	orr.w	r3, r3, #16
  402e72:	e7b3      	b.n	402ddc <_vfiprintf_r+0x4d4>
  402e74:	9607      	str	r6, [sp, #28]
  402e76:	f043 0310 	orr.w	r3, r3, #16
  402e7a:	e63d      	b.n	402af8 <_vfiprintf_r+0x1f0>
  402e7c:	9607      	str	r6, [sp, #28]
  402e7e:	f043 0310 	orr.w	r3, r3, #16
  402e82:	e76f      	b.n	402d64 <_vfiprintf_r+0x45c>
  402e84:	004052f8 	.word	0x004052f8
  402e88:	00405308 	.word	0x00405308
  402e8c:	9607      	str	r6, [sp, #28]
  402e8e:	2800      	cmp	r0, #0
  402e90:	f040 832c 	bne.w	4034ec <_vfiprintf_r+0xbe4>
  402e94:	49b0      	ldr	r1, [pc, #704]	; (403158 <_vfiprintf_r+0x850>)
  402e96:	910b      	str	r1, [sp, #44]	; 0x2c
  402e98:	069f      	lsls	r7, r3, #26
  402e9a:	f100 8297 	bmi.w	4033cc <_vfiprintf_r+0xac4>
  402e9e:	9808      	ldr	r0, [sp, #32]
  402ea0:	06de      	lsls	r6, r3, #27
  402ea2:	4601      	mov	r1, r0
  402ea4:	f100 8228 	bmi.w	4032f8 <_vfiprintf_r+0x9f0>
  402ea8:	065d      	lsls	r5, r3, #25
  402eaa:	f140 8225 	bpl.w	4032f8 <_vfiprintf_r+0x9f0>
  402eae:	3104      	adds	r1, #4
  402eb0:	8806      	ldrh	r6, [r0, #0]
  402eb2:	9108      	str	r1, [sp, #32]
  402eb4:	2700      	movs	r7, #0
  402eb6:	07d8      	lsls	r0, r3, #31
  402eb8:	f140 81d9 	bpl.w	40326e <_vfiprintf_r+0x966>
  402ebc:	ea56 0107 	orrs.w	r1, r6, r7
  402ec0:	f000 81d5 	beq.w	40326e <_vfiprintf_r+0x966>
  402ec4:	2130      	movs	r1, #48	; 0x30
  402ec6:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402eca:	f043 0302 	orr.w	r3, r3, #2
  402ece:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402ed2:	2202      	movs	r2, #2
  402ed4:	e623      	b.n	402b1e <_vfiprintf_r+0x216>
  402ed6:	f899 2000 	ldrb.w	r2, [r9]
  402eda:	2a2a      	cmp	r2, #42	; 0x2a
  402edc:	f109 0701 	add.w	r7, r9, #1
  402ee0:	f000 82f0 	beq.w	4034c4 <_vfiprintf_r+0xbbc>
  402ee4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402ee8:	2909      	cmp	r1, #9
  402eea:	46b9      	mov	r9, r7
  402eec:	f04f 0400 	mov.w	r4, #0
  402ef0:	f63f ad73 	bhi.w	4029da <_vfiprintf_r+0xd2>
  402ef4:	f819 2b01 	ldrb.w	r2, [r9], #1
  402ef8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402efc:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  402f00:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402f04:	2909      	cmp	r1, #9
  402f06:	d9f5      	bls.n	402ef4 <_vfiprintf_r+0x5ec>
  402f08:	e567      	b.n	4029da <_vfiprintf_r+0xd2>
  402f0a:	f899 2000 	ldrb.w	r2, [r9]
  402f0e:	2a6c      	cmp	r2, #108	; 0x6c
  402f10:	bf03      	ittte	eq
  402f12:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  402f16:	f043 0320 	orreq.w	r3, r3, #32
  402f1a:	f109 0901 	addeq.w	r9, r9, #1
  402f1e:	f043 0310 	orrne.w	r3, r3, #16
  402f22:	e558      	b.n	4029d6 <_vfiprintf_r+0xce>
  402f24:	9908      	ldr	r1, [sp, #32]
  402f26:	680e      	ldr	r6, [r1, #0]
  402f28:	460a      	mov	r2, r1
  402f2a:	2e00      	cmp	r6, #0
  402f2c:	f102 0204 	add.w	r2, r2, #4
  402f30:	f6ff adda 	blt.w	402ae8 <_vfiprintf_r+0x1e0>
  402f34:	9208      	str	r2, [sp, #32]
  402f36:	f899 2000 	ldrb.w	r2, [r9]
  402f3a:	e54c      	b.n	4029d6 <_vfiprintf_r+0xce>
  402f3c:	9607      	str	r6, [sp, #28]
  402f3e:	2800      	cmp	r0, #0
  402f40:	f040 82da 	bne.w	4034f8 <_vfiprintf_r+0xbf0>
  402f44:	4985      	ldr	r1, [pc, #532]	; (40315c <_vfiprintf_r+0x854>)
  402f46:	910b      	str	r1, [sp, #44]	; 0x2c
  402f48:	e7a6      	b.n	402e98 <_vfiprintf_r+0x590>
  402f4a:	9808      	ldr	r0, [sp, #32]
  402f4c:	4a83      	ldr	r2, [pc, #524]	; (40315c <_vfiprintf_r+0x854>)
  402f4e:	9607      	str	r6, [sp, #28]
  402f50:	920b      	str	r2, [sp, #44]	; 0x2c
  402f52:	6806      	ldr	r6, [r0, #0]
  402f54:	2278      	movs	r2, #120	; 0x78
  402f56:	2130      	movs	r1, #48	; 0x30
  402f58:	3004      	adds	r0, #4
  402f5a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402f5e:	f043 0302 	orr.w	r3, r3, #2
  402f62:	9008      	str	r0, [sp, #32]
  402f64:	2700      	movs	r7, #0
  402f66:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402f6a:	2202      	movs	r2, #2
  402f6c:	e5d7      	b.n	402b1e <_vfiprintf_r+0x216>
  402f6e:	f043 0320 	orr.w	r3, r3, #32
  402f72:	f899 2000 	ldrb.w	r2, [r9]
  402f76:	e52e      	b.n	4029d6 <_vfiprintf_r+0xce>
  402f78:	9908      	ldr	r1, [sp, #32]
  402f7a:	9607      	str	r6, [sp, #28]
  402f7c:	f8d1 8000 	ldr.w	r8, [r1]
  402f80:	f04f 0200 	mov.w	r2, #0
  402f84:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402f88:	1d0e      	adds	r6, r1, #4
  402f8a:	f1b8 0f00 	cmp.w	r8, #0
  402f8e:	f000 8281 	beq.w	403494 <_vfiprintf_r+0xb8c>
  402f92:	1c67      	adds	r7, r4, #1
  402f94:	f000 8260 	beq.w	403458 <_vfiprintf_r+0xb50>
  402f98:	4622      	mov	r2, r4
  402f9a:	2100      	movs	r1, #0
  402f9c:	4640      	mov	r0, r8
  402f9e:	9302      	str	r3, [sp, #8]
  402fa0:	f001 fb76 	bl	404690 <memchr>
  402fa4:	9b02      	ldr	r3, [sp, #8]
  402fa6:	2800      	cmp	r0, #0
  402fa8:	f000 8284 	beq.w	4034b4 <_vfiprintf_r+0xbac>
  402fac:	eba0 0208 	sub.w	r2, r0, r8
  402fb0:	9205      	str	r2, [sp, #20]
  402fb2:	9608      	str	r6, [sp, #32]
  402fb4:	9303      	str	r3, [sp, #12]
  402fb6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402fba:	2400      	movs	r4, #0
  402fbc:	e5ce      	b.n	402b5c <_vfiprintf_r+0x254>
  402fbe:	f043 0301 	orr.w	r3, r3, #1
  402fc2:	f899 2000 	ldrb.w	r2, [r9]
  402fc6:	e506      	b.n	4029d6 <_vfiprintf_r+0xce>
  402fc8:	f899 2000 	ldrb.w	r2, [r9]
  402fcc:	2001      	movs	r0, #1
  402fce:	252b      	movs	r5, #43	; 0x2b
  402fd0:	e501      	b.n	4029d6 <_vfiprintf_r+0xce>
  402fd2:	2800      	cmp	r0, #0
  402fd4:	f040 8287 	bne.w	4034e6 <_vfiprintf_r+0xbde>
  402fd8:	0699      	lsls	r1, r3, #26
  402fda:	f100 8231 	bmi.w	403440 <_vfiprintf_r+0xb38>
  402fde:	06da      	lsls	r2, r3, #27
  402fe0:	d421      	bmi.n	403026 <_vfiprintf_r+0x71e>
  402fe2:	065b      	lsls	r3, r3, #25
  402fe4:	d51f      	bpl.n	403026 <_vfiprintf_r+0x71e>
  402fe6:	9a08      	ldr	r2, [sp, #32]
  402fe8:	6813      	ldr	r3, [r2, #0]
  402fea:	3204      	adds	r2, #4
  402fec:	9208      	str	r2, [sp, #32]
  402fee:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402ff2:	801a      	strh	r2, [r3, #0]
  402ff4:	e4ba      	b.n	40296c <_vfiprintf_r+0x64>
  402ff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ffa:	f899 2000 	ldrb.w	r2, [r9]
  402ffe:	e4ea      	b.n	4029d6 <_vfiprintf_r+0xce>
  403000:	9607      	str	r6, [sp, #28]
  403002:	2800      	cmp	r0, #0
  403004:	f040 8275 	bne.w	4034f2 <_vfiprintf_r+0xbea>
  403008:	2a00      	cmp	r2, #0
  40300a:	f000 8088 	beq.w	40311e <_vfiprintf_r+0x816>
  40300e:	2101      	movs	r1, #1
  403010:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403014:	f04f 0200 	mov.w	r2, #0
  403018:	9102      	str	r1, [sp, #8]
  40301a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40301e:	9105      	str	r1, [sp, #20]
  403020:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  403024:	e6d3      	b.n	402dce <_vfiprintf_r+0x4c6>
  403026:	9a08      	ldr	r2, [sp, #32]
  403028:	6813      	ldr	r3, [r2, #0]
  40302a:	3204      	adds	r2, #4
  40302c:	9208      	str	r2, [sp, #32]
  40302e:	9a04      	ldr	r2, [sp, #16]
  403030:	601a      	str	r2, [r3, #0]
  403032:	e49b      	b.n	40296c <_vfiprintf_r+0x64>
  403034:	aa0f      	add	r2, sp, #60	; 0x3c
  403036:	9901      	ldr	r1, [sp, #4]
  403038:	4620      	mov	r0, r4
  40303a:	f7ff fc25 	bl	402888 <__sprint_r.part.0>
  40303e:	2800      	cmp	r0, #0
  403040:	d174      	bne.n	40312c <_vfiprintf_r+0x824>
  403042:	9910      	ldr	r1, [sp, #64]	; 0x40
  403044:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403046:	f101 0c01 	add.w	ip, r1, #1
  40304a:	46de      	mov	lr, fp
  40304c:	e5b3      	b.n	402bb6 <_vfiprintf_r+0x2ae>
  40304e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403050:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403052:	1c48      	adds	r0, r1, #1
  403054:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403058:	2d00      	cmp	r5, #0
  40305a:	f43f add6 	beq.w	402c0a <_vfiprintf_r+0x302>
  40305e:	3201      	adds	r2, #1
  403060:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403064:	2101      	movs	r1, #1
  403066:	2807      	cmp	r0, #7
  403068:	9211      	str	r2, [sp, #68]	; 0x44
  40306a:	9010      	str	r0, [sp, #64]	; 0x40
  40306c:	f8ca 5000 	str.w	r5, [sl]
  403070:	f8ca 1004 	str.w	r1, [sl, #4]
  403074:	f340 80b6 	ble.w	4031e4 <_vfiprintf_r+0x8dc>
  403078:	2a00      	cmp	r2, #0
  40307a:	f040 8155 	bne.w	403328 <_vfiprintf_r+0xa20>
  40307e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403080:	2b00      	cmp	r3, #0
  403082:	f43f add3 	beq.w	402c2c <_vfiprintf_r+0x324>
  403086:	ab0e      	add	r3, sp, #56	; 0x38
  403088:	2202      	movs	r2, #2
  40308a:	4608      	mov	r0, r1
  40308c:	931c      	str	r3, [sp, #112]	; 0x70
  40308e:	921d      	str	r2, [sp, #116]	; 0x74
  403090:	46da      	mov	sl, fp
  403092:	4601      	mov	r1, r0
  403094:	f10a 0a08 	add.w	sl, sl, #8
  403098:	3001      	adds	r0, #1
  40309a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40309c:	2b80      	cmp	r3, #128	; 0x80
  40309e:	f43f adcd 	beq.w	402c3c <_vfiprintf_r+0x334>
  4030a2:	9b05      	ldr	r3, [sp, #20]
  4030a4:	1ae4      	subs	r4, r4, r3
  4030a6:	2c00      	cmp	r4, #0
  4030a8:	f77f ae07 	ble.w	402cba <_vfiprintf_r+0x3b2>
  4030ac:	2c10      	cmp	r4, #16
  4030ae:	4d2c      	ldr	r5, [pc, #176]	; (403160 <_vfiprintf_r+0x858>)
  4030b0:	dd1d      	ble.n	4030ee <_vfiprintf_r+0x7e6>
  4030b2:	46d6      	mov	lr, sl
  4030b4:	2610      	movs	r6, #16
  4030b6:	9f06      	ldr	r7, [sp, #24]
  4030b8:	f8dd a004 	ldr.w	sl, [sp, #4]
  4030bc:	e006      	b.n	4030cc <_vfiprintf_r+0x7c4>
  4030be:	1c88      	adds	r0, r1, #2
  4030c0:	f10e 0e08 	add.w	lr, lr, #8
  4030c4:	4619      	mov	r1, r3
  4030c6:	3c10      	subs	r4, #16
  4030c8:	2c10      	cmp	r4, #16
  4030ca:	dd0f      	ble.n	4030ec <_vfiprintf_r+0x7e4>
  4030cc:	1c4b      	adds	r3, r1, #1
  4030ce:	3210      	adds	r2, #16
  4030d0:	2b07      	cmp	r3, #7
  4030d2:	9211      	str	r2, [sp, #68]	; 0x44
  4030d4:	e88e 0060 	stmia.w	lr, {r5, r6}
  4030d8:	9310      	str	r3, [sp, #64]	; 0x40
  4030da:	ddf0      	ble.n	4030be <_vfiprintf_r+0x7b6>
  4030dc:	b9a2      	cbnz	r2, 403108 <_vfiprintf_r+0x800>
  4030de:	3c10      	subs	r4, #16
  4030e0:	2c10      	cmp	r4, #16
  4030e2:	f04f 0001 	mov.w	r0, #1
  4030e6:	4611      	mov	r1, r2
  4030e8:	46de      	mov	lr, fp
  4030ea:	dcef      	bgt.n	4030cc <_vfiprintf_r+0x7c4>
  4030ec:	46f2      	mov	sl, lr
  4030ee:	4422      	add	r2, r4
  4030f0:	2807      	cmp	r0, #7
  4030f2:	9211      	str	r2, [sp, #68]	; 0x44
  4030f4:	f8ca 5000 	str.w	r5, [sl]
  4030f8:	f8ca 4004 	str.w	r4, [sl, #4]
  4030fc:	9010      	str	r0, [sp, #64]	; 0x40
  4030fe:	dc31      	bgt.n	403164 <_vfiprintf_r+0x85c>
  403100:	f10a 0a08 	add.w	sl, sl, #8
  403104:	3001      	adds	r0, #1
  403106:	e5d8      	b.n	402cba <_vfiprintf_r+0x3b2>
  403108:	aa0f      	add	r2, sp, #60	; 0x3c
  40310a:	4651      	mov	r1, sl
  40310c:	4638      	mov	r0, r7
  40310e:	f7ff fbbb 	bl	402888 <__sprint_r.part.0>
  403112:	b958      	cbnz	r0, 40312c <_vfiprintf_r+0x824>
  403114:	9910      	ldr	r1, [sp, #64]	; 0x40
  403116:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403118:	1c48      	adds	r0, r1, #1
  40311a:	46de      	mov	lr, fp
  40311c:	e7d3      	b.n	4030c6 <_vfiprintf_r+0x7be>
  40311e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403120:	b123      	cbz	r3, 40312c <_vfiprintf_r+0x824>
  403122:	9806      	ldr	r0, [sp, #24]
  403124:	9901      	ldr	r1, [sp, #4]
  403126:	aa0f      	add	r2, sp, #60	; 0x3c
  403128:	f7ff fbae 	bl	402888 <__sprint_r.part.0>
  40312c:	9b01      	ldr	r3, [sp, #4]
  40312e:	899b      	ldrh	r3, [r3, #12]
  403130:	065b      	lsls	r3, r3, #25
  403132:	f57f acd2 	bpl.w	402ada <_vfiprintf_r+0x1d2>
  403136:	f04f 33ff 	mov.w	r3, #4294967295
  40313a:	9304      	str	r3, [sp, #16]
  40313c:	e4cd      	b.n	402ada <_vfiprintf_r+0x1d2>
  40313e:	aa0f      	add	r2, sp, #60	; 0x3c
  403140:	4641      	mov	r1, r8
  403142:	4638      	mov	r0, r7
  403144:	f7ff fba0 	bl	402888 <__sprint_r.part.0>
  403148:	2800      	cmp	r0, #0
  40314a:	d1ef      	bne.n	40312c <_vfiprintf_r+0x824>
  40314c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40314e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403150:	1c48      	adds	r0, r1, #1
  403152:	46da      	mov	sl, fp
  403154:	e5d8      	b.n	402d08 <_vfiprintf_r+0x400>
  403156:	bf00      	nop
  403158:	004052c8 	.word	0x004052c8
  40315c:	004052dc 	.word	0x004052dc
  403160:	00405308 	.word	0x00405308
  403164:	2a00      	cmp	r2, #0
  403166:	f040 8100 	bne.w	40336a <_vfiprintf_r+0xa62>
  40316a:	9a05      	ldr	r2, [sp, #20]
  40316c:	921d      	str	r2, [sp, #116]	; 0x74
  40316e:	2301      	movs	r3, #1
  403170:	9211      	str	r2, [sp, #68]	; 0x44
  403172:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  403176:	9310      	str	r3, [sp, #64]	; 0x40
  403178:	46da      	mov	sl, fp
  40317a:	f10a 0a08 	add.w	sl, sl, #8
  40317e:	9b03      	ldr	r3, [sp, #12]
  403180:	0759      	lsls	r1, r3, #29
  403182:	d505      	bpl.n	403190 <_vfiprintf_r+0x888>
  403184:	9b07      	ldr	r3, [sp, #28]
  403186:	9902      	ldr	r1, [sp, #8]
  403188:	1a5c      	subs	r4, r3, r1
  40318a:	2c00      	cmp	r4, #0
  40318c:	f73f adae 	bgt.w	402cec <_vfiprintf_r+0x3e4>
  403190:	9b04      	ldr	r3, [sp, #16]
  403192:	9907      	ldr	r1, [sp, #28]
  403194:	9802      	ldr	r0, [sp, #8]
  403196:	4281      	cmp	r1, r0
  403198:	bfac      	ite	ge
  40319a:	185b      	addge	r3, r3, r1
  40319c:	181b      	addlt	r3, r3, r0
  40319e:	9304      	str	r3, [sp, #16]
  4031a0:	bb7a      	cbnz	r2, 403202 <_vfiprintf_r+0x8fa>
  4031a2:	2300      	movs	r3, #0
  4031a4:	9310      	str	r3, [sp, #64]	; 0x40
  4031a6:	46da      	mov	sl, fp
  4031a8:	f7ff bbe0 	b.w	40296c <_vfiprintf_r+0x64>
  4031ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4031ae:	9901      	ldr	r1, [sp, #4]
  4031b0:	4620      	mov	r0, r4
  4031b2:	f7ff fb69 	bl	402888 <__sprint_r.part.0>
  4031b6:	2800      	cmp	r0, #0
  4031b8:	d1b8      	bne.n	40312c <_vfiprintf_r+0x824>
  4031ba:	9910      	ldr	r1, [sp, #64]	; 0x40
  4031bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4031be:	f101 0e01 	add.w	lr, r1, #1
  4031c2:	46dc      	mov	ip, fp
  4031c4:	e54e      	b.n	402c64 <_vfiprintf_r+0x35c>
  4031c6:	2a00      	cmp	r2, #0
  4031c8:	f040 811c 	bne.w	403404 <_vfiprintf_r+0xafc>
  4031cc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4031d0:	2900      	cmp	r1, #0
  4031d2:	f000 8111 	beq.w	4033f8 <_vfiprintf_r+0xaf0>
  4031d6:	2201      	movs	r2, #1
  4031d8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4031dc:	4610      	mov	r0, r2
  4031de:	921d      	str	r2, [sp, #116]	; 0x74
  4031e0:	911c      	str	r1, [sp, #112]	; 0x70
  4031e2:	46da      	mov	sl, fp
  4031e4:	4601      	mov	r1, r0
  4031e6:	f10a 0a08 	add.w	sl, sl, #8
  4031ea:	3001      	adds	r0, #1
  4031ec:	e50d      	b.n	402c0a <_vfiprintf_r+0x302>
  4031ee:	9b03      	ldr	r3, [sp, #12]
  4031f0:	2a01      	cmp	r2, #1
  4031f2:	f000 8090 	beq.w	403316 <_vfiprintf_r+0xa0e>
  4031f6:	2a02      	cmp	r2, #2
  4031f8:	d10b      	bne.n	403212 <_vfiprintf_r+0x90a>
  4031fa:	9303      	str	r3, [sp, #12]
  4031fc:	2600      	movs	r6, #0
  4031fe:	2700      	movs	r7, #0
  403200:	e615      	b.n	402e2e <_vfiprintf_r+0x526>
  403202:	aa0f      	add	r2, sp, #60	; 0x3c
  403204:	9901      	ldr	r1, [sp, #4]
  403206:	9806      	ldr	r0, [sp, #24]
  403208:	f7ff fb3e 	bl	402888 <__sprint_r.part.0>
  40320c:	2800      	cmp	r0, #0
  40320e:	d0c8      	beq.n	4031a2 <_vfiprintf_r+0x89a>
  403210:	e78c      	b.n	40312c <_vfiprintf_r+0x824>
  403212:	9303      	str	r3, [sp, #12]
  403214:	2600      	movs	r6, #0
  403216:	2700      	movs	r7, #0
  403218:	4659      	mov	r1, fp
  40321a:	e000      	b.n	40321e <_vfiprintf_r+0x916>
  40321c:	4641      	mov	r1, r8
  40321e:	08f2      	lsrs	r2, r6, #3
  403220:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403224:	08f8      	lsrs	r0, r7, #3
  403226:	f006 0307 	and.w	r3, r6, #7
  40322a:	4607      	mov	r7, r0
  40322c:	4616      	mov	r6, r2
  40322e:	3330      	adds	r3, #48	; 0x30
  403230:	ea56 0207 	orrs.w	r2, r6, r7
  403234:	f801 3c01 	strb.w	r3, [r1, #-1]
  403238:	f101 38ff 	add.w	r8, r1, #4294967295
  40323c:	d1ee      	bne.n	40321c <_vfiprintf_r+0x914>
  40323e:	9a03      	ldr	r2, [sp, #12]
  403240:	07d6      	lsls	r6, r2, #31
  403242:	f57f ae04 	bpl.w	402e4e <_vfiprintf_r+0x546>
  403246:	2b30      	cmp	r3, #48	; 0x30
  403248:	f43f ae01 	beq.w	402e4e <_vfiprintf_r+0x546>
  40324c:	3902      	subs	r1, #2
  40324e:	2330      	movs	r3, #48	; 0x30
  403250:	f808 3c01 	strb.w	r3, [r8, #-1]
  403254:	ebab 0301 	sub.w	r3, fp, r1
  403258:	9305      	str	r3, [sp, #20]
  40325a:	4688      	mov	r8, r1
  40325c:	e47e      	b.n	402b5c <_vfiprintf_r+0x254>
  40325e:	9b04      	ldr	r3, [sp, #16]
  403260:	9a07      	ldr	r2, [sp, #28]
  403262:	428a      	cmp	r2, r1
  403264:	bfac      	ite	ge
  403266:	189b      	addge	r3, r3, r2
  403268:	185b      	addlt	r3, r3, r1
  40326a:	9304      	str	r3, [sp, #16]
  40326c:	e799      	b.n	4031a2 <_vfiprintf_r+0x89a>
  40326e:	2202      	movs	r2, #2
  403270:	e455      	b.n	402b1e <_vfiprintf_r+0x216>
  403272:	2f00      	cmp	r7, #0
  403274:	bf08      	it	eq
  403276:	2e0a      	cmpeq	r6, #10
  403278:	d34c      	bcc.n	403314 <_vfiprintf_r+0xa0c>
  40327a:	46d8      	mov	r8, fp
  40327c:	4630      	mov	r0, r6
  40327e:	4639      	mov	r1, r7
  403280:	220a      	movs	r2, #10
  403282:	2300      	movs	r3, #0
  403284:	f7fe fff6 	bl	402274 <__aeabi_uldivmod>
  403288:	3230      	adds	r2, #48	; 0x30
  40328a:	f808 2d01 	strb.w	r2, [r8, #-1]!
  40328e:	4630      	mov	r0, r6
  403290:	4639      	mov	r1, r7
  403292:	2300      	movs	r3, #0
  403294:	220a      	movs	r2, #10
  403296:	f7fe ffed 	bl	402274 <__aeabi_uldivmod>
  40329a:	4606      	mov	r6, r0
  40329c:	460f      	mov	r7, r1
  40329e:	ea56 0307 	orrs.w	r3, r6, r7
  4032a2:	d1eb      	bne.n	40327c <_vfiprintf_r+0x974>
  4032a4:	ebab 0308 	sub.w	r3, fp, r8
  4032a8:	9305      	str	r3, [sp, #20]
  4032aa:	e457      	b.n	402b5c <_vfiprintf_r+0x254>
  4032ac:	9405      	str	r4, [sp, #20]
  4032ae:	46d8      	mov	r8, fp
  4032b0:	e454      	b.n	402b5c <_vfiprintf_r+0x254>
  4032b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4032b4:	9901      	ldr	r1, [sp, #4]
  4032b6:	9806      	ldr	r0, [sp, #24]
  4032b8:	f7ff fae6 	bl	402888 <__sprint_r.part.0>
  4032bc:	2800      	cmp	r0, #0
  4032be:	f47f af35 	bne.w	40312c <_vfiprintf_r+0x824>
  4032c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032c4:	46da      	mov	sl, fp
  4032c6:	e75a      	b.n	40317e <_vfiprintf_r+0x876>
  4032c8:	aa0f      	add	r2, sp, #60	; 0x3c
  4032ca:	9901      	ldr	r1, [sp, #4]
  4032cc:	9806      	ldr	r0, [sp, #24]
  4032ce:	f7ff fadb 	bl	402888 <__sprint_r.part.0>
  4032d2:	2800      	cmp	r0, #0
  4032d4:	f47f af2a 	bne.w	40312c <_vfiprintf_r+0x824>
  4032d8:	46da      	mov	sl, fp
  4032da:	f7ff bbe0 	b.w	402a9e <_vfiprintf_r+0x196>
  4032de:	3104      	adds	r1, #4
  4032e0:	6816      	ldr	r6, [r2, #0]
  4032e2:	9108      	str	r1, [sp, #32]
  4032e4:	2201      	movs	r2, #1
  4032e6:	2700      	movs	r7, #0
  4032e8:	e419      	b.n	402b1e <_vfiprintf_r+0x216>
  4032ea:	9808      	ldr	r0, [sp, #32]
  4032ec:	4601      	mov	r1, r0
  4032ee:	3104      	adds	r1, #4
  4032f0:	6806      	ldr	r6, [r0, #0]
  4032f2:	9108      	str	r1, [sp, #32]
  4032f4:	2700      	movs	r7, #0
  4032f6:	e412      	b.n	402b1e <_vfiprintf_r+0x216>
  4032f8:	680e      	ldr	r6, [r1, #0]
  4032fa:	3104      	adds	r1, #4
  4032fc:	9108      	str	r1, [sp, #32]
  4032fe:	2700      	movs	r7, #0
  403300:	e5d9      	b.n	402eb6 <_vfiprintf_r+0x5ae>
  403302:	9908      	ldr	r1, [sp, #32]
  403304:	680e      	ldr	r6, [r1, #0]
  403306:	460a      	mov	r2, r1
  403308:	17f7      	asrs	r7, r6, #31
  40330a:	3204      	adds	r2, #4
  40330c:	9208      	str	r2, [sp, #32]
  40330e:	4630      	mov	r0, r6
  403310:	4639      	mov	r1, r7
  403312:	e575      	b.n	402e00 <_vfiprintf_r+0x4f8>
  403314:	9b03      	ldr	r3, [sp, #12]
  403316:	9303      	str	r3, [sp, #12]
  403318:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  40331c:	3630      	adds	r6, #48	; 0x30
  40331e:	2301      	movs	r3, #1
  403320:	f808 6d41 	strb.w	r6, [r8, #-65]!
  403324:	9305      	str	r3, [sp, #20]
  403326:	e419      	b.n	402b5c <_vfiprintf_r+0x254>
  403328:	aa0f      	add	r2, sp, #60	; 0x3c
  40332a:	9901      	ldr	r1, [sp, #4]
  40332c:	9806      	ldr	r0, [sp, #24]
  40332e:	f7ff faab 	bl	402888 <__sprint_r.part.0>
  403332:	2800      	cmp	r0, #0
  403334:	f47f aefa 	bne.w	40312c <_vfiprintf_r+0x824>
  403338:	9910      	ldr	r1, [sp, #64]	; 0x40
  40333a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40333c:	1c48      	adds	r0, r1, #1
  40333e:	46da      	mov	sl, fp
  403340:	e463      	b.n	402c0a <_vfiprintf_r+0x302>
  403342:	aa0f      	add	r2, sp, #60	; 0x3c
  403344:	9901      	ldr	r1, [sp, #4]
  403346:	9806      	ldr	r0, [sp, #24]
  403348:	f7ff fa9e 	bl	402888 <__sprint_r.part.0>
  40334c:	2800      	cmp	r0, #0
  40334e:	f47f aeed 	bne.w	40312c <_vfiprintf_r+0x824>
  403352:	9910      	ldr	r1, [sp, #64]	; 0x40
  403354:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403356:	1c48      	adds	r0, r1, #1
  403358:	46da      	mov	sl, fp
  40335a:	e69e      	b.n	40309a <_vfiprintf_r+0x792>
  40335c:	2a00      	cmp	r2, #0
  40335e:	f040 8086 	bne.w	40346e <_vfiprintf_r+0xb66>
  403362:	2001      	movs	r0, #1
  403364:	4611      	mov	r1, r2
  403366:	46da      	mov	sl, fp
  403368:	e69b      	b.n	4030a2 <_vfiprintf_r+0x79a>
  40336a:	aa0f      	add	r2, sp, #60	; 0x3c
  40336c:	9901      	ldr	r1, [sp, #4]
  40336e:	9806      	ldr	r0, [sp, #24]
  403370:	f7ff fa8a 	bl	402888 <__sprint_r.part.0>
  403374:	2800      	cmp	r0, #0
  403376:	f47f aed9 	bne.w	40312c <_vfiprintf_r+0x824>
  40337a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40337c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40337e:	3001      	adds	r0, #1
  403380:	46da      	mov	sl, fp
  403382:	e49a      	b.n	402cba <_vfiprintf_r+0x3b2>
  403384:	9e08      	ldr	r6, [sp, #32]
  403386:	3607      	adds	r6, #7
  403388:	f026 0607 	bic.w	r6, r6, #7
  40338c:	e9d6 0100 	ldrd	r0, r1, [r6]
  403390:	f106 0208 	add.w	r2, r6, #8
  403394:	9208      	str	r2, [sp, #32]
  403396:	4606      	mov	r6, r0
  403398:	460f      	mov	r7, r1
  40339a:	e531      	b.n	402e00 <_vfiprintf_r+0x4f8>
  40339c:	9e08      	ldr	r6, [sp, #32]
  40339e:	3607      	adds	r6, #7
  4033a0:	f026 0207 	bic.w	r2, r6, #7
  4033a4:	f102 0108 	add.w	r1, r2, #8
  4033a8:	e9d2 6700 	ldrd	r6, r7, [r2]
  4033ac:	9108      	str	r1, [sp, #32]
  4033ae:	2201      	movs	r2, #1
  4033b0:	f7ff bbb5 	b.w	402b1e <_vfiprintf_r+0x216>
  4033b4:	9e08      	ldr	r6, [sp, #32]
  4033b6:	3607      	adds	r6, #7
  4033b8:	f026 0207 	bic.w	r2, r6, #7
  4033bc:	f102 0108 	add.w	r1, r2, #8
  4033c0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4033c4:	9108      	str	r1, [sp, #32]
  4033c6:	2200      	movs	r2, #0
  4033c8:	f7ff bba9 	b.w	402b1e <_vfiprintf_r+0x216>
  4033cc:	9e08      	ldr	r6, [sp, #32]
  4033ce:	3607      	adds	r6, #7
  4033d0:	f026 0107 	bic.w	r1, r6, #7
  4033d4:	f101 0008 	add.w	r0, r1, #8
  4033d8:	9008      	str	r0, [sp, #32]
  4033da:	e9d1 6700 	ldrd	r6, r7, [r1]
  4033de:	e56a      	b.n	402eb6 <_vfiprintf_r+0x5ae>
  4033e0:	46d8      	mov	r8, fp
  4033e2:	f7ff bbbb 	b.w	402b5c <_vfiprintf_r+0x254>
  4033e6:	252d      	movs	r5, #45	; 0x2d
  4033e8:	4276      	negs	r6, r6
  4033ea:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4033ee:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4033f2:	2201      	movs	r2, #1
  4033f4:	f7ff bb98 	b.w	402b28 <_vfiprintf_r+0x220>
  4033f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033fa:	b9d3      	cbnz	r3, 403432 <_vfiprintf_r+0xb2a>
  4033fc:	4611      	mov	r1, r2
  4033fe:	2001      	movs	r0, #1
  403400:	46da      	mov	sl, fp
  403402:	e64e      	b.n	4030a2 <_vfiprintf_r+0x79a>
  403404:	aa0f      	add	r2, sp, #60	; 0x3c
  403406:	9901      	ldr	r1, [sp, #4]
  403408:	9806      	ldr	r0, [sp, #24]
  40340a:	f7ff fa3d 	bl	402888 <__sprint_r.part.0>
  40340e:	2800      	cmp	r0, #0
  403410:	f47f ae8c 	bne.w	40312c <_vfiprintf_r+0x824>
  403414:	9910      	ldr	r1, [sp, #64]	; 0x40
  403416:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403418:	1c48      	adds	r0, r1, #1
  40341a:	46da      	mov	sl, fp
  40341c:	e61a      	b.n	403054 <_vfiprintf_r+0x74c>
  40341e:	aa0f      	add	r2, sp, #60	; 0x3c
  403420:	9901      	ldr	r1, [sp, #4]
  403422:	9806      	ldr	r0, [sp, #24]
  403424:	f7ff fa30 	bl	402888 <__sprint_r.part.0>
  403428:	2800      	cmp	r0, #0
  40342a:	f47f ae7f 	bne.w	40312c <_vfiprintf_r+0x824>
  40342e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403430:	e6ae      	b.n	403190 <_vfiprintf_r+0x888>
  403432:	ab0e      	add	r3, sp, #56	; 0x38
  403434:	2202      	movs	r2, #2
  403436:	931c      	str	r3, [sp, #112]	; 0x70
  403438:	921d      	str	r2, [sp, #116]	; 0x74
  40343a:	2001      	movs	r0, #1
  40343c:	46da      	mov	sl, fp
  40343e:	e628      	b.n	403092 <_vfiprintf_r+0x78a>
  403440:	9a08      	ldr	r2, [sp, #32]
  403442:	9904      	ldr	r1, [sp, #16]
  403444:	6813      	ldr	r3, [r2, #0]
  403446:	17cd      	asrs	r5, r1, #31
  403448:	4608      	mov	r0, r1
  40344a:	3204      	adds	r2, #4
  40344c:	4629      	mov	r1, r5
  40344e:	9208      	str	r2, [sp, #32]
  403450:	e9c3 0100 	strd	r0, r1, [r3]
  403454:	f7ff ba8a 	b.w	40296c <_vfiprintf_r+0x64>
  403458:	4640      	mov	r0, r8
  40345a:	9608      	str	r6, [sp, #32]
  40345c:	9303      	str	r3, [sp, #12]
  40345e:	f001 fd0f 	bl	404e80 <strlen>
  403462:	2400      	movs	r4, #0
  403464:	9005      	str	r0, [sp, #20]
  403466:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40346a:	f7ff bb77 	b.w	402b5c <_vfiprintf_r+0x254>
  40346e:	aa0f      	add	r2, sp, #60	; 0x3c
  403470:	9901      	ldr	r1, [sp, #4]
  403472:	9806      	ldr	r0, [sp, #24]
  403474:	f7ff fa08 	bl	402888 <__sprint_r.part.0>
  403478:	2800      	cmp	r0, #0
  40347a:	f47f ae57 	bne.w	40312c <_vfiprintf_r+0x824>
  40347e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403480:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403482:	1c48      	adds	r0, r1, #1
  403484:	46da      	mov	sl, fp
  403486:	e60c      	b.n	4030a2 <_vfiprintf_r+0x79a>
  403488:	9910      	ldr	r1, [sp, #64]	; 0x40
  40348a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40348c:	4e1c      	ldr	r6, [pc, #112]	; (403500 <_vfiprintf_r+0xbf8>)
  40348e:	3101      	adds	r1, #1
  403490:	f7ff bba9 	b.w	402be6 <_vfiprintf_r+0x2de>
  403494:	2c06      	cmp	r4, #6
  403496:	bf28      	it	cs
  403498:	2406      	movcs	r4, #6
  40349a:	9405      	str	r4, [sp, #20]
  40349c:	9608      	str	r6, [sp, #32]
  40349e:	9402      	str	r4, [sp, #8]
  4034a0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 403504 <_vfiprintf_r+0xbfc>
  4034a4:	e493      	b.n	402dce <_vfiprintf_r+0x4c6>
  4034a6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4034a8:	4e15      	ldr	r6, [pc, #84]	; (403500 <_vfiprintf_r+0xbf8>)
  4034aa:	3001      	adds	r0, #1
  4034ac:	e443      	b.n	402d36 <_vfiprintf_r+0x42e>
  4034ae:	4686      	mov	lr, r0
  4034b0:	f7ff bbef 	b.w	402c92 <_vfiprintf_r+0x38a>
  4034b4:	9405      	str	r4, [sp, #20]
  4034b6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4034ba:	9608      	str	r6, [sp, #32]
  4034bc:	9303      	str	r3, [sp, #12]
  4034be:	4604      	mov	r4, r0
  4034c0:	f7ff bb4c 	b.w	402b5c <_vfiprintf_r+0x254>
  4034c4:	9908      	ldr	r1, [sp, #32]
  4034c6:	f899 2001 	ldrb.w	r2, [r9, #1]
  4034ca:	680c      	ldr	r4, [r1, #0]
  4034cc:	3104      	adds	r1, #4
  4034ce:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4034d2:	46b9      	mov	r9, r7
  4034d4:	9108      	str	r1, [sp, #32]
  4034d6:	f7ff ba7e 	b.w	4029d6 <_vfiprintf_r+0xce>
  4034da:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034de:	e4c6      	b.n	402e6e <_vfiprintf_r+0x566>
  4034e0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034e4:	e47a      	b.n	402ddc <_vfiprintf_r+0x4d4>
  4034e6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034ea:	e575      	b.n	402fd8 <_vfiprintf_r+0x6d0>
  4034ec:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034f0:	e4d0      	b.n	402e94 <_vfiprintf_r+0x58c>
  4034f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034f6:	e587      	b.n	403008 <_vfiprintf_r+0x700>
  4034f8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4034fc:	e522      	b.n	402f44 <_vfiprintf_r+0x63c>
  4034fe:	bf00      	nop
  403500:	004052f8 	.word	0x004052f8
  403504:	004052f0 	.word	0x004052f0

00403508 <__sbprintf>:
  403508:	b5f0      	push	{r4, r5, r6, r7, lr}
  40350a:	460c      	mov	r4, r1
  40350c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403510:	8989      	ldrh	r1, [r1, #12]
  403512:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403514:	89e5      	ldrh	r5, [r4, #14]
  403516:	9619      	str	r6, [sp, #100]	; 0x64
  403518:	f021 0102 	bic.w	r1, r1, #2
  40351c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40351e:	f8ad 500e 	strh.w	r5, [sp, #14]
  403522:	2500      	movs	r5, #0
  403524:	69e7      	ldr	r7, [r4, #28]
  403526:	f8ad 100c 	strh.w	r1, [sp, #12]
  40352a:	9609      	str	r6, [sp, #36]	; 0x24
  40352c:	9506      	str	r5, [sp, #24]
  40352e:	ae1a      	add	r6, sp, #104	; 0x68
  403530:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403534:	4669      	mov	r1, sp
  403536:	9600      	str	r6, [sp, #0]
  403538:	9604      	str	r6, [sp, #16]
  40353a:	9502      	str	r5, [sp, #8]
  40353c:	9505      	str	r5, [sp, #20]
  40353e:	9707      	str	r7, [sp, #28]
  403540:	4606      	mov	r6, r0
  403542:	f7ff f9e1 	bl	402908 <_vfiprintf_r>
  403546:	1e05      	subs	r5, r0, #0
  403548:	db07      	blt.n	40355a <__sbprintf+0x52>
  40354a:	4630      	mov	r0, r6
  40354c:	4669      	mov	r1, sp
  40354e:	f000 f925 	bl	40379c <_fflush_r>
  403552:	2800      	cmp	r0, #0
  403554:	bf18      	it	ne
  403556:	f04f 35ff 	movne.w	r5, #4294967295
  40355a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40355e:	065b      	lsls	r3, r3, #25
  403560:	d503      	bpl.n	40356a <__sbprintf+0x62>
  403562:	89a3      	ldrh	r3, [r4, #12]
  403564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403568:	81a3      	strh	r3, [r4, #12]
  40356a:	4628      	mov	r0, r5
  40356c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403570:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403572:	bf00      	nop

00403574 <__swsetup_r>:
  403574:	b538      	push	{r3, r4, r5, lr}
  403576:	4b30      	ldr	r3, [pc, #192]	; (403638 <__swsetup_r+0xc4>)
  403578:	681b      	ldr	r3, [r3, #0]
  40357a:	4605      	mov	r5, r0
  40357c:	460c      	mov	r4, r1
  40357e:	b113      	cbz	r3, 403586 <__swsetup_r+0x12>
  403580:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403582:	2a00      	cmp	r2, #0
  403584:	d038      	beq.n	4035f8 <__swsetup_r+0x84>
  403586:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40358a:	b293      	uxth	r3, r2
  40358c:	0718      	lsls	r0, r3, #28
  40358e:	d50c      	bpl.n	4035aa <__swsetup_r+0x36>
  403590:	6920      	ldr	r0, [r4, #16]
  403592:	b1a8      	cbz	r0, 4035c0 <__swsetup_r+0x4c>
  403594:	f013 0201 	ands.w	r2, r3, #1
  403598:	d01e      	beq.n	4035d8 <__swsetup_r+0x64>
  40359a:	6963      	ldr	r3, [r4, #20]
  40359c:	2200      	movs	r2, #0
  40359e:	425b      	negs	r3, r3
  4035a0:	61a3      	str	r3, [r4, #24]
  4035a2:	60a2      	str	r2, [r4, #8]
  4035a4:	b1f0      	cbz	r0, 4035e4 <__swsetup_r+0x70>
  4035a6:	2000      	movs	r0, #0
  4035a8:	bd38      	pop	{r3, r4, r5, pc}
  4035aa:	06d9      	lsls	r1, r3, #27
  4035ac:	d53c      	bpl.n	403628 <__swsetup_r+0xb4>
  4035ae:	0758      	lsls	r0, r3, #29
  4035b0:	d426      	bmi.n	403600 <__swsetup_r+0x8c>
  4035b2:	6920      	ldr	r0, [r4, #16]
  4035b4:	f042 0308 	orr.w	r3, r2, #8
  4035b8:	81a3      	strh	r3, [r4, #12]
  4035ba:	b29b      	uxth	r3, r3
  4035bc:	2800      	cmp	r0, #0
  4035be:	d1e9      	bne.n	403594 <__swsetup_r+0x20>
  4035c0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4035c4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4035c8:	d0e4      	beq.n	403594 <__swsetup_r+0x20>
  4035ca:	4628      	mov	r0, r5
  4035cc:	4621      	mov	r1, r4
  4035ce:	f000 fd4b 	bl	404068 <__smakebuf_r>
  4035d2:	89a3      	ldrh	r3, [r4, #12]
  4035d4:	6920      	ldr	r0, [r4, #16]
  4035d6:	e7dd      	b.n	403594 <__swsetup_r+0x20>
  4035d8:	0799      	lsls	r1, r3, #30
  4035da:	bf58      	it	pl
  4035dc:	6962      	ldrpl	r2, [r4, #20]
  4035de:	60a2      	str	r2, [r4, #8]
  4035e0:	2800      	cmp	r0, #0
  4035e2:	d1e0      	bne.n	4035a6 <__swsetup_r+0x32>
  4035e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4035e8:	061a      	lsls	r2, r3, #24
  4035ea:	d5dd      	bpl.n	4035a8 <__swsetup_r+0x34>
  4035ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035f0:	81a3      	strh	r3, [r4, #12]
  4035f2:	f04f 30ff 	mov.w	r0, #4294967295
  4035f6:	bd38      	pop	{r3, r4, r5, pc}
  4035f8:	4618      	mov	r0, r3
  4035fa:	f000 f975 	bl	4038e8 <__sinit>
  4035fe:	e7c2      	b.n	403586 <__swsetup_r+0x12>
  403600:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403602:	b151      	cbz	r1, 40361a <__swsetup_r+0xa6>
  403604:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403608:	4299      	cmp	r1, r3
  40360a:	d004      	beq.n	403616 <__swsetup_r+0xa2>
  40360c:	4628      	mov	r0, r5
  40360e:	f000 fa41 	bl	403a94 <_free_r>
  403612:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403616:	2300      	movs	r3, #0
  403618:	6323      	str	r3, [r4, #48]	; 0x30
  40361a:	2300      	movs	r3, #0
  40361c:	6920      	ldr	r0, [r4, #16]
  40361e:	6063      	str	r3, [r4, #4]
  403620:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403624:	6020      	str	r0, [r4, #0]
  403626:	e7c5      	b.n	4035b4 <__swsetup_r+0x40>
  403628:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40362c:	2309      	movs	r3, #9
  40362e:	602b      	str	r3, [r5, #0]
  403630:	f04f 30ff 	mov.w	r0, #4294967295
  403634:	81a2      	strh	r2, [r4, #12]
  403636:	bd38      	pop	{r3, r4, r5, pc}
  403638:	20400010 	.word	0x20400010

0040363c <register_fini>:
  40363c:	4b02      	ldr	r3, [pc, #8]	; (403648 <register_fini+0xc>)
  40363e:	b113      	cbz	r3, 403646 <register_fini+0xa>
  403640:	4802      	ldr	r0, [pc, #8]	; (40364c <register_fini+0x10>)
  403642:	f000 b805 	b.w	403650 <atexit>
  403646:	4770      	bx	lr
  403648:	00000000 	.word	0x00000000
  40364c:	004038fd 	.word	0x004038fd

00403650 <atexit>:
  403650:	2300      	movs	r3, #0
  403652:	4601      	mov	r1, r0
  403654:	461a      	mov	r2, r3
  403656:	4618      	mov	r0, r3
  403658:	f001 bd26 	b.w	4050a8 <__register_exitproc>

0040365c <__sflush_r>:
  40365c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403660:	b29a      	uxth	r2, r3
  403662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403666:	460d      	mov	r5, r1
  403668:	0711      	lsls	r1, r2, #28
  40366a:	4680      	mov	r8, r0
  40366c:	d43a      	bmi.n	4036e4 <__sflush_r+0x88>
  40366e:	686a      	ldr	r2, [r5, #4]
  403670:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403674:	2a00      	cmp	r2, #0
  403676:	81ab      	strh	r3, [r5, #12]
  403678:	dd6f      	ble.n	40375a <__sflush_r+0xfe>
  40367a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40367c:	2c00      	cmp	r4, #0
  40367e:	d049      	beq.n	403714 <__sflush_r+0xb8>
  403680:	2200      	movs	r2, #0
  403682:	b29b      	uxth	r3, r3
  403684:	f8d8 6000 	ldr.w	r6, [r8]
  403688:	f8c8 2000 	str.w	r2, [r8]
  40368c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403690:	d067      	beq.n	403762 <__sflush_r+0x106>
  403692:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403694:	075f      	lsls	r7, r3, #29
  403696:	d505      	bpl.n	4036a4 <__sflush_r+0x48>
  403698:	6869      	ldr	r1, [r5, #4]
  40369a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40369c:	1a52      	subs	r2, r2, r1
  40369e:	b10b      	cbz	r3, 4036a4 <__sflush_r+0x48>
  4036a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4036a2:	1ad2      	subs	r2, r2, r3
  4036a4:	2300      	movs	r3, #0
  4036a6:	69e9      	ldr	r1, [r5, #28]
  4036a8:	4640      	mov	r0, r8
  4036aa:	47a0      	blx	r4
  4036ac:	1c44      	adds	r4, r0, #1
  4036ae:	d03c      	beq.n	40372a <__sflush_r+0xce>
  4036b0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4036b4:	692a      	ldr	r2, [r5, #16]
  4036b6:	602a      	str	r2, [r5, #0]
  4036b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4036bc:	2200      	movs	r2, #0
  4036be:	81ab      	strh	r3, [r5, #12]
  4036c0:	04db      	lsls	r3, r3, #19
  4036c2:	606a      	str	r2, [r5, #4]
  4036c4:	d447      	bmi.n	403756 <__sflush_r+0xfa>
  4036c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4036c8:	f8c8 6000 	str.w	r6, [r8]
  4036cc:	b311      	cbz	r1, 403714 <__sflush_r+0xb8>
  4036ce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4036d2:	4299      	cmp	r1, r3
  4036d4:	d002      	beq.n	4036dc <__sflush_r+0x80>
  4036d6:	4640      	mov	r0, r8
  4036d8:	f000 f9dc 	bl	403a94 <_free_r>
  4036dc:	2000      	movs	r0, #0
  4036de:	6328      	str	r0, [r5, #48]	; 0x30
  4036e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036e4:	692e      	ldr	r6, [r5, #16]
  4036e6:	b1ae      	cbz	r6, 403714 <__sflush_r+0xb8>
  4036e8:	682c      	ldr	r4, [r5, #0]
  4036ea:	602e      	str	r6, [r5, #0]
  4036ec:	0791      	lsls	r1, r2, #30
  4036ee:	bf0c      	ite	eq
  4036f0:	696b      	ldreq	r3, [r5, #20]
  4036f2:	2300      	movne	r3, #0
  4036f4:	1ba4      	subs	r4, r4, r6
  4036f6:	60ab      	str	r3, [r5, #8]
  4036f8:	e00a      	b.n	403710 <__sflush_r+0xb4>
  4036fa:	4623      	mov	r3, r4
  4036fc:	4632      	mov	r2, r6
  4036fe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403700:	69e9      	ldr	r1, [r5, #28]
  403702:	4640      	mov	r0, r8
  403704:	47b8      	blx	r7
  403706:	2800      	cmp	r0, #0
  403708:	eba4 0400 	sub.w	r4, r4, r0
  40370c:	4406      	add	r6, r0
  40370e:	dd04      	ble.n	40371a <__sflush_r+0xbe>
  403710:	2c00      	cmp	r4, #0
  403712:	dcf2      	bgt.n	4036fa <__sflush_r+0x9e>
  403714:	2000      	movs	r0, #0
  403716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40371a:	89ab      	ldrh	r3, [r5, #12]
  40371c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403720:	81ab      	strh	r3, [r5, #12]
  403722:	f04f 30ff 	mov.w	r0, #4294967295
  403726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40372a:	f8d8 4000 	ldr.w	r4, [r8]
  40372e:	2c1d      	cmp	r4, #29
  403730:	d8f3      	bhi.n	40371a <__sflush_r+0xbe>
  403732:	4b19      	ldr	r3, [pc, #100]	; (403798 <__sflush_r+0x13c>)
  403734:	40e3      	lsrs	r3, r4
  403736:	43db      	mvns	r3, r3
  403738:	f013 0301 	ands.w	r3, r3, #1
  40373c:	d1ed      	bne.n	40371a <__sflush_r+0xbe>
  40373e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403742:	606b      	str	r3, [r5, #4]
  403744:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403748:	6929      	ldr	r1, [r5, #16]
  40374a:	81ab      	strh	r3, [r5, #12]
  40374c:	04da      	lsls	r2, r3, #19
  40374e:	6029      	str	r1, [r5, #0]
  403750:	d5b9      	bpl.n	4036c6 <__sflush_r+0x6a>
  403752:	2c00      	cmp	r4, #0
  403754:	d1b7      	bne.n	4036c6 <__sflush_r+0x6a>
  403756:	6528      	str	r0, [r5, #80]	; 0x50
  403758:	e7b5      	b.n	4036c6 <__sflush_r+0x6a>
  40375a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40375c:	2a00      	cmp	r2, #0
  40375e:	dc8c      	bgt.n	40367a <__sflush_r+0x1e>
  403760:	e7d8      	b.n	403714 <__sflush_r+0xb8>
  403762:	2301      	movs	r3, #1
  403764:	69e9      	ldr	r1, [r5, #28]
  403766:	4640      	mov	r0, r8
  403768:	47a0      	blx	r4
  40376a:	1c43      	adds	r3, r0, #1
  40376c:	4602      	mov	r2, r0
  40376e:	d002      	beq.n	403776 <__sflush_r+0x11a>
  403770:	89ab      	ldrh	r3, [r5, #12]
  403772:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403774:	e78e      	b.n	403694 <__sflush_r+0x38>
  403776:	f8d8 3000 	ldr.w	r3, [r8]
  40377a:	2b00      	cmp	r3, #0
  40377c:	d0f8      	beq.n	403770 <__sflush_r+0x114>
  40377e:	2b1d      	cmp	r3, #29
  403780:	d001      	beq.n	403786 <__sflush_r+0x12a>
  403782:	2b16      	cmp	r3, #22
  403784:	d102      	bne.n	40378c <__sflush_r+0x130>
  403786:	f8c8 6000 	str.w	r6, [r8]
  40378a:	e7c3      	b.n	403714 <__sflush_r+0xb8>
  40378c:	89ab      	ldrh	r3, [r5, #12]
  40378e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403792:	81ab      	strh	r3, [r5, #12]
  403794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403798:	20400001 	.word	0x20400001

0040379c <_fflush_r>:
  40379c:	b510      	push	{r4, lr}
  40379e:	4604      	mov	r4, r0
  4037a0:	b082      	sub	sp, #8
  4037a2:	b108      	cbz	r0, 4037a8 <_fflush_r+0xc>
  4037a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4037a6:	b153      	cbz	r3, 4037be <_fflush_r+0x22>
  4037a8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4037ac:	b908      	cbnz	r0, 4037b2 <_fflush_r+0x16>
  4037ae:	b002      	add	sp, #8
  4037b0:	bd10      	pop	{r4, pc}
  4037b2:	4620      	mov	r0, r4
  4037b4:	b002      	add	sp, #8
  4037b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4037ba:	f7ff bf4f 	b.w	40365c <__sflush_r>
  4037be:	9101      	str	r1, [sp, #4]
  4037c0:	f000 f892 	bl	4038e8 <__sinit>
  4037c4:	9901      	ldr	r1, [sp, #4]
  4037c6:	e7ef      	b.n	4037a8 <_fflush_r+0xc>

004037c8 <fflush>:
  4037c8:	b120      	cbz	r0, 4037d4 <fflush+0xc>
  4037ca:	4b05      	ldr	r3, [pc, #20]	; (4037e0 <fflush+0x18>)
  4037cc:	4601      	mov	r1, r0
  4037ce:	6818      	ldr	r0, [r3, #0]
  4037d0:	f7ff bfe4 	b.w	40379c <_fflush_r>
  4037d4:	4b03      	ldr	r3, [pc, #12]	; (4037e4 <fflush+0x1c>)
  4037d6:	4904      	ldr	r1, [pc, #16]	; (4037e8 <fflush+0x20>)
  4037d8:	6818      	ldr	r0, [r3, #0]
  4037da:	f000 bbdf 	b.w	403f9c <_fwalk_reent>
  4037de:	bf00      	nop
  4037e0:	20400010 	.word	0x20400010
  4037e4:	004052c4 	.word	0x004052c4
  4037e8:	0040379d 	.word	0x0040379d

004037ec <_cleanup_r>:
  4037ec:	4901      	ldr	r1, [pc, #4]	; (4037f4 <_cleanup_r+0x8>)
  4037ee:	f000 bbd5 	b.w	403f9c <_fwalk_reent>
  4037f2:	bf00      	nop
  4037f4:	00405171 	.word	0x00405171

004037f8 <__sinit.part.1>:
  4037f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037fc:	4b35      	ldr	r3, [pc, #212]	; (4038d4 <__sinit.part.1+0xdc>)
  4037fe:	6845      	ldr	r5, [r0, #4]
  403800:	63c3      	str	r3, [r0, #60]	; 0x3c
  403802:	2400      	movs	r4, #0
  403804:	4607      	mov	r7, r0
  403806:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40380a:	2304      	movs	r3, #4
  40380c:	2103      	movs	r1, #3
  40380e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403812:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  403816:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40381a:	b083      	sub	sp, #12
  40381c:	602c      	str	r4, [r5, #0]
  40381e:	606c      	str	r4, [r5, #4]
  403820:	60ac      	str	r4, [r5, #8]
  403822:	666c      	str	r4, [r5, #100]	; 0x64
  403824:	81ec      	strh	r4, [r5, #14]
  403826:	612c      	str	r4, [r5, #16]
  403828:	616c      	str	r4, [r5, #20]
  40382a:	61ac      	str	r4, [r5, #24]
  40382c:	81ab      	strh	r3, [r5, #12]
  40382e:	4621      	mov	r1, r4
  403830:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403834:	2208      	movs	r2, #8
  403836:	f7fe ff11 	bl	40265c <memset>
  40383a:	68be      	ldr	r6, [r7, #8]
  40383c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4038d8 <__sinit.part.1+0xe0>
  403840:	f8df a098 	ldr.w	sl, [pc, #152]	; 4038dc <__sinit.part.1+0xe4>
  403844:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4038e0 <__sinit.part.1+0xe8>
  403848:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4038e4 <__sinit.part.1+0xec>
  40384c:	f8c5 b020 	str.w	fp, [r5, #32]
  403850:	2301      	movs	r3, #1
  403852:	2209      	movs	r2, #9
  403854:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403858:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40385c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403860:	61ed      	str	r5, [r5, #28]
  403862:	4621      	mov	r1, r4
  403864:	81f3      	strh	r3, [r6, #14]
  403866:	81b2      	strh	r2, [r6, #12]
  403868:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40386c:	6034      	str	r4, [r6, #0]
  40386e:	6074      	str	r4, [r6, #4]
  403870:	60b4      	str	r4, [r6, #8]
  403872:	6674      	str	r4, [r6, #100]	; 0x64
  403874:	6134      	str	r4, [r6, #16]
  403876:	6174      	str	r4, [r6, #20]
  403878:	61b4      	str	r4, [r6, #24]
  40387a:	2208      	movs	r2, #8
  40387c:	9301      	str	r3, [sp, #4]
  40387e:	f7fe feed 	bl	40265c <memset>
  403882:	68fd      	ldr	r5, [r7, #12]
  403884:	61f6      	str	r6, [r6, #28]
  403886:	2012      	movs	r0, #18
  403888:	2202      	movs	r2, #2
  40388a:	f8c6 b020 	str.w	fp, [r6, #32]
  40388e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  403892:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  403896:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40389a:	4621      	mov	r1, r4
  40389c:	81a8      	strh	r0, [r5, #12]
  40389e:	81ea      	strh	r2, [r5, #14]
  4038a0:	602c      	str	r4, [r5, #0]
  4038a2:	606c      	str	r4, [r5, #4]
  4038a4:	60ac      	str	r4, [r5, #8]
  4038a6:	666c      	str	r4, [r5, #100]	; 0x64
  4038a8:	612c      	str	r4, [r5, #16]
  4038aa:	616c      	str	r4, [r5, #20]
  4038ac:	61ac      	str	r4, [r5, #24]
  4038ae:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4038b2:	2208      	movs	r2, #8
  4038b4:	f7fe fed2 	bl	40265c <memset>
  4038b8:	9b01      	ldr	r3, [sp, #4]
  4038ba:	61ed      	str	r5, [r5, #28]
  4038bc:	f8c5 b020 	str.w	fp, [r5, #32]
  4038c0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4038c4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4038c8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4038cc:	63bb      	str	r3, [r7, #56]	; 0x38
  4038ce:	b003      	add	sp, #12
  4038d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038d4:	004037ed 	.word	0x004037ed
  4038d8:	00404dcd 	.word	0x00404dcd
  4038dc:	00404df1 	.word	0x00404df1
  4038e0:	00404e2d 	.word	0x00404e2d
  4038e4:	00404e4d 	.word	0x00404e4d

004038e8 <__sinit>:
  4038e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4038ea:	b103      	cbz	r3, 4038ee <__sinit+0x6>
  4038ec:	4770      	bx	lr
  4038ee:	f7ff bf83 	b.w	4037f8 <__sinit.part.1>
  4038f2:	bf00      	nop

004038f4 <__sfp_lock_acquire>:
  4038f4:	4770      	bx	lr
  4038f6:	bf00      	nop

004038f8 <__sfp_lock_release>:
  4038f8:	4770      	bx	lr
  4038fa:	bf00      	nop

004038fc <__libc_fini_array>:
  4038fc:	b538      	push	{r3, r4, r5, lr}
  4038fe:	4c0a      	ldr	r4, [pc, #40]	; (403928 <__libc_fini_array+0x2c>)
  403900:	4d0a      	ldr	r5, [pc, #40]	; (40392c <__libc_fini_array+0x30>)
  403902:	1b64      	subs	r4, r4, r5
  403904:	10a4      	asrs	r4, r4, #2
  403906:	d00a      	beq.n	40391e <__libc_fini_array+0x22>
  403908:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40390c:	3b01      	subs	r3, #1
  40390e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403912:	3c01      	subs	r4, #1
  403914:	f855 3904 	ldr.w	r3, [r5], #-4
  403918:	4798      	blx	r3
  40391a:	2c00      	cmp	r4, #0
  40391c:	d1f9      	bne.n	403912 <__libc_fini_array+0x16>
  40391e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403922:	f001 bd8d 	b.w	405440 <_fini>
  403926:	bf00      	nop
  403928:	00405450 	.word	0x00405450
  40392c:	0040544c 	.word	0x0040544c

00403930 <__fputwc>:
  403930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403934:	b082      	sub	sp, #8
  403936:	4680      	mov	r8, r0
  403938:	4689      	mov	r9, r1
  40393a:	4614      	mov	r4, r2
  40393c:	f000 fb58 	bl	403ff0 <__locale_mb_cur_max>
  403940:	2801      	cmp	r0, #1
  403942:	d036      	beq.n	4039b2 <__fputwc+0x82>
  403944:	464a      	mov	r2, r9
  403946:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40394a:	a901      	add	r1, sp, #4
  40394c:	4640      	mov	r0, r8
  40394e:	f001 fb5d 	bl	40500c <_wcrtomb_r>
  403952:	1c42      	adds	r2, r0, #1
  403954:	4606      	mov	r6, r0
  403956:	d025      	beq.n	4039a4 <__fputwc+0x74>
  403958:	b3a8      	cbz	r0, 4039c6 <__fputwc+0x96>
  40395a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40395e:	2500      	movs	r5, #0
  403960:	f10d 0a04 	add.w	sl, sp, #4
  403964:	e009      	b.n	40397a <__fputwc+0x4a>
  403966:	6823      	ldr	r3, [r4, #0]
  403968:	1c5a      	adds	r2, r3, #1
  40396a:	6022      	str	r2, [r4, #0]
  40396c:	f883 e000 	strb.w	lr, [r3]
  403970:	3501      	adds	r5, #1
  403972:	42b5      	cmp	r5, r6
  403974:	d227      	bcs.n	4039c6 <__fputwc+0x96>
  403976:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40397a:	68a3      	ldr	r3, [r4, #8]
  40397c:	3b01      	subs	r3, #1
  40397e:	2b00      	cmp	r3, #0
  403980:	60a3      	str	r3, [r4, #8]
  403982:	daf0      	bge.n	403966 <__fputwc+0x36>
  403984:	69a7      	ldr	r7, [r4, #24]
  403986:	42bb      	cmp	r3, r7
  403988:	4671      	mov	r1, lr
  40398a:	4622      	mov	r2, r4
  40398c:	4640      	mov	r0, r8
  40398e:	db02      	blt.n	403996 <__fputwc+0x66>
  403990:	f1be 0f0a 	cmp.w	lr, #10
  403994:	d1e7      	bne.n	403966 <__fputwc+0x36>
  403996:	f001 fae1 	bl	404f5c <__swbuf_r>
  40399a:	1c43      	adds	r3, r0, #1
  40399c:	d1e8      	bne.n	403970 <__fputwc+0x40>
  40399e:	b002      	add	sp, #8
  4039a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039a4:	89a3      	ldrh	r3, [r4, #12]
  4039a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4039aa:	81a3      	strh	r3, [r4, #12]
  4039ac:	b002      	add	sp, #8
  4039ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039b2:	f109 33ff 	add.w	r3, r9, #4294967295
  4039b6:	2bfe      	cmp	r3, #254	; 0xfe
  4039b8:	d8c4      	bhi.n	403944 <__fputwc+0x14>
  4039ba:	fa5f fe89 	uxtb.w	lr, r9
  4039be:	4606      	mov	r6, r0
  4039c0:	f88d e004 	strb.w	lr, [sp, #4]
  4039c4:	e7cb      	b.n	40395e <__fputwc+0x2e>
  4039c6:	4648      	mov	r0, r9
  4039c8:	b002      	add	sp, #8
  4039ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039ce:	bf00      	nop

004039d0 <_fputwc_r>:
  4039d0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4039d4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4039d8:	d10a      	bne.n	4039f0 <_fputwc_r+0x20>
  4039da:	b410      	push	{r4}
  4039dc:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4039de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4039e2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4039e6:	6654      	str	r4, [r2, #100]	; 0x64
  4039e8:	8193      	strh	r3, [r2, #12]
  4039ea:	bc10      	pop	{r4}
  4039ec:	f7ff bfa0 	b.w	403930 <__fputwc>
  4039f0:	f7ff bf9e 	b.w	403930 <__fputwc>

004039f4 <_malloc_trim_r>:
  4039f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4039f6:	4f24      	ldr	r7, [pc, #144]	; (403a88 <_malloc_trim_r+0x94>)
  4039f8:	460c      	mov	r4, r1
  4039fa:	4606      	mov	r6, r0
  4039fc:	f000 ff96 	bl	40492c <__malloc_lock>
  403a00:	68bb      	ldr	r3, [r7, #8]
  403a02:	685d      	ldr	r5, [r3, #4]
  403a04:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403a08:	310f      	adds	r1, #15
  403a0a:	f025 0503 	bic.w	r5, r5, #3
  403a0e:	4429      	add	r1, r5
  403a10:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403a14:	f021 010f 	bic.w	r1, r1, #15
  403a18:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403a1c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403a20:	db07      	blt.n	403a32 <_malloc_trim_r+0x3e>
  403a22:	2100      	movs	r1, #0
  403a24:	4630      	mov	r0, r6
  403a26:	f001 f9bf 	bl	404da8 <_sbrk_r>
  403a2a:	68bb      	ldr	r3, [r7, #8]
  403a2c:	442b      	add	r3, r5
  403a2e:	4298      	cmp	r0, r3
  403a30:	d004      	beq.n	403a3c <_malloc_trim_r+0x48>
  403a32:	4630      	mov	r0, r6
  403a34:	f000 ff7c 	bl	404930 <__malloc_unlock>
  403a38:	2000      	movs	r0, #0
  403a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a3c:	4261      	negs	r1, r4
  403a3e:	4630      	mov	r0, r6
  403a40:	f001 f9b2 	bl	404da8 <_sbrk_r>
  403a44:	3001      	adds	r0, #1
  403a46:	d00d      	beq.n	403a64 <_malloc_trim_r+0x70>
  403a48:	4b10      	ldr	r3, [pc, #64]	; (403a8c <_malloc_trim_r+0x98>)
  403a4a:	68ba      	ldr	r2, [r7, #8]
  403a4c:	6819      	ldr	r1, [r3, #0]
  403a4e:	1b2d      	subs	r5, r5, r4
  403a50:	f045 0501 	orr.w	r5, r5, #1
  403a54:	4630      	mov	r0, r6
  403a56:	1b09      	subs	r1, r1, r4
  403a58:	6055      	str	r5, [r2, #4]
  403a5a:	6019      	str	r1, [r3, #0]
  403a5c:	f000 ff68 	bl	404930 <__malloc_unlock>
  403a60:	2001      	movs	r0, #1
  403a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a64:	2100      	movs	r1, #0
  403a66:	4630      	mov	r0, r6
  403a68:	f001 f99e 	bl	404da8 <_sbrk_r>
  403a6c:	68ba      	ldr	r2, [r7, #8]
  403a6e:	1a83      	subs	r3, r0, r2
  403a70:	2b0f      	cmp	r3, #15
  403a72:	ddde      	ble.n	403a32 <_malloc_trim_r+0x3e>
  403a74:	4c06      	ldr	r4, [pc, #24]	; (403a90 <_malloc_trim_r+0x9c>)
  403a76:	4905      	ldr	r1, [pc, #20]	; (403a8c <_malloc_trim_r+0x98>)
  403a78:	6824      	ldr	r4, [r4, #0]
  403a7a:	f043 0301 	orr.w	r3, r3, #1
  403a7e:	1b00      	subs	r0, r0, r4
  403a80:	6053      	str	r3, [r2, #4]
  403a82:	6008      	str	r0, [r1, #0]
  403a84:	e7d5      	b.n	403a32 <_malloc_trim_r+0x3e>
  403a86:	bf00      	nop
  403a88:	204005ac 	.word	0x204005ac
  403a8c:	20400a54 	.word	0x20400a54
  403a90:	204009b4 	.word	0x204009b4

00403a94 <_free_r>:
  403a94:	2900      	cmp	r1, #0
  403a96:	d044      	beq.n	403b22 <_free_r+0x8e>
  403a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a9c:	460d      	mov	r5, r1
  403a9e:	4680      	mov	r8, r0
  403aa0:	f000 ff44 	bl	40492c <__malloc_lock>
  403aa4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403aa8:	4969      	ldr	r1, [pc, #420]	; (403c50 <_free_r+0x1bc>)
  403aaa:	f027 0301 	bic.w	r3, r7, #1
  403aae:	f1a5 0408 	sub.w	r4, r5, #8
  403ab2:	18e2      	adds	r2, r4, r3
  403ab4:	688e      	ldr	r6, [r1, #8]
  403ab6:	6850      	ldr	r0, [r2, #4]
  403ab8:	42b2      	cmp	r2, r6
  403aba:	f020 0003 	bic.w	r0, r0, #3
  403abe:	d05e      	beq.n	403b7e <_free_r+0xea>
  403ac0:	07fe      	lsls	r6, r7, #31
  403ac2:	6050      	str	r0, [r2, #4]
  403ac4:	d40b      	bmi.n	403ade <_free_r+0x4a>
  403ac6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403aca:	1be4      	subs	r4, r4, r7
  403acc:	f101 0e08 	add.w	lr, r1, #8
  403ad0:	68a5      	ldr	r5, [r4, #8]
  403ad2:	4575      	cmp	r5, lr
  403ad4:	443b      	add	r3, r7
  403ad6:	d06d      	beq.n	403bb4 <_free_r+0x120>
  403ad8:	68e7      	ldr	r7, [r4, #12]
  403ada:	60ef      	str	r7, [r5, #12]
  403adc:	60bd      	str	r5, [r7, #8]
  403ade:	1815      	adds	r5, r2, r0
  403ae0:	686d      	ldr	r5, [r5, #4]
  403ae2:	07ed      	lsls	r5, r5, #31
  403ae4:	d53e      	bpl.n	403b64 <_free_r+0xd0>
  403ae6:	f043 0201 	orr.w	r2, r3, #1
  403aea:	6062      	str	r2, [r4, #4]
  403aec:	50e3      	str	r3, [r4, r3]
  403aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403af2:	d217      	bcs.n	403b24 <_free_r+0x90>
  403af4:	08db      	lsrs	r3, r3, #3
  403af6:	1c58      	adds	r0, r3, #1
  403af8:	109a      	asrs	r2, r3, #2
  403afa:	684d      	ldr	r5, [r1, #4]
  403afc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403b00:	60a7      	str	r7, [r4, #8]
  403b02:	2301      	movs	r3, #1
  403b04:	4093      	lsls	r3, r2
  403b06:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403b0a:	432b      	orrs	r3, r5
  403b0c:	3a08      	subs	r2, #8
  403b0e:	60e2      	str	r2, [r4, #12]
  403b10:	604b      	str	r3, [r1, #4]
  403b12:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403b16:	60fc      	str	r4, [r7, #12]
  403b18:	4640      	mov	r0, r8
  403b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403b1e:	f000 bf07 	b.w	404930 <__malloc_unlock>
  403b22:	4770      	bx	lr
  403b24:	0a5a      	lsrs	r2, r3, #9
  403b26:	2a04      	cmp	r2, #4
  403b28:	d852      	bhi.n	403bd0 <_free_r+0x13c>
  403b2a:	099a      	lsrs	r2, r3, #6
  403b2c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403b30:	00ff      	lsls	r7, r7, #3
  403b32:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403b36:	19c8      	adds	r0, r1, r7
  403b38:	59ca      	ldr	r2, [r1, r7]
  403b3a:	3808      	subs	r0, #8
  403b3c:	4290      	cmp	r0, r2
  403b3e:	d04f      	beq.n	403be0 <_free_r+0x14c>
  403b40:	6851      	ldr	r1, [r2, #4]
  403b42:	f021 0103 	bic.w	r1, r1, #3
  403b46:	428b      	cmp	r3, r1
  403b48:	d232      	bcs.n	403bb0 <_free_r+0x11c>
  403b4a:	6892      	ldr	r2, [r2, #8]
  403b4c:	4290      	cmp	r0, r2
  403b4e:	d1f7      	bne.n	403b40 <_free_r+0xac>
  403b50:	68c3      	ldr	r3, [r0, #12]
  403b52:	60a0      	str	r0, [r4, #8]
  403b54:	60e3      	str	r3, [r4, #12]
  403b56:	609c      	str	r4, [r3, #8]
  403b58:	60c4      	str	r4, [r0, #12]
  403b5a:	4640      	mov	r0, r8
  403b5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403b60:	f000 bee6 	b.w	404930 <__malloc_unlock>
  403b64:	6895      	ldr	r5, [r2, #8]
  403b66:	4f3b      	ldr	r7, [pc, #236]	; (403c54 <_free_r+0x1c0>)
  403b68:	42bd      	cmp	r5, r7
  403b6a:	4403      	add	r3, r0
  403b6c:	d040      	beq.n	403bf0 <_free_r+0x15c>
  403b6e:	68d0      	ldr	r0, [r2, #12]
  403b70:	60e8      	str	r0, [r5, #12]
  403b72:	f043 0201 	orr.w	r2, r3, #1
  403b76:	6085      	str	r5, [r0, #8]
  403b78:	6062      	str	r2, [r4, #4]
  403b7a:	50e3      	str	r3, [r4, r3]
  403b7c:	e7b7      	b.n	403aee <_free_r+0x5a>
  403b7e:	07ff      	lsls	r7, r7, #31
  403b80:	4403      	add	r3, r0
  403b82:	d407      	bmi.n	403b94 <_free_r+0x100>
  403b84:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403b88:	1aa4      	subs	r4, r4, r2
  403b8a:	4413      	add	r3, r2
  403b8c:	68a0      	ldr	r0, [r4, #8]
  403b8e:	68e2      	ldr	r2, [r4, #12]
  403b90:	60c2      	str	r2, [r0, #12]
  403b92:	6090      	str	r0, [r2, #8]
  403b94:	4a30      	ldr	r2, [pc, #192]	; (403c58 <_free_r+0x1c4>)
  403b96:	6812      	ldr	r2, [r2, #0]
  403b98:	f043 0001 	orr.w	r0, r3, #1
  403b9c:	4293      	cmp	r3, r2
  403b9e:	6060      	str	r0, [r4, #4]
  403ba0:	608c      	str	r4, [r1, #8]
  403ba2:	d3b9      	bcc.n	403b18 <_free_r+0x84>
  403ba4:	4b2d      	ldr	r3, [pc, #180]	; (403c5c <_free_r+0x1c8>)
  403ba6:	4640      	mov	r0, r8
  403ba8:	6819      	ldr	r1, [r3, #0]
  403baa:	f7ff ff23 	bl	4039f4 <_malloc_trim_r>
  403bae:	e7b3      	b.n	403b18 <_free_r+0x84>
  403bb0:	4610      	mov	r0, r2
  403bb2:	e7cd      	b.n	403b50 <_free_r+0xbc>
  403bb4:	1811      	adds	r1, r2, r0
  403bb6:	6849      	ldr	r1, [r1, #4]
  403bb8:	07c9      	lsls	r1, r1, #31
  403bba:	d444      	bmi.n	403c46 <_free_r+0x1b2>
  403bbc:	6891      	ldr	r1, [r2, #8]
  403bbe:	68d2      	ldr	r2, [r2, #12]
  403bc0:	60ca      	str	r2, [r1, #12]
  403bc2:	4403      	add	r3, r0
  403bc4:	f043 0001 	orr.w	r0, r3, #1
  403bc8:	6091      	str	r1, [r2, #8]
  403bca:	6060      	str	r0, [r4, #4]
  403bcc:	50e3      	str	r3, [r4, r3]
  403bce:	e7a3      	b.n	403b18 <_free_r+0x84>
  403bd0:	2a14      	cmp	r2, #20
  403bd2:	d816      	bhi.n	403c02 <_free_r+0x16e>
  403bd4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403bd8:	00ff      	lsls	r7, r7, #3
  403bda:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403bde:	e7aa      	b.n	403b36 <_free_r+0xa2>
  403be0:	10aa      	asrs	r2, r5, #2
  403be2:	2301      	movs	r3, #1
  403be4:	684d      	ldr	r5, [r1, #4]
  403be6:	4093      	lsls	r3, r2
  403be8:	432b      	orrs	r3, r5
  403bea:	604b      	str	r3, [r1, #4]
  403bec:	4603      	mov	r3, r0
  403bee:	e7b0      	b.n	403b52 <_free_r+0xbe>
  403bf0:	f043 0201 	orr.w	r2, r3, #1
  403bf4:	614c      	str	r4, [r1, #20]
  403bf6:	610c      	str	r4, [r1, #16]
  403bf8:	60e5      	str	r5, [r4, #12]
  403bfa:	60a5      	str	r5, [r4, #8]
  403bfc:	6062      	str	r2, [r4, #4]
  403bfe:	50e3      	str	r3, [r4, r3]
  403c00:	e78a      	b.n	403b18 <_free_r+0x84>
  403c02:	2a54      	cmp	r2, #84	; 0x54
  403c04:	d806      	bhi.n	403c14 <_free_r+0x180>
  403c06:	0b1a      	lsrs	r2, r3, #12
  403c08:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403c0c:	00ff      	lsls	r7, r7, #3
  403c0e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403c12:	e790      	b.n	403b36 <_free_r+0xa2>
  403c14:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403c18:	d806      	bhi.n	403c28 <_free_r+0x194>
  403c1a:	0bda      	lsrs	r2, r3, #15
  403c1c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403c20:	00ff      	lsls	r7, r7, #3
  403c22:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403c26:	e786      	b.n	403b36 <_free_r+0xa2>
  403c28:	f240 5054 	movw	r0, #1364	; 0x554
  403c2c:	4282      	cmp	r2, r0
  403c2e:	d806      	bhi.n	403c3e <_free_r+0x1aa>
  403c30:	0c9a      	lsrs	r2, r3, #18
  403c32:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403c36:	00ff      	lsls	r7, r7, #3
  403c38:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403c3c:	e77b      	b.n	403b36 <_free_r+0xa2>
  403c3e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403c42:	257e      	movs	r5, #126	; 0x7e
  403c44:	e777      	b.n	403b36 <_free_r+0xa2>
  403c46:	f043 0101 	orr.w	r1, r3, #1
  403c4a:	6061      	str	r1, [r4, #4]
  403c4c:	6013      	str	r3, [r2, #0]
  403c4e:	e763      	b.n	403b18 <_free_r+0x84>
  403c50:	204005ac 	.word	0x204005ac
  403c54:	204005b4 	.word	0x204005b4
  403c58:	204009b8 	.word	0x204009b8
  403c5c:	20400a84 	.word	0x20400a84

00403c60 <__sfvwrite_r>:
  403c60:	6893      	ldr	r3, [r2, #8]
  403c62:	2b00      	cmp	r3, #0
  403c64:	d073      	beq.n	403d4e <__sfvwrite_r+0xee>
  403c66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c6a:	898b      	ldrh	r3, [r1, #12]
  403c6c:	b083      	sub	sp, #12
  403c6e:	460c      	mov	r4, r1
  403c70:	0719      	lsls	r1, r3, #28
  403c72:	9000      	str	r0, [sp, #0]
  403c74:	4616      	mov	r6, r2
  403c76:	d526      	bpl.n	403cc6 <__sfvwrite_r+0x66>
  403c78:	6922      	ldr	r2, [r4, #16]
  403c7a:	b322      	cbz	r2, 403cc6 <__sfvwrite_r+0x66>
  403c7c:	f013 0002 	ands.w	r0, r3, #2
  403c80:	6835      	ldr	r5, [r6, #0]
  403c82:	d02c      	beq.n	403cde <__sfvwrite_r+0x7e>
  403c84:	f04f 0900 	mov.w	r9, #0
  403c88:	4fb0      	ldr	r7, [pc, #704]	; (403f4c <__sfvwrite_r+0x2ec>)
  403c8a:	46c8      	mov	r8, r9
  403c8c:	46b2      	mov	sl, r6
  403c8e:	45b8      	cmp	r8, r7
  403c90:	4643      	mov	r3, r8
  403c92:	464a      	mov	r2, r9
  403c94:	bf28      	it	cs
  403c96:	463b      	movcs	r3, r7
  403c98:	9800      	ldr	r0, [sp, #0]
  403c9a:	f1b8 0f00 	cmp.w	r8, #0
  403c9e:	d050      	beq.n	403d42 <__sfvwrite_r+0xe2>
  403ca0:	69e1      	ldr	r1, [r4, #28]
  403ca2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403ca4:	47b0      	blx	r6
  403ca6:	2800      	cmp	r0, #0
  403ca8:	dd58      	ble.n	403d5c <__sfvwrite_r+0xfc>
  403caa:	f8da 3008 	ldr.w	r3, [sl, #8]
  403cae:	1a1b      	subs	r3, r3, r0
  403cb0:	4481      	add	r9, r0
  403cb2:	eba8 0800 	sub.w	r8, r8, r0
  403cb6:	f8ca 3008 	str.w	r3, [sl, #8]
  403cba:	2b00      	cmp	r3, #0
  403cbc:	d1e7      	bne.n	403c8e <__sfvwrite_r+0x2e>
  403cbe:	2000      	movs	r0, #0
  403cc0:	b003      	add	sp, #12
  403cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cc6:	4621      	mov	r1, r4
  403cc8:	9800      	ldr	r0, [sp, #0]
  403cca:	f7ff fc53 	bl	403574 <__swsetup_r>
  403cce:	2800      	cmp	r0, #0
  403cd0:	f040 8133 	bne.w	403f3a <__sfvwrite_r+0x2da>
  403cd4:	89a3      	ldrh	r3, [r4, #12]
  403cd6:	6835      	ldr	r5, [r6, #0]
  403cd8:	f013 0002 	ands.w	r0, r3, #2
  403cdc:	d1d2      	bne.n	403c84 <__sfvwrite_r+0x24>
  403cde:	f013 0901 	ands.w	r9, r3, #1
  403ce2:	d145      	bne.n	403d70 <__sfvwrite_r+0x110>
  403ce4:	464f      	mov	r7, r9
  403ce6:	9601      	str	r6, [sp, #4]
  403ce8:	b337      	cbz	r7, 403d38 <__sfvwrite_r+0xd8>
  403cea:	059a      	lsls	r2, r3, #22
  403cec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403cf0:	f140 8083 	bpl.w	403dfa <__sfvwrite_r+0x19a>
  403cf4:	4547      	cmp	r7, r8
  403cf6:	46c3      	mov	fp, r8
  403cf8:	f0c0 80ab 	bcc.w	403e52 <__sfvwrite_r+0x1f2>
  403cfc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403d00:	f040 80ac 	bne.w	403e5c <__sfvwrite_r+0x1fc>
  403d04:	6820      	ldr	r0, [r4, #0]
  403d06:	46ba      	mov	sl, r7
  403d08:	465a      	mov	r2, fp
  403d0a:	4649      	mov	r1, r9
  403d0c:	f000 fdaa 	bl	404864 <memmove>
  403d10:	68a2      	ldr	r2, [r4, #8]
  403d12:	6823      	ldr	r3, [r4, #0]
  403d14:	eba2 0208 	sub.w	r2, r2, r8
  403d18:	445b      	add	r3, fp
  403d1a:	60a2      	str	r2, [r4, #8]
  403d1c:	6023      	str	r3, [r4, #0]
  403d1e:	9a01      	ldr	r2, [sp, #4]
  403d20:	6893      	ldr	r3, [r2, #8]
  403d22:	eba3 030a 	sub.w	r3, r3, sl
  403d26:	44d1      	add	r9, sl
  403d28:	eba7 070a 	sub.w	r7, r7, sl
  403d2c:	6093      	str	r3, [r2, #8]
  403d2e:	2b00      	cmp	r3, #0
  403d30:	d0c5      	beq.n	403cbe <__sfvwrite_r+0x5e>
  403d32:	89a3      	ldrh	r3, [r4, #12]
  403d34:	2f00      	cmp	r7, #0
  403d36:	d1d8      	bne.n	403cea <__sfvwrite_r+0x8a>
  403d38:	f8d5 9000 	ldr.w	r9, [r5]
  403d3c:	686f      	ldr	r7, [r5, #4]
  403d3e:	3508      	adds	r5, #8
  403d40:	e7d2      	b.n	403ce8 <__sfvwrite_r+0x88>
  403d42:	f8d5 9000 	ldr.w	r9, [r5]
  403d46:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403d4a:	3508      	adds	r5, #8
  403d4c:	e79f      	b.n	403c8e <__sfvwrite_r+0x2e>
  403d4e:	2000      	movs	r0, #0
  403d50:	4770      	bx	lr
  403d52:	4621      	mov	r1, r4
  403d54:	9800      	ldr	r0, [sp, #0]
  403d56:	f7ff fd21 	bl	40379c <_fflush_r>
  403d5a:	b370      	cbz	r0, 403dba <__sfvwrite_r+0x15a>
  403d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d64:	f04f 30ff 	mov.w	r0, #4294967295
  403d68:	81a3      	strh	r3, [r4, #12]
  403d6a:	b003      	add	sp, #12
  403d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d70:	4681      	mov	r9, r0
  403d72:	4633      	mov	r3, r6
  403d74:	464e      	mov	r6, r9
  403d76:	46a8      	mov	r8, r5
  403d78:	469a      	mov	sl, r3
  403d7a:	464d      	mov	r5, r9
  403d7c:	b34e      	cbz	r6, 403dd2 <__sfvwrite_r+0x172>
  403d7e:	b380      	cbz	r0, 403de2 <__sfvwrite_r+0x182>
  403d80:	6820      	ldr	r0, [r4, #0]
  403d82:	6923      	ldr	r3, [r4, #16]
  403d84:	6962      	ldr	r2, [r4, #20]
  403d86:	45b1      	cmp	r9, r6
  403d88:	46cb      	mov	fp, r9
  403d8a:	bf28      	it	cs
  403d8c:	46b3      	movcs	fp, r6
  403d8e:	4298      	cmp	r0, r3
  403d90:	465f      	mov	r7, fp
  403d92:	d904      	bls.n	403d9e <__sfvwrite_r+0x13e>
  403d94:	68a3      	ldr	r3, [r4, #8]
  403d96:	4413      	add	r3, r2
  403d98:	459b      	cmp	fp, r3
  403d9a:	f300 80a6 	bgt.w	403eea <__sfvwrite_r+0x28a>
  403d9e:	4593      	cmp	fp, r2
  403da0:	db4b      	blt.n	403e3a <__sfvwrite_r+0x1da>
  403da2:	4613      	mov	r3, r2
  403da4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403da6:	69e1      	ldr	r1, [r4, #28]
  403da8:	9800      	ldr	r0, [sp, #0]
  403daa:	462a      	mov	r2, r5
  403dac:	47b8      	blx	r7
  403dae:	1e07      	subs	r7, r0, #0
  403db0:	ddd4      	ble.n	403d5c <__sfvwrite_r+0xfc>
  403db2:	ebb9 0907 	subs.w	r9, r9, r7
  403db6:	d0cc      	beq.n	403d52 <__sfvwrite_r+0xf2>
  403db8:	2001      	movs	r0, #1
  403dba:	f8da 3008 	ldr.w	r3, [sl, #8]
  403dbe:	1bdb      	subs	r3, r3, r7
  403dc0:	443d      	add	r5, r7
  403dc2:	1bf6      	subs	r6, r6, r7
  403dc4:	f8ca 3008 	str.w	r3, [sl, #8]
  403dc8:	2b00      	cmp	r3, #0
  403dca:	f43f af78 	beq.w	403cbe <__sfvwrite_r+0x5e>
  403dce:	2e00      	cmp	r6, #0
  403dd0:	d1d5      	bne.n	403d7e <__sfvwrite_r+0x11e>
  403dd2:	f108 0308 	add.w	r3, r8, #8
  403dd6:	e913 0060 	ldmdb	r3, {r5, r6}
  403dda:	4698      	mov	r8, r3
  403ddc:	3308      	adds	r3, #8
  403dde:	2e00      	cmp	r6, #0
  403de0:	d0f9      	beq.n	403dd6 <__sfvwrite_r+0x176>
  403de2:	4632      	mov	r2, r6
  403de4:	210a      	movs	r1, #10
  403de6:	4628      	mov	r0, r5
  403de8:	f000 fc52 	bl	404690 <memchr>
  403dec:	2800      	cmp	r0, #0
  403dee:	f000 80a1 	beq.w	403f34 <__sfvwrite_r+0x2d4>
  403df2:	3001      	adds	r0, #1
  403df4:	eba0 0905 	sub.w	r9, r0, r5
  403df8:	e7c2      	b.n	403d80 <__sfvwrite_r+0x120>
  403dfa:	6820      	ldr	r0, [r4, #0]
  403dfc:	6923      	ldr	r3, [r4, #16]
  403dfe:	4298      	cmp	r0, r3
  403e00:	d802      	bhi.n	403e08 <__sfvwrite_r+0x1a8>
  403e02:	6963      	ldr	r3, [r4, #20]
  403e04:	429f      	cmp	r7, r3
  403e06:	d25d      	bcs.n	403ec4 <__sfvwrite_r+0x264>
  403e08:	45b8      	cmp	r8, r7
  403e0a:	bf28      	it	cs
  403e0c:	46b8      	movcs	r8, r7
  403e0e:	4642      	mov	r2, r8
  403e10:	4649      	mov	r1, r9
  403e12:	f000 fd27 	bl	404864 <memmove>
  403e16:	68a3      	ldr	r3, [r4, #8]
  403e18:	6822      	ldr	r2, [r4, #0]
  403e1a:	eba3 0308 	sub.w	r3, r3, r8
  403e1e:	4442      	add	r2, r8
  403e20:	60a3      	str	r3, [r4, #8]
  403e22:	6022      	str	r2, [r4, #0]
  403e24:	b10b      	cbz	r3, 403e2a <__sfvwrite_r+0x1ca>
  403e26:	46c2      	mov	sl, r8
  403e28:	e779      	b.n	403d1e <__sfvwrite_r+0xbe>
  403e2a:	4621      	mov	r1, r4
  403e2c:	9800      	ldr	r0, [sp, #0]
  403e2e:	f7ff fcb5 	bl	40379c <_fflush_r>
  403e32:	2800      	cmp	r0, #0
  403e34:	d192      	bne.n	403d5c <__sfvwrite_r+0xfc>
  403e36:	46c2      	mov	sl, r8
  403e38:	e771      	b.n	403d1e <__sfvwrite_r+0xbe>
  403e3a:	465a      	mov	r2, fp
  403e3c:	4629      	mov	r1, r5
  403e3e:	f000 fd11 	bl	404864 <memmove>
  403e42:	68a2      	ldr	r2, [r4, #8]
  403e44:	6823      	ldr	r3, [r4, #0]
  403e46:	eba2 020b 	sub.w	r2, r2, fp
  403e4a:	445b      	add	r3, fp
  403e4c:	60a2      	str	r2, [r4, #8]
  403e4e:	6023      	str	r3, [r4, #0]
  403e50:	e7af      	b.n	403db2 <__sfvwrite_r+0x152>
  403e52:	6820      	ldr	r0, [r4, #0]
  403e54:	46b8      	mov	r8, r7
  403e56:	46ba      	mov	sl, r7
  403e58:	46bb      	mov	fp, r7
  403e5a:	e755      	b.n	403d08 <__sfvwrite_r+0xa8>
  403e5c:	6962      	ldr	r2, [r4, #20]
  403e5e:	6820      	ldr	r0, [r4, #0]
  403e60:	6921      	ldr	r1, [r4, #16]
  403e62:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403e66:	eba0 0a01 	sub.w	sl, r0, r1
  403e6a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403e6e:	f10a 0001 	add.w	r0, sl, #1
  403e72:	ea4f 0868 	mov.w	r8, r8, asr #1
  403e76:	4438      	add	r0, r7
  403e78:	4540      	cmp	r0, r8
  403e7a:	4642      	mov	r2, r8
  403e7c:	bf84      	itt	hi
  403e7e:	4680      	movhi	r8, r0
  403e80:	4642      	movhi	r2, r8
  403e82:	055b      	lsls	r3, r3, #21
  403e84:	d544      	bpl.n	403f10 <__sfvwrite_r+0x2b0>
  403e86:	4611      	mov	r1, r2
  403e88:	9800      	ldr	r0, [sp, #0]
  403e8a:	f000 f939 	bl	404100 <_malloc_r>
  403e8e:	4683      	mov	fp, r0
  403e90:	2800      	cmp	r0, #0
  403e92:	d055      	beq.n	403f40 <__sfvwrite_r+0x2e0>
  403e94:	4652      	mov	r2, sl
  403e96:	6921      	ldr	r1, [r4, #16]
  403e98:	f000 fc4a 	bl	404730 <memcpy>
  403e9c:	89a3      	ldrh	r3, [r4, #12]
  403e9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403ea6:	81a3      	strh	r3, [r4, #12]
  403ea8:	eb0b 000a 	add.w	r0, fp, sl
  403eac:	eba8 030a 	sub.w	r3, r8, sl
  403eb0:	f8c4 b010 	str.w	fp, [r4, #16]
  403eb4:	f8c4 8014 	str.w	r8, [r4, #20]
  403eb8:	6020      	str	r0, [r4, #0]
  403eba:	60a3      	str	r3, [r4, #8]
  403ebc:	46b8      	mov	r8, r7
  403ebe:	46ba      	mov	sl, r7
  403ec0:	46bb      	mov	fp, r7
  403ec2:	e721      	b.n	403d08 <__sfvwrite_r+0xa8>
  403ec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403ec8:	42b9      	cmp	r1, r7
  403eca:	bf28      	it	cs
  403ecc:	4639      	movcs	r1, r7
  403ece:	464a      	mov	r2, r9
  403ed0:	fb91 f1f3 	sdiv	r1, r1, r3
  403ed4:	9800      	ldr	r0, [sp, #0]
  403ed6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403ed8:	fb03 f301 	mul.w	r3, r3, r1
  403edc:	69e1      	ldr	r1, [r4, #28]
  403ede:	47b0      	blx	r6
  403ee0:	f1b0 0a00 	subs.w	sl, r0, #0
  403ee4:	f73f af1b 	bgt.w	403d1e <__sfvwrite_r+0xbe>
  403ee8:	e738      	b.n	403d5c <__sfvwrite_r+0xfc>
  403eea:	461a      	mov	r2, r3
  403eec:	4629      	mov	r1, r5
  403eee:	9301      	str	r3, [sp, #4]
  403ef0:	f000 fcb8 	bl	404864 <memmove>
  403ef4:	6822      	ldr	r2, [r4, #0]
  403ef6:	9b01      	ldr	r3, [sp, #4]
  403ef8:	9800      	ldr	r0, [sp, #0]
  403efa:	441a      	add	r2, r3
  403efc:	6022      	str	r2, [r4, #0]
  403efe:	4621      	mov	r1, r4
  403f00:	f7ff fc4c 	bl	40379c <_fflush_r>
  403f04:	9b01      	ldr	r3, [sp, #4]
  403f06:	2800      	cmp	r0, #0
  403f08:	f47f af28 	bne.w	403d5c <__sfvwrite_r+0xfc>
  403f0c:	461f      	mov	r7, r3
  403f0e:	e750      	b.n	403db2 <__sfvwrite_r+0x152>
  403f10:	9800      	ldr	r0, [sp, #0]
  403f12:	f000 fd0f 	bl	404934 <_realloc_r>
  403f16:	4683      	mov	fp, r0
  403f18:	2800      	cmp	r0, #0
  403f1a:	d1c5      	bne.n	403ea8 <__sfvwrite_r+0x248>
  403f1c:	9d00      	ldr	r5, [sp, #0]
  403f1e:	6921      	ldr	r1, [r4, #16]
  403f20:	4628      	mov	r0, r5
  403f22:	f7ff fdb7 	bl	403a94 <_free_r>
  403f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f2a:	220c      	movs	r2, #12
  403f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403f30:	602a      	str	r2, [r5, #0]
  403f32:	e715      	b.n	403d60 <__sfvwrite_r+0x100>
  403f34:	f106 0901 	add.w	r9, r6, #1
  403f38:	e722      	b.n	403d80 <__sfvwrite_r+0x120>
  403f3a:	f04f 30ff 	mov.w	r0, #4294967295
  403f3e:	e6bf      	b.n	403cc0 <__sfvwrite_r+0x60>
  403f40:	9a00      	ldr	r2, [sp, #0]
  403f42:	230c      	movs	r3, #12
  403f44:	6013      	str	r3, [r2, #0]
  403f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f4a:	e709      	b.n	403d60 <__sfvwrite_r+0x100>
  403f4c:	7ffffc00 	.word	0x7ffffc00

00403f50 <_fwalk>:
  403f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f54:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403f58:	d01b      	beq.n	403f92 <_fwalk+0x42>
  403f5a:	4688      	mov	r8, r1
  403f5c:	2600      	movs	r6, #0
  403f5e:	687d      	ldr	r5, [r7, #4]
  403f60:	68bc      	ldr	r4, [r7, #8]
  403f62:	3d01      	subs	r5, #1
  403f64:	d40f      	bmi.n	403f86 <_fwalk+0x36>
  403f66:	89a3      	ldrh	r3, [r4, #12]
  403f68:	2b01      	cmp	r3, #1
  403f6a:	f105 35ff 	add.w	r5, r5, #4294967295
  403f6e:	d906      	bls.n	403f7e <_fwalk+0x2e>
  403f70:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403f74:	3301      	adds	r3, #1
  403f76:	4620      	mov	r0, r4
  403f78:	d001      	beq.n	403f7e <_fwalk+0x2e>
  403f7a:	47c0      	blx	r8
  403f7c:	4306      	orrs	r6, r0
  403f7e:	1c6b      	adds	r3, r5, #1
  403f80:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403f84:	d1ef      	bne.n	403f66 <_fwalk+0x16>
  403f86:	683f      	ldr	r7, [r7, #0]
  403f88:	2f00      	cmp	r7, #0
  403f8a:	d1e8      	bne.n	403f5e <_fwalk+0xe>
  403f8c:	4630      	mov	r0, r6
  403f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f92:	463e      	mov	r6, r7
  403f94:	4630      	mov	r0, r6
  403f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f9a:	bf00      	nop

00403f9c <_fwalk_reent>:
  403f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403fa0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403fa4:	d01f      	beq.n	403fe6 <_fwalk_reent+0x4a>
  403fa6:	4688      	mov	r8, r1
  403fa8:	4606      	mov	r6, r0
  403faa:	f04f 0900 	mov.w	r9, #0
  403fae:	687d      	ldr	r5, [r7, #4]
  403fb0:	68bc      	ldr	r4, [r7, #8]
  403fb2:	3d01      	subs	r5, #1
  403fb4:	d411      	bmi.n	403fda <_fwalk_reent+0x3e>
  403fb6:	89a3      	ldrh	r3, [r4, #12]
  403fb8:	2b01      	cmp	r3, #1
  403fba:	f105 35ff 	add.w	r5, r5, #4294967295
  403fbe:	d908      	bls.n	403fd2 <_fwalk_reent+0x36>
  403fc0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403fc4:	3301      	adds	r3, #1
  403fc6:	4621      	mov	r1, r4
  403fc8:	4630      	mov	r0, r6
  403fca:	d002      	beq.n	403fd2 <_fwalk_reent+0x36>
  403fcc:	47c0      	blx	r8
  403fce:	ea49 0900 	orr.w	r9, r9, r0
  403fd2:	1c6b      	adds	r3, r5, #1
  403fd4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403fd8:	d1ed      	bne.n	403fb6 <_fwalk_reent+0x1a>
  403fda:	683f      	ldr	r7, [r7, #0]
  403fdc:	2f00      	cmp	r7, #0
  403fde:	d1e6      	bne.n	403fae <_fwalk_reent+0x12>
  403fe0:	4648      	mov	r0, r9
  403fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403fe6:	46b9      	mov	r9, r7
  403fe8:	4648      	mov	r0, r9
  403fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403fee:	bf00      	nop

00403ff0 <__locale_mb_cur_max>:
  403ff0:	4b04      	ldr	r3, [pc, #16]	; (404004 <__locale_mb_cur_max+0x14>)
  403ff2:	4a05      	ldr	r2, [pc, #20]	; (404008 <__locale_mb_cur_max+0x18>)
  403ff4:	681b      	ldr	r3, [r3, #0]
  403ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403ff8:	2b00      	cmp	r3, #0
  403ffa:	bf08      	it	eq
  403ffc:	4613      	moveq	r3, r2
  403ffe:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  404002:	4770      	bx	lr
  404004:	20400010 	.word	0x20400010
  404008:	20400440 	.word	0x20400440

0040400c <__swhatbuf_r>:
  40400c:	b570      	push	{r4, r5, r6, lr}
  40400e:	460c      	mov	r4, r1
  404010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404014:	2900      	cmp	r1, #0
  404016:	b090      	sub	sp, #64	; 0x40
  404018:	4615      	mov	r5, r2
  40401a:	461e      	mov	r6, r3
  40401c:	db14      	blt.n	404048 <__swhatbuf_r+0x3c>
  40401e:	aa01      	add	r2, sp, #4
  404020:	f001 f8e6 	bl	4051f0 <_fstat_r>
  404024:	2800      	cmp	r0, #0
  404026:	db0f      	blt.n	404048 <__swhatbuf_r+0x3c>
  404028:	9a02      	ldr	r2, [sp, #8]
  40402a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40402e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404032:	fab2 f282 	clz	r2, r2
  404036:	0952      	lsrs	r2, r2, #5
  404038:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40403c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404040:	6032      	str	r2, [r6, #0]
  404042:	602b      	str	r3, [r5, #0]
  404044:	b010      	add	sp, #64	; 0x40
  404046:	bd70      	pop	{r4, r5, r6, pc}
  404048:	89a2      	ldrh	r2, [r4, #12]
  40404a:	2300      	movs	r3, #0
  40404c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404050:	6033      	str	r3, [r6, #0]
  404052:	d004      	beq.n	40405e <__swhatbuf_r+0x52>
  404054:	2240      	movs	r2, #64	; 0x40
  404056:	4618      	mov	r0, r3
  404058:	602a      	str	r2, [r5, #0]
  40405a:	b010      	add	sp, #64	; 0x40
  40405c:	bd70      	pop	{r4, r5, r6, pc}
  40405e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404062:	602b      	str	r3, [r5, #0]
  404064:	b010      	add	sp, #64	; 0x40
  404066:	bd70      	pop	{r4, r5, r6, pc}

00404068 <__smakebuf_r>:
  404068:	898a      	ldrh	r2, [r1, #12]
  40406a:	0792      	lsls	r2, r2, #30
  40406c:	460b      	mov	r3, r1
  40406e:	d506      	bpl.n	40407e <__smakebuf_r+0x16>
  404070:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404074:	2101      	movs	r1, #1
  404076:	601a      	str	r2, [r3, #0]
  404078:	611a      	str	r2, [r3, #16]
  40407a:	6159      	str	r1, [r3, #20]
  40407c:	4770      	bx	lr
  40407e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404080:	b083      	sub	sp, #12
  404082:	ab01      	add	r3, sp, #4
  404084:	466a      	mov	r2, sp
  404086:	460c      	mov	r4, r1
  404088:	4605      	mov	r5, r0
  40408a:	f7ff ffbf 	bl	40400c <__swhatbuf_r>
  40408e:	9900      	ldr	r1, [sp, #0]
  404090:	4606      	mov	r6, r0
  404092:	4628      	mov	r0, r5
  404094:	f000 f834 	bl	404100 <_malloc_r>
  404098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40409c:	b1d0      	cbz	r0, 4040d4 <__smakebuf_r+0x6c>
  40409e:	9a01      	ldr	r2, [sp, #4]
  4040a0:	4f12      	ldr	r7, [pc, #72]	; (4040ec <__smakebuf_r+0x84>)
  4040a2:	9900      	ldr	r1, [sp, #0]
  4040a4:	63ef      	str	r7, [r5, #60]	; 0x3c
  4040a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4040aa:	81a3      	strh	r3, [r4, #12]
  4040ac:	6020      	str	r0, [r4, #0]
  4040ae:	6120      	str	r0, [r4, #16]
  4040b0:	6161      	str	r1, [r4, #20]
  4040b2:	b91a      	cbnz	r2, 4040bc <__smakebuf_r+0x54>
  4040b4:	4333      	orrs	r3, r6
  4040b6:	81a3      	strh	r3, [r4, #12]
  4040b8:	b003      	add	sp, #12
  4040ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4040bc:	4628      	mov	r0, r5
  4040be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4040c2:	f001 f8a9 	bl	405218 <_isatty_r>
  4040c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040ca:	2800      	cmp	r0, #0
  4040cc:	d0f2      	beq.n	4040b4 <__smakebuf_r+0x4c>
  4040ce:	f043 0301 	orr.w	r3, r3, #1
  4040d2:	e7ef      	b.n	4040b4 <__smakebuf_r+0x4c>
  4040d4:	059a      	lsls	r2, r3, #22
  4040d6:	d4ef      	bmi.n	4040b8 <__smakebuf_r+0x50>
  4040d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4040dc:	f043 0302 	orr.w	r3, r3, #2
  4040e0:	2101      	movs	r1, #1
  4040e2:	81a3      	strh	r3, [r4, #12]
  4040e4:	6022      	str	r2, [r4, #0]
  4040e6:	6122      	str	r2, [r4, #16]
  4040e8:	6161      	str	r1, [r4, #20]
  4040ea:	e7e5      	b.n	4040b8 <__smakebuf_r+0x50>
  4040ec:	004037ed 	.word	0x004037ed

004040f0 <malloc>:
  4040f0:	4b02      	ldr	r3, [pc, #8]	; (4040fc <malloc+0xc>)
  4040f2:	4601      	mov	r1, r0
  4040f4:	6818      	ldr	r0, [r3, #0]
  4040f6:	f000 b803 	b.w	404100 <_malloc_r>
  4040fa:	bf00      	nop
  4040fc:	20400010 	.word	0x20400010

00404100 <_malloc_r>:
  404100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404104:	f101 060b 	add.w	r6, r1, #11
  404108:	2e16      	cmp	r6, #22
  40410a:	b083      	sub	sp, #12
  40410c:	4605      	mov	r5, r0
  40410e:	f240 809e 	bls.w	40424e <_malloc_r+0x14e>
  404112:	f036 0607 	bics.w	r6, r6, #7
  404116:	f100 80bd 	bmi.w	404294 <_malloc_r+0x194>
  40411a:	42b1      	cmp	r1, r6
  40411c:	f200 80ba 	bhi.w	404294 <_malloc_r+0x194>
  404120:	f000 fc04 	bl	40492c <__malloc_lock>
  404124:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404128:	f0c0 8293 	bcc.w	404652 <_malloc_r+0x552>
  40412c:	0a73      	lsrs	r3, r6, #9
  40412e:	f000 80b8 	beq.w	4042a2 <_malloc_r+0x1a2>
  404132:	2b04      	cmp	r3, #4
  404134:	f200 8179 	bhi.w	40442a <_malloc_r+0x32a>
  404138:	09b3      	lsrs	r3, r6, #6
  40413a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40413e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404142:	00c3      	lsls	r3, r0, #3
  404144:	4fbf      	ldr	r7, [pc, #764]	; (404444 <_malloc_r+0x344>)
  404146:	443b      	add	r3, r7
  404148:	f1a3 0108 	sub.w	r1, r3, #8
  40414c:	685c      	ldr	r4, [r3, #4]
  40414e:	42a1      	cmp	r1, r4
  404150:	d106      	bne.n	404160 <_malloc_r+0x60>
  404152:	e00c      	b.n	40416e <_malloc_r+0x6e>
  404154:	2a00      	cmp	r2, #0
  404156:	f280 80aa 	bge.w	4042ae <_malloc_r+0x1ae>
  40415a:	68e4      	ldr	r4, [r4, #12]
  40415c:	42a1      	cmp	r1, r4
  40415e:	d006      	beq.n	40416e <_malloc_r+0x6e>
  404160:	6863      	ldr	r3, [r4, #4]
  404162:	f023 0303 	bic.w	r3, r3, #3
  404166:	1b9a      	subs	r2, r3, r6
  404168:	2a0f      	cmp	r2, #15
  40416a:	ddf3      	ble.n	404154 <_malloc_r+0x54>
  40416c:	4670      	mov	r0, lr
  40416e:	693c      	ldr	r4, [r7, #16]
  404170:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404458 <_malloc_r+0x358>
  404174:	4574      	cmp	r4, lr
  404176:	f000 81ab 	beq.w	4044d0 <_malloc_r+0x3d0>
  40417a:	6863      	ldr	r3, [r4, #4]
  40417c:	f023 0303 	bic.w	r3, r3, #3
  404180:	1b9a      	subs	r2, r3, r6
  404182:	2a0f      	cmp	r2, #15
  404184:	f300 8190 	bgt.w	4044a8 <_malloc_r+0x3a8>
  404188:	2a00      	cmp	r2, #0
  40418a:	f8c7 e014 	str.w	lr, [r7, #20]
  40418e:	f8c7 e010 	str.w	lr, [r7, #16]
  404192:	f280 809d 	bge.w	4042d0 <_malloc_r+0x1d0>
  404196:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40419a:	f080 8161 	bcs.w	404460 <_malloc_r+0x360>
  40419e:	08db      	lsrs	r3, r3, #3
  4041a0:	f103 0c01 	add.w	ip, r3, #1
  4041a4:	1099      	asrs	r1, r3, #2
  4041a6:	687a      	ldr	r2, [r7, #4]
  4041a8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4041ac:	f8c4 8008 	str.w	r8, [r4, #8]
  4041b0:	2301      	movs	r3, #1
  4041b2:	408b      	lsls	r3, r1
  4041b4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4041b8:	4313      	orrs	r3, r2
  4041ba:	3908      	subs	r1, #8
  4041bc:	60e1      	str	r1, [r4, #12]
  4041be:	607b      	str	r3, [r7, #4]
  4041c0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4041c4:	f8c8 400c 	str.w	r4, [r8, #12]
  4041c8:	1082      	asrs	r2, r0, #2
  4041ca:	2401      	movs	r4, #1
  4041cc:	4094      	lsls	r4, r2
  4041ce:	429c      	cmp	r4, r3
  4041d0:	f200 808b 	bhi.w	4042ea <_malloc_r+0x1ea>
  4041d4:	421c      	tst	r4, r3
  4041d6:	d106      	bne.n	4041e6 <_malloc_r+0xe6>
  4041d8:	f020 0003 	bic.w	r0, r0, #3
  4041dc:	0064      	lsls	r4, r4, #1
  4041de:	421c      	tst	r4, r3
  4041e0:	f100 0004 	add.w	r0, r0, #4
  4041e4:	d0fa      	beq.n	4041dc <_malloc_r+0xdc>
  4041e6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4041ea:	46cc      	mov	ip, r9
  4041ec:	4680      	mov	r8, r0
  4041ee:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4041f2:	459c      	cmp	ip, r3
  4041f4:	d107      	bne.n	404206 <_malloc_r+0x106>
  4041f6:	e16d      	b.n	4044d4 <_malloc_r+0x3d4>
  4041f8:	2a00      	cmp	r2, #0
  4041fa:	f280 817b 	bge.w	4044f4 <_malloc_r+0x3f4>
  4041fe:	68db      	ldr	r3, [r3, #12]
  404200:	459c      	cmp	ip, r3
  404202:	f000 8167 	beq.w	4044d4 <_malloc_r+0x3d4>
  404206:	6859      	ldr	r1, [r3, #4]
  404208:	f021 0103 	bic.w	r1, r1, #3
  40420c:	1b8a      	subs	r2, r1, r6
  40420e:	2a0f      	cmp	r2, #15
  404210:	ddf2      	ble.n	4041f8 <_malloc_r+0xf8>
  404212:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404216:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40421a:	9300      	str	r3, [sp, #0]
  40421c:	199c      	adds	r4, r3, r6
  40421e:	4628      	mov	r0, r5
  404220:	f046 0601 	orr.w	r6, r6, #1
  404224:	f042 0501 	orr.w	r5, r2, #1
  404228:	605e      	str	r6, [r3, #4]
  40422a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40422e:	f8cc 8008 	str.w	r8, [ip, #8]
  404232:	617c      	str	r4, [r7, #20]
  404234:	613c      	str	r4, [r7, #16]
  404236:	f8c4 e00c 	str.w	lr, [r4, #12]
  40423a:	f8c4 e008 	str.w	lr, [r4, #8]
  40423e:	6065      	str	r5, [r4, #4]
  404240:	505a      	str	r2, [r3, r1]
  404242:	f000 fb75 	bl	404930 <__malloc_unlock>
  404246:	9b00      	ldr	r3, [sp, #0]
  404248:	f103 0408 	add.w	r4, r3, #8
  40424c:	e01e      	b.n	40428c <_malloc_r+0x18c>
  40424e:	2910      	cmp	r1, #16
  404250:	d820      	bhi.n	404294 <_malloc_r+0x194>
  404252:	f000 fb6b 	bl	40492c <__malloc_lock>
  404256:	2610      	movs	r6, #16
  404258:	2318      	movs	r3, #24
  40425a:	2002      	movs	r0, #2
  40425c:	4f79      	ldr	r7, [pc, #484]	; (404444 <_malloc_r+0x344>)
  40425e:	443b      	add	r3, r7
  404260:	f1a3 0208 	sub.w	r2, r3, #8
  404264:	685c      	ldr	r4, [r3, #4]
  404266:	4294      	cmp	r4, r2
  404268:	f000 813d 	beq.w	4044e6 <_malloc_r+0x3e6>
  40426c:	6863      	ldr	r3, [r4, #4]
  40426e:	68e1      	ldr	r1, [r4, #12]
  404270:	68a6      	ldr	r6, [r4, #8]
  404272:	f023 0303 	bic.w	r3, r3, #3
  404276:	4423      	add	r3, r4
  404278:	4628      	mov	r0, r5
  40427a:	685a      	ldr	r2, [r3, #4]
  40427c:	60f1      	str	r1, [r6, #12]
  40427e:	f042 0201 	orr.w	r2, r2, #1
  404282:	608e      	str	r6, [r1, #8]
  404284:	605a      	str	r2, [r3, #4]
  404286:	f000 fb53 	bl	404930 <__malloc_unlock>
  40428a:	3408      	adds	r4, #8
  40428c:	4620      	mov	r0, r4
  40428e:	b003      	add	sp, #12
  404290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404294:	2400      	movs	r4, #0
  404296:	230c      	movs	r3, #12
  404298:	4620      	mov	r0, r4
  40429a:	602b      	str	r3, [r5, #0]
  40429c:	b003      	add	sp, #12
  40429e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042a2:	2040      	movs	r0, #64	; 0x40
  4042a4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4042a8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4042ac:	e74a      	b.n	404144 <_malloc_r+0x44>
  4042ae:	4423      	add	r3, r4
  4042b0:	68e1      	ldr	r1, [r4, #12]
  4042b2:	685a      	ldr	r2, [r3, #4]
  4042b4:	68a6      	ldr	r6, [r4, #8]
  4042b6:	f042 0201 	orr.w	r2, r2, #1
  4042ba:	60f1      	str	r1, [r6, #12]
  4042bc:	4628      	mov	r0, r5
  4042be:	608e      	str	r6, [r1, #8]
  4042c0:	605a      	str	r2, [r3, #4]
  4042c2:	f000 fb35 	bl	404930 <__malloc_unlock>
  4042c6:	3408      	adds	r4, #8
  4042c8:	4620      	mov	r0, r4
  4042ca:	b003      	add	sp, #12
  4042cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042d0:	4423      	add	r3, r4
  4042d2:	4628      	mov	r0, r5
  4042d4:	685a      	ldr	r2, [r3, #4]
  4042d6:	f042 0201 	orr.w	r2, r2, #1
  4042da:	605a      	str	r2, [r3, #4]
  4042dc:	f000 fb28 	bl	404930 <__malloc_unlock>
  4042e0:	3408      	adds	r4, #8
  4042e2:	4620      	mov	r0, r4
  4042e4:	b003      	add	sp, #12
  4042e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ea:	68bc      	ldr	r4, [r7, #8]
  4042ec:	6863      	ldr	r3, [r4, #4]
  4042ee:	f023 0803 	bic.w	r8, r3, #3
  4042f2:	45b0      	cmp	r8, r6
  4042f4:	d304      	bcc.n	404300 <_malloc_r+0x200>
  4042f6:	eba8 0306 	sub.w	r3, r8, r6
  4042fa:	2b0f      	cmp	r3, #15
  4042fc:	f300 8085 	bgt.w	40440a <_malloc_r+0x30a>
  404300:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40445c <_malloc_r+0x35c>
  404304:	4b50      	ldr	r3, [pc, #320]	; (404448 <_malloc_r+0x348>)
  404306:	f8d9 2000 	ldr.w	r2, [r9]
  40430a:	681b      	ldr	r3, [r3, #0]
  40430c:	3201      	adds	r2, #1
  40430e:	4433      	add	r3, r6
  404310:	eb04 0a08 	add.w	sl, r4, r8
  404314:	f000 8155 	beq.w	4045c2 <_malloc_r+0x4c2>
  404318:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40431c:	330f      	adds	r3, #15
  40431e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404322:	f02b 0b0f 	bic.w	fp, fp, #15
  404326:	4659      	mov	r1, fp
  404328:	4628      	mov	r0, r5
  40432a:	f000 fd3d 	bl	404da8 <_sbrk_r>
  40432e:	1c41      	adds	r1, r0, #1
  404330:	4602      	mov	r2, r0
  404332:	f000 80fc 	beq.w	40452e <_malloc_r+0x42e>
  404336:	4582      	cmp	sl, r0
  404338:	f200 80f7 	bhi.w	40452a <_malloc_r+0x42a>
  40433c:	4b43      	ldr	r3, [pc, #268]	; (40444c <_malloc_r+0x34c>)
  40433e:	6819      	ldr	r1, [r3, #0]
  404340:	4459      	add	r1, fp
  404342:	6019      	str	r1, [r3, #0]
  404344:	f000 814d 	beq.w	4045e2 <_malloc_r+0x4e2>
  404348:	f8d9 0000 	ldr.w	r0, [r9]
  40434c:	3001      	adds	r0, #1
  40434e:	bf1b      	ittet	ne
  404350:	eba2 0a0a 	subne.w	sl, r2, sl
  404354:	4451      	addne	r1, sl
  404356:	f8c9 2000 	streq.w	r2, [r9]
  40435a:	6019      	strne	r1, [r3, #0]
  40435c:	f012 0107 	ands.w	r1, r2, #7
  404360:	f000 8115 	beq.w	40458e <_malloc_r+0x48e>
  404364:	f1c1 0008 	rsb	r0, r1, #8
  404368:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40436c:	4402      	add	r2, r0
  40436e:	3108      	adds	r1, #8
  404370:	eb02 090b 	add.w	r9, r2, fp
  404374:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404378:	eba1 0909 	sub.w	r9, r1, r9
  40437c:	4649      	mov	r1, r9
  40437e:	4628      	mov	r0, r5
  404380:	9301      	str	r3, [sp, #4]
  404382:	9200      	str	r2, [sp, #0]
  404384:	f000 fd10 	bl	404da8 <_sbrk_r>
  404388:	1c43      	adds	r3, r0, #1
  40438a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40438e:	f000 8143 	beq.w	404618 <_malloc_r+0x518>
  404392:	1a80      	subs	r0, r0, r2
  404394:	4448      	add	r0, r9
  404396:	f040 0001 	orr.w	r0, r0, #1
  40439a:	6819      	ldr	r1, [r3, #0]
  40439c:	60ba      	str	r2, [r7, #8]
  40439e:	4449      	add	r1, r9
  4043a0:	42bc      	cmp	r4, r7
  4043a2:	6050      	str	r0, [r2, #4]
  4043a4:	6019      	str	r1, [r3, #0]
  4043a6:	d017      	beq.n	4043d8 <_malloc_r+0x2d8>
  4043a8:	f1b8 0f0f 	cmp.w	r8, #15
  4043ac:	f240 80fb 	bls.w	4045a6 <_malloc_r+0x4a6>
  4043b0:	6860      	ldr	r0, [r4, #4]
  4043b2:	f1a8 020c 	sub.w	r2, r8, #12
  4043b6:	f022 0207 	bic.w	r2, r2, #7
  4043ba:	eb04 0e02 	add.w	lr, r4, r2
  4043be:	f000 0001 	and.w	r0, r0, #1
  4043c2:	f04f 0c05 	mov.w	ip, #5
  4043c6:	4310      	orrs	r0, r2
  4043c8:	2a0f      	cmp	r2, #15
  4043ca:	6060      	str	r0, [r4, #4]
  4043cc:	f8ce c004 	str.w	ip, [lr, #4]
  4043d0:	f8ce c008 	str.w	ip, [lr, #8]
  4043d4:	f200 8117 	bhi.w	404606 <_malloc_r+0x506>
  4043d8:	4b1d      	ldr	r3, [pc, #116]	; (404450 <_malloc_r+0x350>)
  4043da:	68bc      	ldr	r4, [r7, #8]
  4043dc:	681a      	ldr	r2, [r3, #0]
  4043de:	4291      	cmp	r1, r2
  4043e0:	bf88      	it	hi
  4043e2:	6019      	strhi	r1, [r3, #0]
  4043e4:	4b1b      	ldr	r3, [pc, #108]	; (404454 <_malloc_r+0x354>)
  4043e6:	681a      	ldr	r2, [r3, #0]
  4043e8:	4291      	cmp	r1, r2
  4043ea:	6862      	ldr	r2, [r4, #4]
  4043ec:	bf88      	it	hi
  4043ee:	6019      	strhi	r1, [r3, #0]
  4043f0:	f022 0203 	bic.w	r2, r2, #3
  4043f4:	4296      	cmp	r6, r2
  4043f6:	eba2 0306 	sub.w	r3, r2, r6
  4043fa:	d801      	bhi.n	404400 <_malloc_r+0x300>
  4043fc:	2b0f      	cmp	r3, #15
  4043fe:	dc04      	bgt.n	40440a <_malloc_r+0x30a>
  404400:	4628      	mov	r0, r5
  404402:	f000 fa95 	bl	404930 <__malloc_unlock>
  404406:	2400      	movs	r4, #0
  404408:	e740      	b.n	40428c <_malloc_r+0x18c>
  40440a:	19a2      	adds	r2, r4, r6
  40440c:	f043 0301 	orr.w	r3, r3, #1
  404410:	f046 0601 	orr.w	r6, r6, #1
  404414:	6066      	str	r6, [r4, #4]
  404416:	4628      	mov	r0, r5
  404418:	60ba      	str	r2, [r7, #8]
  40441a:	6053      	str	r3, [r2, #4]
  40441c:	f000 fa88 	bl	404930 <__malloc_unlock>
  404420:	3408      	adds	r4, #8
  404422:	4620      	mov	r0, r4
  404424:	b003      	add	sp, #12
  404426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40442a:	2b14      	cmp	r3, #20
  40442c:	d971      	bls.n	404512 <_malloc_r+0x412>
  40442e:	2b54      	cmp	r3, #84	; 0x54
  404430:	f200 80a3 	bhi.w	40457a <_malloc_r+0x47a>
  404434:	0b33      	lsrs	r3, r6, #12
  404436:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40443a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40443e:	00c3      	lsls	r3, r0, #3
  404440:	e680      	b.n	404144 <_malloc_r+0x44>
  404442:	bf00      	nop
  404444:	204005ac 	.word	0x204005ac
  404448:	20400a84 	.word	0x20400a84
  40444c:	20400a54 	.word	0x20400a54
  404450:	20400a7c 	.word	0x20400a7c
  404454:	20400a80 	.word	0x20400a80
  404458:	204005b4 	.word	0x204005b4
  40445c:	204009b4 	.word	0x204009b4
  404460:	0a5a      	lsrs	r2, r3, #9
  404462:	2a04      	cmp	r2, #4
  404464:	d95b      	bls.n	40451e <_malloc_r+0x41e>
  404466:	2a14      	cmp	r2, #20
  404468:	f200 80ae 	bhi.w	4045c8 <_malloc_r+0x4c8>
  40446c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404470:	00c9      	lsls	r1, r1, #3
  404472:	325b      	adds	r2, #91	; 0x5b
  404474:	eb07 0c01 	add.w	ip, r7, r1
  404478:	5879      	ldr	r1, [r7, r1]
  40447a:	f1ac 0c08 	sub.w	ip, ip, #8
  40447e:	458c      	cmp	ip, r1
  404480:	f000 8088 	beq.w	404594 <_malloc_r+0x494>
  404484:	684a      	ldr	r2, [r1, #4]
  404486:	f022 0203 	bic.w	r2, r2, #3
  40448a:	4293      	cmp	r3, r2
  40448c:	d273      	bcs.n	404576 <_malloc_r+0x476>
  40448e:	6889      	ldr	r1, [r1, #8]
  404490:	458c      	cmp	ip, r1
  404492:	d1f7      	bne.n	404484 <_malloc_r+0x384>
  404494:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404498:	687b      	ldr	r3, [r7, #4]
  40449a:	60e2      	str	r2, [r4, #12]
  40449c:	f8c4 c008 	str.w	ip, [r4, #8]
  4044a0:	6094      	str	r4, [r2, #8]
  4044a2:	f8cc 400c 	str.w	r4, [ip, #12]
  4044a6:	e68f      	b.n	4041c8 <_malloc_r+0xc8>
  4044a8:	19a1      	adds	r1, r4, r6
  4044aa:	f046 0c01 	orr.w	ip, r6, #1
  4044ae:	f042 0601 	orr.w	r6, r2, #1
  4044b2:	f8c4 c004 	str.w	ip, [r4, #4]
  4044b6:	4628      	mov	r0, r5
  4044b8:	6179      	str	r1, [r7, #20]
  4044ba:	6139      	str	r1, [r7, #16]
  4044bc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4044c0:	f8c1 e008 	str.w	lr, [r1, #8]
  4044c4:	604e      	str	r6, [r1, #4]
  4044c6:	50e2      	str	r2, [r4, r3]
  4044c8:	f000 fa32 	bl	404930 <__malloc_unlock>
  4044cc:	3408      	adds	r4, #8
  4044ce:	e6dd      	b.n	40428c <_malloc_r+0x18c>
  4044d0:	687b      	ldr	r3, [r7, #4]
  4044d2:	e679      	b.n	4041c8 <_malloc_r+0xc8>
  4044d4:	f108 0801 	add.w	r8, r8, #1
  4044d8:	f018 0f03 	tst.w	r8, #3
  4044dc:	f10c 0c08 	add.w	ip, ip, #8
  4044e0:	f47f ae85 	bne.w	4041ee <_malloc_r+0xee>
  4044e4:	e02d      	b.n	404542 <_malloc_r+0x442>
  4044e6:	68dc      	ldr	r4, [r3, #12]
  4044e8:	42a3      	cmp	r3, r4
  4044ea:	bf08      	it	eq
  4044ec:	3002      	addeq	r0, #2
  4044ee:	f43f ae3e 	beq.w	40416e <_malloc_r+0x6e>
  4044f2:	e6bb      	b.n	40426c <_malloc_r+0x16c>
  4044f4:	4419      	add	r1, r3
  4044f6:	461c      	mov	r4, r3
  4044f8:	684a      	ldr	r2, [r1, #4]
  4044fa:	68db      	ldr	r3, [r3, #12]
  4044fc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404500:	f042 0201 	orr.w	r2, r2, #1
  404504:	604a      	str	r2, [r1, #4]
  404506:	4628      	mov	r0, r5
  404508:	60f3      	str	r3, [r6, #12]
  40450a:	609e      	str	r6, [r3, #8]
  40450c:	f000 fa10 	bl	404930 <__malloc_unlock>
  404510:	e6bc      	b.n	40428c <_malloc_r+0x18c>
  404512:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404516:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40451a:	00c3      	lsls	r3, r0, #3
  40451c:	e612      	b.n	404144 <_malloc_r+0x44>
  40451e:	099a      	lsrs	r2, r3, #6
  404520:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404524:	00c9      	lsls	r1, r1, #3
  404526:	3238      	adds	r2, #56	; 0x38
  404528:	e7a4      	b.n	404474 <_malloc_r+0x374>
  40452a:	42bc      	cmp	r4, r7
  40452c:	d054      	beq.n	4045d8 <_malloc_r+0x4d8>
  40452e:	68bc      	ldr	r4, [r7, #8]
  404530:	6862      	ldr	r2, [r4, #4]
  404532:	f022 0203 	bic.w	r2, r2, #3
  404536:	e75d      	b.n	4043f4 <_malloc_r+0x2f4>
  404538:	f859 3908 	ldr.w	r3, [r9], #-8
  40453c:	4599      	cmp	r9, r3
  40453e:	f040 8086 	bne.w	40464e <_malloc_r+0x54e>
  404542:	f010 0f03 	tst.w	r0, #3
  404546:	f100 30ff 	add.w	r0, r0, #4294967295
  40454a:	d1f5      	bne.n	404538 <_malloc_r+0x438>
  40454c:	687b      	ldr	r3, [r7, #4]
  40454e:	ea23 0304 	bic.w	r3, r3, r4
  404552:	607b      	str	r3, [r7, #4]
  404554:	0064      	lsls	r4, r4, #1
  404556:	429c      	cmp	r4, r3
  404558:	f63f aec7 	bhi.w	4042ea <_malloc_r+0x1ea>
  40455c:	2c00      	cmp	r4, #0
  40455e:	f43f aec4 	beq.w	4042ea <_malloc_r+0x1ea>
  404562:	421c      	tst	r4, r3
  404564:	4640      	mov	r0, r8
  404566:	f47f ae3e 	bne.w	4041e6 <_malloc_r+0xe6>
  40456a:	0064      	lsls	r4, r4, #1
  40456c:	421c      	tst	r4, r3
  40456e:	f100 0004 	add.w	r0, r0, #4
  404572:	d0fa      	beq.n	40456a <_malloc_r+0x46a>
  404574:	e637      	b.n	4041e6 <_malloc_r+0xe6>
  404576:	468c      	mov	ip, r1
  404578:	e78c      	b.n	404494 <_malloc_r+0x394>
  40457a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40457e:	d815      	bhi.n	4045ac <_malloc_r+0x4ac>
  404580:	0bf3      	lsrs	r3, r6, #15
  404582:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404586:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40458a:	00c3      	lsls	r3, r0, #3
  40458c:	e5da      	b.n	404144 <_malloc_r+0x44>
  40458e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404592:	e6ed      	b.n	404370 <_malloc_r+0x270>
  404594:	687b      	ldr	r3, [r7, #4]
  404596:	1092      	asrs	r2, r2, #2
  404598:	2101      	movs	r1, #1
  40459a:	fa01 f202 	lsl.w	r2, r1, r2
  40459e:	4313      	orrs	r3, r2
  4045a0:	607b      	str	r3, [r7, #4]
  4045a2:	4662      	mov	r2, ip
  4045a4:	e779      	b.n	40449a <_malloc_r+0x39a>
  4045a6:	2301      	movs	r3, #1
  4045a8:	6053      	str	r3, [r2, #4]
  4045aa:	e729      	b.n	404400 <_malloc_r+0x300>
  4045ac:	f240 5254 	movw	r2, #1364	; 0x554
  4045b0:	4293      	cmp	r3, r2
  4045b2:	d822      	bhi.n	4045fa <_malloc_r+0x4fa>
  4045b4:	0cb3      	lsrs	r3, r6, #18
  4045b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4045ba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4045be:	00c3      	lsls	r3, r0, #3
  4045c0:	e5c0      	b.n	404144 <_malloc_r+0x44>
  4045c2:	f103 0b10 	add.w	fp, r3, #16
  4045c6:	e6ae      	b.n	404326 <_malloc_r+0x226>
  4045c8:	2a54      	cmp	r2, #84	; 0x54
  4045ca:	d829      	bhi.n	404620 <_malloc_r+0x520>
  4045cc:	0b1a      	lsrs	r2, r3, #12
  4045ce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4045d2:	00c9      	lsls	r1, r1, #3
  4045d4:	326e      	adds	r2, #110	; 0x6e
  4045d6:	e74d      	b.n	404474 <_malloc_r+0x374>
  4045d8:	4b20      	ldr	r3, [pc, #128]	; (40465c <_malloc_r+0x55c>)
  4045da:	6819      	ldr	r1, [r3, #0]
  4045dc:	4459      	add	r1, fp
  4045de:	6019      	str	r1, [r3, #0]
  4045e0:	e6b2      	b.n	404348 <_malloc_r+0x248>
  4045e2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4045e6:	2800      	cmp	r0, #0
  4045e8:	f47f aeae 	bne.w	404348 <_malloc_r+0x248>
  4045ec:	eb08 030b 	add.w	r3, r8, fp
  4045f0:	68ba      	ldr	r2, [r7, #8]
  4045f2:	f043 0301 	orr.w	r3, r3, #1
  4045f6:	6053      	str	r3, [r2, #4]
  4045f8:	e6ee      	b.n	4043d8 <_malloc_r+0x2d8>
  4045fa:	207f      	movs	r0, #127	; 0x7f
  4045fc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404600:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404604:	e59e      	b.n	404144 <_malloc_r+0x44>
  404606:	f104 0108 	add.w	r1, r4, #8
  40460a:	4628      	mov	r0, r5
  40460c:	9300      	str	r3, [sp, #0]
  40460e:	f7ff fa41 	bl	403a94 <_free_r>
  404612:	9b00      	ldr	r3, [sp, #0]
  404614:	6819      	ldr	r1, [r3, #0]
  404616:	e6df      	b.n	4043d8 <_malloc_r+0x2d8>
  404618:	2001      	movs	r0, #1
  40461a:	f04f 0900 	mov.w	r9, #0
  40461e:	e6bc      	b.n	40439a <_malloc_r+0x29a>
  404620:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404624:	d805      	bhi.n	404632 <_malloc_r+0x532>
  404626:	0bda      	lsrs	r2, r3, #15
  404628:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40462c:	00c9      	lsls	r1, r1, #3
  40462e:	3277      	adds	r2, #119	; 0x77
  404630:	e720      	b.n	404474 <_malloc_r+0x374>
  404632:	f240 5154 	movw	r1, #1364	; 0x554
  404636:	428a      	cmp	r2, r1
  404638:	d805      	bhi.n	404646 <_malloc_r+0x546>
  40463a:	0c9a      	lsrs	r2, r3, #18
  40463c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404640:	00c9      	lsls	r1, r1, #3
  404642:	327c      	adds	r2, #124	; 0x7c
  404644:	e716      	b.n	404474 <_malloc_r+0x374>
  404646:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40464a:	227e      	movs	r2, #126	; 0x7e
  40464c:	e712      	b.n	404474 <_malloc_r+0x374>
  40464e:	687b      	ldr	r3, [r7, #4]
  404650:	e780      	b.n	404554 <_malloc_r+0x454>
  404652:	08f0      	lsrs	r0, r6, #3
  404654:	f106 0308 	add.w	r3, r6, #8
  404658:	e600      	b.n	40425c <_malloc_r+0x15c>
  40465a:	bf00      	nop
  40465c:	20400a54 	.word	0x20400a54

00404660 <__ascii_mbtowc>:
  404660:	b082      	sub	sp, #8
  404662:	b149      	cbz	r1, 404678 <__ascii_mbtowc+0x18>
  404664:	b15a      	cbz	r2, 40467e <__ascii_mbtowc+0x1e>
  404666:	b16b      	cbz	r3, 404684 <__ascii_mbtowc+0x24>
  404668:	7813      	ldrb	r3, [r2, #0]
  40466a:	600b      	str	r3, [r1, #0]
  40466c:	7812      	ldrb	r2, [r2, #0]
  40466e:	1c10      	adds	r0, r2, #0
  404670:	bf18      	it	ne
  404672:	2001      	movne	r0, #1
  404674:	b002      	add	sp, #8
  404676:	4770      	bx	lr
  404678:	a901      	add	r1, sp, #4
  40467a:	2a00      	cmp	r2, #0
  40467c:	d1f3      	bne.n	404666 <__ascii_mbtowc+0x6>
  40467e:	4610      	mov	r0, r2
  404680:	b002      	add	sp, #8
  404682:	4770      	bx	lr
  404684:	f06f 0001 	mvn.w	r0, #1
  404688:	e7f4      	b.n	404674 <__ascii_mbtowc+0x14>
  40468a:	bf00      	nop
  40468c:	0000      	movs	r0, r0
	...

00404690 <memchr>:
  404690:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404694:	2a10      	cmp	r2, #16
  404696:	db2b      	blt.n	4046f0 <memchr+0x60>
  404698:	f010 0f07 	tst.w	r0, #7
  40469c:	d008      	beq.n	4046b0 <memchr+0x20>
  40469e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4046a2:	3a01      	subs	r2, #1
  4046a4:	428b      	cmp	r3, r1
  4046a6:	d02d      	beq.n	404704 <memchr+0x74>
  4046a8:	f010 0f07 	tst.w	r0, #7
  4046ac:	b342      	cbz	r2, 404700 <memchr+0x70>
  4046ae:	d1f6      	bne.n	40469e <memchr+0xe>
  4046b0:	b4f0      	push	{r4, r5, r6, r7}
  4046b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4046b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4046ba:	f022 0407 	bic.w	r4, r2, #7
  4046be:	f07f 0700 	mvns.w	r7, #0
  4046c2:	2300      	movs	r3, #0
  4046c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4046c8:	3c08      	subs	r4, #8
  4046ca:	ea85 0501 	eor.w	r5, r5, r1
  4046ce:	ea86 0601 	eor.w	r6, r6, r1
  4046d2:	fa85 f547 	uadd8	r5, r5, r7
  4046d6:	faa3 f587 	sel	r5, r3, r7
  4046da:	fa86 f647 	uadd8	r6, r6, r7
  4046de:	faa5 f687 	sel	r6, r5, r7
  4046e2:	b98e      	cbnz	r6, 404708 <memchr+0x78>
  4046e4:	d1ee      	bne.n	4046c4 <memchr+0x34>
  4046e6:	bcf0      	pop	{r4, r5, r6, r7}
  4046e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4046ec:	f002 0207 	and.w	r2, r2, #7
  4046f0:	b132      	cbz	r2, 404700 <memchr+0x70>
  4046f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4046f6:	3a01      	subs	r2, #1
  4046f8:	ea83 0301 	eor.w	r3, r3, r1
  4046fc:	b113      	cbz	r3, 404704 <memchr+0x74>
  4046fe:	d1f8      	bne.n	4046f2 <memchr+0x62>
  404700:	2000      	movs	r0, #0
  404702:	4770      	bx	lr
  404704:	3801      	subs	r0, #1
  404706:	4770      	bx	lr
  404708:	2d00      	cmp	r5, #0
  40470a:	bf06      	itte	eq
  40470c:	4635      	moveq	r5, r6
  40470e:	3803      	subeq	r0, #3
  404710:	3807      	subne	r0, #7
  404712:	f015 0f01 	tst.w	r5, #1
  404716:	d107      	bne.n	404728 <memchr+0x98>
  404718:	3001      	adds	r0, #1
  40471a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40471e:	bf02      	ittt	eq
  404720:	3001      	addeq	r0, #1
  404722:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404726:	3001      	addeq	r0, #1
  404728:	bcf0      	pop	{r4, r5, r6, r7}
  40472a:	3801      	subs	r0, #1
  40472c:	4770      	bx	lr
  40472e:	bf00      	nop

00404730 <memcpy>:
  404730:	4684      	mov	ip, r0
  404732:	ea41 0300 	orr.w	r3, r1, r0
  404736:	f013 0303 	ands.w	r3, r3, #3
  40473a:	d16d      	bne.n	404818 <memcpy+0xe8>
  40473c:	3a40      	subs	r2, #64	; 0x40
  40473e:	d341      	bcc.n	4047c4 <memcpy+0x94>
  404740:	f851 3b04 	ldr.w	r3, [r1], #4
  404744:	f840 3b04 	str.w	r3, [r0], #4
  404748:	f851 3b04 	ldr.w	r3, [r1], #4
  40474c:	f840 3b04 	str.w	r3, [r0], #4
  404750:	f851 3b04 	ldr.w	r3, [r1], #4
  404754:	f840 3b04 	str.w	r3, [r0], #4
  404758:	f851 3b04 	ldr.w	r3, [r1], #4
  40475c:	f840 3b04 	str.w	r3, [r0], #4
  404760:	f851 3b04 	ldr.w	r3, [r1], #4
  404764:	f840 3b04 	str.w	r3, [r0], #4
  404768:	f851 3b04 	ldr.w	r3, [r1], #4
  40476c:	f840 3b04 	str.w	r3, [r0], #4
  404770:	f851 3b04 	ldr.w	r3, [r1], #4
  404774:	f840 3b04 	str.w	r3, [r0], #4
  404778:	f851 3b04 	ldr.w	r3, [r1], #4
  40477c:	f840 3b04 	str.w	r3, [r0], #4
  404780:	f851 3b04 	ldr.w	r3, [r1], #4
  404784:	f840 3b04 	str.w	r3, [r0], #4
  404788:	f851 3b04 	ldr.w	r3, [r1], #4
  40478c:	f840 3b04 	str.w	r3, [r0], #4
  404790:	f851 3b04 	ldr.w	r3, [r1], #4
  404794:	f840 3b04 	str.w	r3, [r0], #4
  404798:	f851 3b04 	ldr.w	r3, [r1], #4
  40479c:	f840 3b04 	str.w	r3, [r0], #4
  4047a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047a4:	f840 3b04 	str.w	r3, [r0], #4
  4047a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ac:	f840 3b04 	str.w	r3, [r0], #4
  4047b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047b4:	f840 3b04 	str.w	r3, [r0], #4
  4047b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047bc:	f840 3b04 	str.w	r3, [r0], #4
  4047c0:	3a40      	subs	r2, #64	; 0x40
  4047c2:	d2bd      	bcs.n	404740 <memcpy+0x10>
  4047c4:	3230      	adds	r2, #48	; 0x30
  4047c6:	d311      	bcc.n	4047ec <memcpy+0xbc>
  4047c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047cc:	f840 3b04 	str.w	r3, [r0], #4
  4047d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047d4:	f840 3b04 	str.w	r3, [r0], #4
  4047d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047dc:	f840 3b04 	str.w	r3, [r0], #4
  4047e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047e4:	f840 3b04 	str.w	r3, [r0], #4
  4047e8:	3a10      	subs	r2, #16
  4047ea:	d2ed      	bcs.n	4047c8 <memcpy+0x98>
  4047ec:	320c      	adds	r2, #12
  4047ee:	d305      	bcc.n	4047fc <memcpy+0xcc>
  4047f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047f4:	f840 3b04 	str.w	r3, [r0], #4
  4047f8:	3a04      	subs	r2, #4
  4047fa:	d2f9      	bcs.n	4047f0 <memcpy+0xc0>
  4047fc:	3204      	adds	r2, #4
  4047fe:	d008      	beq.n	404812 <memcpy+0xe2>
  404800:	07d2      	lsls	r2, r2, #31
  404802:	bf1c      	itt	ne
  404804:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404808:	f800 3b01 	strbne.w	r3, [r0], #1
  40480c:	d301      	bcc.n	404812 <memcpy+0xe2>
  40480e:	880b      	ldrh	r3, [r1, #0]
  404810:	8003      	strh	r3, [r0, #0]
  404812:	4660      	mov	r0, ip
  404814:	4770      	bx	lr
  404816:	bf00      	nop
  404818:	2a08      	cmp	r2, #8
  40481a:	d313      	bcc.n	404844 <memcpy+0x114>
  40481c:	078b      	lsls	r3, r1, #30
  40481e:	d08d      	beq.n	40473c <memcpy+0xc>
  404820:	f010 0303 	ands.w	r3, r0, #3
  404824:	d08a      	beq.n	40473c <memcpy+0xc>
  404826:	f1c3 0304 	rsb	r3, r3, #4
  40482a:	1ad2      	subs	r2, r2, r3
  40482c:	07db      	lsls	r3, r3, #31
  40482e:	bf1c      	itt	ne
  404830:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404834:	f800 3b01 	strbne.w	r3, [r0], #1
  404838:	d380      	bcc.n	40473c <memcpy+0xc>
  40483a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40483e:	f820 3b02 	strh.w	r3, [r0], #2
  404842:	e77b      	b.n	40473c <memcpy+0xc>
  404844:	3a04      	subs	r2, #4
  404846:	d3d9      	bcc.n	4047fc <memcpy+0xcc>
  404848:	3a01      	subs	r2, #1
  40484a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40484e:	f800 3b01 	strb.w	r3, [r0], #1
  404852:	d2f9      	bcs.n	404848 <memcpy+0x118>
  404854:	780b      	ldrb	r3, [r1, #0]
  404856:	7003      	strb	r3, [r0, #0]
  404858:	784b      	ldrb	r3, [r1, #1]
  40485a:	7043      	strb	r3, [r0, #1]
  40485c:	788b      	ldrb	r3, [r1, #2]
  40485e:	7083      	strb	r3, [r0, #2]
  404860:	4660      	mov	r0, ip
  404862:	4770      	bx	lr

00404864 <memmove>:
  404864:	4288      	cmp	r0, r1
  404866:	b5f0      	push	{r4, r5, r6, r7, lr}
  404868:	d90d      	bls.n	404886 <memmove+0x22>
  40486a:	188b      	adds	r3, r1, r2
  40486c:	4298      	cmp	r0, r3
  40486e:	d20a      	bcs.n	404886 <memmove+0x22>
  404870:	1884      	adds	r4, r0, r2
  404872:	2a00      	cmp	r2, #0
  404874:	d051      	beq.n	40491a <memmove+0xb6>
  404876:	4622      	mov	r2, r4
  404878:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40487c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404880:	4299      	cmp	r1, r3
  404882:	d1f9      	bne.n	404878 <memmove+0x14>
  404884:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404886:	2a0f      	cmp	r2, #15
  404888:	d948      	bls.n	40491c <memmove+0xb8>
  40488a:	ea41 0300 	orr.w	r3, r1, r0
  40488e:	079b      	lsls	r3, r3, #30
  404890:	d146      	bne.n	404920 <memmove+0xbc>
  404892:	f100 0410 	add.w	r4, r0, #16
  404896:	f101 0310 	add.w	r3, r1, #16
  40489a:	4615      	mov	r5, r2
  40489c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4048a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4048a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4048a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4048ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4048b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4048b4:	3d10      	subs	r5, #16
  4048b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4048ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4048be:	2d0f      	cmp	r5, #15
  4048c0:	f103 0310 	add.w	r3, r3, #16
  4048c4:	f104 0410 	add.w	r4, r4, #16
  4048c8:	d8e8      	bhi.n	40489c <memmove+0x38>
  4048ca:	f1a2 0310 	sub.w	r3, r2, #16
  4048ce:	f023 030f 	bic.w	r3, r3, #15
  4048d2:	f002 0e0f 	and.w	lr, r2, #15
  4048d6:	3310      	adds	r3, #16
  4048d8:	f1be 0f03 	cmp.w	lr, #3
  4048dc:	4419      	add	r1, r3
  4048de:	4403      	add	r3, r0
  4048e0:	d921      	bls.n	404926 <memmove+0xc2>
  4048e2:	1f1e      	subs	r6, r3, #4
  4048e4:	460d      	mov	r5, r1
  4048e6:	4674      	mov	r4, lr
  4048e8:	3c04      	subs	r4, #4
  4048ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4048ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4048f2:	2c03      	cmp	r4, #3
  4048f4:	d8f8      	bhi.n	4048e8 <memmove+0x84>
  4048f6:	f1ae 0404 	sub.w	r4, lr, #4
  4048fa:	f024 0403 	bic.w	r4, r4, #3
  4048fe:	3404      	adds	r4, #4
  404900:	4421      	add	r1, r4
  404902:	4423      	add	r3, r4
  404904:	f002 0203 	and.w	r2, r2, #3
  404908:	b162      	cbz	r2, 404924 <memmove+0xc0>
  40490a:	3b01      	subs	r3, #1
  40490c:	440a      	add	r2, r1
  40490e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404912:	f803 4f01 	strb.w	r4, [r3, #1]!
  404916:	428a      	cmp	r2, r1
  404918:	d1f9      	bne.n	40490e <memmove+0xaa>
  40491a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40491c:	4603      	mov	r3, r0
  40491e:	e7f3      	b.n	404908 <memmove+0xa4>
  404920:	4603      	mov	r3, r0
  404922:	e7f2      	b.n	40490a <memmove+0xa6>
  404924:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404926:	4672      	mov	r2, lr
  404928:	e7ee      	b.n	404908 <memmove+0xa4>
  40492a:	bf00      	nop

0040492c <__malloc_lock>:
  40492c:	4770      	bx	lr
  40492e:	bf00      	nop

00404930 <__malloc_unlock>:
  404930:	4770      	bx	lr
  404932:	bf00      	nop

00404934 <_realloc_r>:
  404934:	2900      	cmp	r1, #0
  404936:	f000 8095 	beq.w	404a64 <_realloc_r+0x130>
  40493a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40493e:	460d      	mov	r5, r1
  404940:	4616      	mov	r6, r2
  404942:	b083      	sub	sp, #12
  404944:	4680      	mov	r8, r0
  404946:	f106 070b 	add.w	r7, r6, #11
  40494a:	f7ff ffef 	bl	40492c <__malloc_lock>
  40494e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404952:	2f16      	cmp	r7, #22
  404954:	f02e 0403 	bic.w	r4, lr, #3
  404958:	f1a5 0908 	sub.w	r9, r5, #8
  40495c:	d83c      	bhi.n	4049d8 <_realloc_r+0xa4>
  40495e:	2210      	movs	r2, #16
  404960:	4617      	mov	r7, r2
  404962:	42be      	cmp	r6, r7
  404964:	d83d      	bhi.n	4049e2 <_realloc_r+0xae>
  404966:	4294      	cmp	r4, r2
  404968:	da43      	bge.n	4049f2 <_realloc_r+0xbe>
  40496a:	4bc4      	ldr	r3, [pc, #784]	; (404c7c <_realloc_r+0x348>)
  40496c:	6899      	ldr	r1, [r3, #8]
  40496e:	eb09 0004 	add.w	r0, r9, r4
  404972:	4288      	cmp	r0, r1
  404974:	f000 80b4 	beq.w	404ae0 <_realloc_r+0x1ac>
  404978:	6843      	ldr	r3, [r0, #4]
  40497a:	f023 0101 	bic.w	r1, r3, #1
  40497e:	4401      	add	r1, r0
  404980:	6849      	ldr	r1, [r1, #4]
  404982:	07c9      	lsls	r1, r1, #31
  404984:	d54c      	bpl.n	404a20 <_realloc_r+0xec>
  404986:	f01e 0f01 	tst.w	lr, #1
  40498a:	f000 809b 	beq.w	404ac4 <_realloc_r+0x190>
  40498e:	4631      	mov	r1, r6
  404990:	4640      	mov	r0, r8
  404992:	f7ff fbb5 	bl	404100 <_malloc_r>
  404996:	4606      	mov	r6, r0
  404998:	2800      	cmp	r0, #0
  40499a:	d03a      	beq.n	404a12 <_realloc_r+0xde>
  40499c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4049a0:	f023 0301 	bic.w	r3, r3, #1
  4049a4:	444b      	add	r3, r9
  4049a6:	f1a0 0208 	sub.w	r2, r0, #8
  4049aa:	429a      	cmp	r2, r3
  4049ac:	f000 8121 	beq.w	404bf2 <_realloc_r+0x2be>
  4049b0:	1f22      	subs	r2, r4, #4
  4049b2:	2a24      	cmp	r2, #36	; 0x24
  4049b4:	f200 8107 	bhi.w	404bc6 <_realloc_r+0x292>
  4049b8:	2a13      	cmp	r2, #19
  4049ba:	f200 80db 	bhi.w	404b74 <_realloc_r+0x240>
  4049be:	4603      	mov	r3, r0
  4049c0:	462a      	mov	r2, r5
  4049c2:	6811      	ldr	r1, [r2, #0]
  4049c4:	6019      	str	r1, [r3, #0]
  4049c6:	6851      	ldr	r1, [r2, #4]
  4049c8:	6059      	str	r1, [r3, #4]
  4049ca:	6892      	ldr	r2, [r2, #8]
  4049cc:	609a      	str	r2, [r3, #8]
  4049ce:	4629      	mov	r1, r5
  4049d0:	4640      	mov	r0, r8
  4049d2:	f7ff f85f 	bl	403a94 <_free_r>
  4049d6:	e01c      	b.n	404a12 <_realloc_r+0xde>
  4049d8:	f027 0707 	bic.w	r7, r7, #7
  4049dc:	2f00      	cmp	r7, #0
  4049de:	463a      	mov	r2, r7
  4049e0:	dabf      	bge.n	404962 <_realloc_r+0x2e>
  4049e2:	2600      	movs	r6, #0
  4049e4:	230c      	movs	r3, #12
  4049e6:	4630      	mov	r0, r6
  4049e8:	f8c8 3000 	str.w	r3, [r8]
  4049ec:	b003      	add	sp, #12
  4049ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049f2:	462e      	mov	r6, r5
  4049f4:	1be3      	subs	r3, r4, r7
  4049f6:	2b0f      	cmp	r3, #15
  4049f8:	d81e      	bhi.n	404a38 <_realloc_r+0x104>
  4049fa:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4049fe:	f003 0301 	and.w	r3, r3, #1
  404a02:	4323      	orrs	r3, r4
  404a04:	444c      	add	r4, r9
  404a06:	f8c9 3004 	str.w	r3, [r9, #4]
  404a0a:	6863      	ldr	r3, [r4, #4]
  404a0c:	f043 0301 	orr.w	r3, r3, #1
  404a10:	6063      	str	r3, [r4, #4]
  404a12:	4640      	mov	r0, r8
  404a14:	f7ff ff8c 	bl	404930 <__malloc_unlock>
  404a18:	4630      	mov	r0, r6
  404a1a:	b003      	add	sp, #12
  404a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a20:	f023 0303 	bic.w	r3, r3, #3
  404a24:	18e1      	adds	r1, r4, r3
  404a26:	4291      	cmp	r1, r2
  404a28:	db1f      	blt.n	404a6a <_realloc_r+0x136>
  404a2a:	68c3      	ldr	r3, [r0, #12]
  404a2c:	6882      	ldr	r2, [r0, #8]
  404a2e:	462e      	mov	r6, r5
  404a30:	60d3      	str	r3, [r2, #12]
  404a32:	460c      	mov	r4, r1
  404a34:	609a      	str	r2, [r3, #8]
  404a36:	e7dd      	b.n	4049f4 <_realloc_r+0xc0>
  404a38:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404a3c:	eb09 0107 	add.w	r1, r9, r7
  404a40:	f002 0201 	and.w	r2, r2, #1
  404a44:	444c      	add	r4, r9
  404a46:	f043 0301 	orr.w	r3, r3, #1
  404a4a:	4317      	orrs	r7, r2
  404a4c:	f8c9 7004 	str.w	r7, [r9, #4]
  404a50:	604b      	str	r3, [r1, #4]
  404a52:	6863      	ldr	r3, [r4, #4]
  404a54:	f043 0301 	orr.w	r3, r3, #1
  404a58:	3108      	adds	r1, #8
  404a5a:	6063      	str	r3, [r4, #4]
  404a5c:	4640      	mov	r0, r8
  404a5e:	f7ff f819 	bl	403a94 <_free_r>
  404a62:	e7d6      	b.n	404a12 <_realloc_r+0xde>
  404a64:	4611      	mov	r1, r2
  404a66:	f7ff bb4b 	b.w	404100 <_malloc_r>
  404a6a:	f01e 0f01 	tst.w	lr, #1
  404a6e:	d18e      	bne.n	40498e <_realloc_r+0x5a>
  404a70:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404a74:	eba9 0a01 	sub.w	sl, r9, r1
  404a78:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a7c:	f021 0103 	bic.w	r1, r1, #3
  404a80:	440b      	add	r3, r1
  404a82:	4423      	add	r3, r4
  404a84:	4293      	cmp	r3, r2
  404a86:	db25      	blt.n	404ad4 <_realloc_r+0x1a0>
  404a88:	68c2      	ldr	r2, [r0, #12]
  404a8a:	6881      	ldr	r1, [r0, #8]
  404a8c:	4656      	mov	r6, sl
  404a8e:	60ca      	str	r2, [r1, #12]
  404a90:	6091      	str	r1, [r2, #8]
  404a92:	f8da 100c 	ldr.w	r1, [sl, #12]
  404a96:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404a9a:	1f22      	subs	r2, r4, #4
  404a9c:	2a24      	cmp	r2, #36	; 0x24
  404a9e:	60c1      	str	r1, [r0, #12]
  404aa0:	6088      	str	r0, [r1, #8]
  404aa2:	f200 8094 	bhi.w	404bce <_realloc_r+0x29a>
  404aa6:	2a13      	cmp	r2, #19
  404aa8:	d96f      	bls.n	404b8a <_realloc_r+0x256>
  404aaa:	6829      	ldr	r1, [r5, #0]
  404aac:	f8ca 1008 	str.w	r1, [sl, #8]
  404ab0:	6869      	ldr	r1, [r5, #4]
  404ab2:	f8ca 100c 	str.w	r1, [sl, #12]
  404ab6:	2a1b      	cmp	r2, #27
  404ab8:	f200 80a2 	bhi.w	404c00 <_realloc_r+0x2cc>
  404abc:	3508      	adds	r5, #8
  404abe:	f10a 0210 	add.w	r2, sl, #16
  404ac2:	e063      	b.n	404b8c <_realloc_r+0x258>
  404ac4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404ac8:	eba9 0a03 	sub.w	sl, r9, r3
  404acc:	f8da 1004 	ldr.w	r1, [sl, #4]
  404ad0:	f021 0103 	bic.w	r1, r1, #3
  404ad4:	1863      	adds	r3, r4, r1
  404ad6:	4293      	cmp	r3, r2
  404ad8:	f6ff af59 	blt.w	40498e <_realloc_r+0x5a>
  404adc:	4656      	mov	r6, sl
  404ade:	e7d8      	b.n	404a92 <_realloc_r+0x15e>
  404ae0:	6841      	ldr	r1, [r0, #4]
  404ae2:	f021 0b03 	bic.w	fp, r1, #3
  404ae6:	44a3      	add	fp, r4
  404ae8:	f107 0010 	add.w	r0, r7, #16
  404aec:	4583      	cmp	fp, r0
  404aee:	da56      	bge.n	404b9e <_realloc_r+0x26a>
  404af0:	f01e 0f01 	tst.w	lr, #1
  404af4:	f47f af4b 	bne.w	40498e <_realloc_r+0x5a>
  404af8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404afc:	eba9 0a01 	sub.w	sl, r9, r1
  404b00:	f8da 1004 	ldr.w	r1, [sl, #4]
  404b04:	f021 0103 	bic.w	r1, r1, #3
  404b08:	448b      	add	fp, r1
  404b0a:	4558      	cmp	r0, fp
  404b0c:	dce2      	bgt.n	404ad4 <_realloc_r+0x1a0>
  404b0e:	4656      	mov	r6, sl
  404b10:	f8da 100c 	ldr.w	r1, [sl, #12]
  404b14:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404b18:	1f22      	subs	r2, r4, #4
  404b1a:	2a24      	cmp	r2, #36	; 0x24
  404b1c:	60c1      	str	r1, [r0, #12]
  404b1e:	6088      	str	r0, [r1, #8]
  404b20:	f200 808f 	bhi.w	404c42 <_realloc_r+0x30e>
  404b24:	2a13      	cmp	r2, #19
  404b26:	f240 808a 	bls.w	404c3e <_realloc_r+0x30a>
  404b2a:	6829      	ldr	r1, [r5, #0]
  404b2c:	f8ca 1008 	str.w	r1, [sl, #8]
  404b30:	6869      	ldr	r1, [r5, #4]
  404b32:	f8ca 100c 	str.w	r1, [sl, #12]
  404b36:	2a1b      	cmp	r2, #27
  404b38:	f200 808a 	bhi.w	404c50 <_realloc_r+0x31c>
  404b3c:	3508      	adds	r5, #8
  404b3e:	f10a 0210 	add.w	r2, sl, #16
  404b42:	6829      	ldr	r1, [r5, #0]
  404b44:	6011      	str	r1, [r2, #0]
  404b46:	6869      	ldr	r1, [r5, #4]
  404b48:	6051      	str	r1, [r2, #4]
  404b4a:	68a9      	ldr	r1, [r5, #8]
  404b4c:	6091      	str	r1, [r2, #8]
  404b4e:	eb0a 0107 	add.w	r1, sl, r7
  404b52:	ebab 0207 	sub.w	r2, fp, r7
  404b56:	f042 0201 	orr.w	r2, r2, #1
  404b5a:	6099      	str	r1, [r3, #8]
  404b5c:	604a      	str	r2, [r1, #4]
  404b5e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404b62:	f003 0301 	and.w	r3, r3, #1
  404b66:	431f      	orrs	r7, r3
  404b68:	4640      	mov	r0, r8
  404b6a:	f8ca 7004 	str.w	r7, [sl, #4]
  404b6e:	f7ff fedf 	bl	404930 <__malloc_unlock>
  404b72:	e751      	b.n	404a18 <_realloc_r+0xe4>
  404b74:	682b      	ldr	r3, [r5, #0]
  404b76:	6003      	str	r3, [r0, #0]
  404b78:	686b      	ldr	r3, [r5, #4]
  404b7a:	6043      	str	r3, [r0, #4]
  404b7c:	2a1b      	cmp	r2, #27
  404b7e:	d82d      	bhi.n	404bdc <_realloc_r+0x2a8>
  404b80:	f100 0308 	add.w	r3, r0, #8
  404b84:	f105 0208 	add.w	r2, r5, #8
  404b88:	e71b      	b.n	4049c2 <_realloc_r+0x8e>
  404b8a:	4632      	mov	r2, r6
  404b8c:	6829      	ldr	r1, [r5, #0]
  404b8e:	6011      	str	r1, [r2, #0]
  404b90:	6869      	ldr	r1, [r5, #4]
  404b92:	6051      	str	r1, [r2, #4]
  404b94:	68a9      	ldr	r1, [r5, #8]
  404b96:	6091      	str	r1, [r2, #8]
  404b98:	461c      	mov	r4, r3
  404b9a:	46d1      	mov	r9, sl
  404b9c:	e72a      	b.n	4049f4 <_realloc_r+0xc0>
  404b9e:	eb09 0107 	add.w	r1, r9, r7
  404ba2:	ebab 0b07 	sub.w	fp, fp, r7
  404ba6:	f04b 0201 	orr.w	r2, fp, #1
  404baa:	6099      	str	r1, [r3, #8]
  404bac:	604a      	str	r2, [r1, #4]
  404bae:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404bb2:	f003 0301 	and.w	r3, r3, #1
  404bb6:	431f      	orrs	r7, r3
  404bb8:	4640      	mov	r0, r8
  404bba:	f845 7c04 	str.w	r7, [r5, #-4]
  404bbe:	f7ff feb7 	bl	404930 <__malloc_unlock>
  404bc2:	462e      	mov	r6, r5
  404bc4:	e728      	b.n	404a18 <_realloc_r+0xe4>
  404bc6:	4629      	mov	r1, r5
  404bc8:	f7ff fe4c 	bl	404864 <memmove>
  404bcc:	e6ff      	b.n	4049ce <_realloc_r+0x9a>
  404bce:	4629      	mov	r1, r5
  404bd0:	4630      	mov	r0, r6
  404bd2:	461c      	mov	r4, r3
  404bd4:	46d1      	mov	r9, sl
  404bd6:	f7ff fe45 	bl	404864 <memmove>
  404bda:	e70b      	b.n	4049f4 <_realloc_r+0xc0>
  404bdc:	68ab      	ldr	r3, [r5, #8]
  404bde:	6083      	str	r3, [r0, #8]
  404be0:	68eb      	ldr	r3, [r5, #12]
  404be2:	60c3      	str	r3, [r0, #12]
  404be4:	2a24      	cmp	r2, #36	; 0x24
  404be6:	d017      	beq.n	404c18 <_realloc_r+0x2e4>
  404be8:	f100 0310 	add.w	r3, r0, #16
  404bec:	f105 0210 	add.w	r2, r5, #16
  404bf0:	e6e7      	b.n	4049c2 <_realloc_r+0x8e>
  404bf2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404bf6:	f023 0303 	bic.w	r3, r3, #3
  404bfa:	441c      	add	r4, r3
  404bfc:	462e      	mov	r6, r5
  404bfe:	e6f9      	b.n	4049f4 <_realloc_r+0xc0>
  404c00:	68a9      	ldr	r1, [r5, #8]
  404c02:	f8ca 1010 	str.w	r1, [sl, #16]
  404c06:	68e9      	ldr	r1, [r5, #12]
  404c08:	f8ca 1014 	str.w	r1, [sl, #20]
  404c0c:	2a24      	cmp	r2, #36	; 0x24
  404c0e:	d00c      	beq.n	404c2a <_realloc_r+0x2f6>
  404c10:	3510      	adds	r5, #16
  404c12:	f10a 0218 	add.w	r2, sl, #24
  404c16:	e7b9      	b.n	404b8c <_realloc_r+0x258>
  404c18:	692b      	ldr	r3, [r5, #16]
  404c1a:	6103      	str	r3, [r0, #16]
  404c1c:	696b      	ldr	r3, [r5, #20]
  404c1e:	6143      	str	r3, [r0, #20]
  404c20:	f105 0218 	add.w	r2, r5, #24
  404c24:	f100 0318 	add.w	r3, r0, #24
  404c28:	e6cb      	b.n	4049c2 <_realloc_r+0x8e>
  404c2a:	692a      	ldr	r2, [r5, #16]
  404c2c:	f8ca 2018 	str.w	r2, [sl, #24]
  404c30:	696a      	ldr	r2, [r5, #20]
  404c32:	f8ca 201c 	str.w	r2, [sl, #28]
  404c36:	3518      	adds	r5, #24
  404c38:	f10a 0220 	add.w	r2, sl, #32
  404c3c:	e7a6      	b.n	404b8c <_realloc_r+0x258>
  404c3e:	4632      	mov	r2, r6
  404c40:	e77f      	b.n	404b42 <_realloc_r+0x20e>
  404c42:	4629      	mov	r1, r5
  404c44:	4630      	mov	r0, r6
  404c46:	9301      	str	r3, [sp, #4]
  404c48:	f7ff fe0c 	bl	404864 <memmove>
  404c4c:	9b01      	ldr	r3, [sp, #4]
  404c4e:	e77e      	b.n	404b4e <_realloc_r+0x21a>
  404c50:	68a9      	ldr	r1, [r5, #8]
  404c52:	f8ca 1010 	str.w	r1, [sl, #16]
  404c56:	68e9      	ldr	r1, [r5, #12]
  404c58:	f8ca 1014 	str.w	r1, [sl, #20]
  404c5c:	2a24      	cmp	r2, #36	; 0x24
  404c5e:	d003      	beq.n	404c68 <_realloc_r+0x334>
  404c60:	3510      	adds	r5, #16
  404c62:	f10a 0218 	add.w	r2, sl, #24
  404c66:	e76c      	b.n	404b42 <_realloc_r+0x20e>
  404c68:	692a      	ldr	r2, [r5, #16]
  404c6a:	f8ca 2018 	str.w	r2, [sl, #24]
  404c6e:	696a      	ldr	r2, [r5, #20]
  404c70:	f8ca 201c 	str.w	r2, [sl, #28]
  404c74:	3518      	adds	r5, #24
  404c76:	f10a 0220 	add.w	r2, sl, #32
  404c7a:	e762      	b.n	404b42 <_realloc_r+0x20e>
  404c7c:	204005ac 	.word	0x204005ac

00404c80 <lflush>:
  404c80:	8983      	ldrh	r3, [r0, #12]
  404c82:	f003 0309 	and.w	r3, r3, #9
  404c86:	2b09      	cmp	r3, #9
  404c88:	d001      	beq.n	404c8e <lflush+0xe>
  404c8a:	2000      	movs	r0, #0
  404c8c:	4770      	bx	lr
  404c8e:	f7fe bd9b 	b.w	4037c8 <fflush>
  404c92:	bf00      	nop

00404c94 <__srefill_r>:
  404c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404c96:	460c      	mov	r4, r1
  404c98:	4605      	mov	r5, r0
  404c9a:	b110      	cbz	r0, 404ca2 <__srefill_r+0xe>
  404c9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c9e:	2b00      	cmp	r3, #0
  404ca0:	d045      	beq.n	404d2e <__srefill_r+0x9a>
  404ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ca6:	b29a      	uxth	r2, r3
  404ca8:	0497      	lsls	r7, r2, #18
  404caa:	d407      	bmi.n	404cbc <__srefill_r+0x28>
  404cac:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404cae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404cb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404cb6:	6662      	str	r2, [r4, #100]	; 0x64
  404cb8:	81a3      	strh	r3, [r4, #12]
  404cba:	b29a      	uxth	r2, r3
  404cbc:	2100      	movs	r1, #0
  404cbe:	0696      	lsls	r6, r2, #26
  404cc0:	6061      	str	r1, [r4, #4]
  404cc2:	d431      	bmi.n	404d28 <__srefill_r+0x94>
  404cc4:	0750      	lsls	r0, r2, #29
  404cc6:	d522      	bpl.n	404d0e <__srefill_r+0x7a>
  404cc8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404cca:	b161      	cbz	r1, 404ce6 <__srefill_r+0x52>
  404ccc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404cd0:	4299      	cmp	r1, r3
  404cd2:	d002      	beq.n	404cda <__srefill_r+0x46>
  404cd4:	4628      	mov	r0, r5
  404cd6:	f7fe fedd 	bl	403a94 <_free_r>
  404cda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404cdc:	6063      	str	r3, [r4, #4]
  404cde:	2000      	movs	r0, #0
  404ce0:	6320      	str	r0, [r4, #48]	; 0x30
  404ce2:	2b00      	cmp	r3, #0
  404ce4:	d13f      	bne.n	404d66 <__srefill_r+0xd2>
  404ce6:	6923      	ldr	r3, [r4, #16]
  404ce8:	2b00      	cmp	r3, #0
  404cea:	d04c      	beq.n	404d86 <__srefill_r+0xf2>
  404cec:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  404cf0:	b2be      	uxth	r6, r7
  404cf2:	07b3      	lsls	r3, r6, #30
  404cf4:	d11e      	bne.n	404d34 <__srefill_r+0xa0>
  404cf6:	6922      	ldr	r2, [r4, #16]
  404cf8:	6022      	str	r2, [r4, #0]
  404cfa:	4628      	mov	r0, r5
  404cfc:	6963      	ldr	r3, [r4, #20]
  404cfe:	6a25      	ldr	r5, [r4, #32]
  404d00:	69e1      	ldr	r1, [r4, #28]
  404d02:	47a8      	blx	r5
  404d04:	2800      	cmp	r0, #0
  404d06:	6060      	str	r0, [r4, #4]
  404d08:	dd09      	ble.n	404d1e <__srefill_r+0x8a>
  404d0a:	2000      	movs	r0, #0
  404d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d0e:	06d1      	lsls	r1, r2, #27
  404d10:	d53e      	bpl.n	404d90 <__srefill_r+0xfc>
  404d12:	0712      	lsls	r2, r2, #28
  404d14:	d42a      	bmi.n	404d6c <__srefill_r+0xd8>
  404d16:	f043 0304 	orr.w	r3, r3, #4
  404d1a:	81a3      	strh	r3, [r4, #12]
  404d1c:	e7e3      	b.n	404ce6 <__srefill_r+0x52>
  404d1e:	89a3      	ldrh	r3, [r4, #12]
  404d20:	d119      	bne.n	404d56 <__srefill_r+0xc2>
  404d22:	f043 0320 	orr.w	r3, r3, #32
  404d26:	81a3      	strh	r3, [r4, #12]
  404d28:	f04f 30ff 	mov.w	r0, #4294967295
  404d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d2e:	f7fe fddb 	bl	4038e8 <__sinit>
  404d32:	e7b6      	b.n	404ca2 <__srefill_r+0xe>
  404d34:	4b1a      	ldr	r3, [pc, #104]	; (404da0 <__srefill_r+0x10c>)
  404d36:	491b      	ldr	r1, [pc, #108]	; (404da4 <__srefill_r+0x110>)
  404d38:	6818      	ldr	r0, [r3, #0]
  404d3a:	2301      	movs	r3, #1
  404d3c:	81a3      	strh	r3, [r4, #12]
  404d3e:	f006 0609 	and.w	r6, r6, #9
  404d42:	f7ff f905 	bl	403f50 <_fwalk>
  404d46:	2e09      	cmp	r6, #9
  404d48:	81a7      	strh	r7, [r4, #12]
  404d4a:	d1d4      	bne.n	404cf6 <__srefill_r+0x62>
  404d4c:	4621      	mov	r1, r4
  404d4e:	4628      	mov	r0, r5
  404d50:	f7fe fc84 	bl	40365c <__sflush_r>
  404d54:	e7cf      	b.n	404cf6 <__srefill_r+0x62>
  404d56:	2200      	movs	r2, #0
  404d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404d5c:	81a3      	strh	r3, [r4, #12]
  404d5e:	6062      	str	r2, [r4, #4]
  404d60:	f04f 30ff 	mov.w	r0, #4294967295
  404d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d66:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404d68:	6023      	str	r3, [r4, #0]
  404d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d6c:	4621      	mov	r1, r4
  404d6e:	4628      	mov	r0, r5
  404d70:	f7fe fd14 	bl	40379c <_fflush_r>
  404d74:	2800      	cmp	r0, #0
  404d76:	d1d7      	bne.n	404d28 <__srefill_r+0x94>
  404d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d7c:	60a0      	str	r0, [r4, #8]
  404d7e:	61a0      	str	r0, [r4, #24]
  404d80:	f023 0308 	bic.w	r3, r3, #8
  404d84:	e7c7      	b.n	404d16 <__srefill_r+0x82>
  404d86:	4621      	mov	r1, r4
  404d88:	4628      	mov	r0, r5
  404d8a:	f7ff f96d 	bl	404068 <__smakebuf_r>
  404d8e:	e7ad      	b.n	404cec <__srefill_r+0x58>
  404d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404d94:	2209      	movs	r2, #9
  404d96:	602a      	str	r2, [r5, #0]
  404d98:	f04f 30ff 	mov.w	r0, #4294967295
  404d9c:	81a3      	strh	r3, [r4, #12]
  404d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404da0:	004052c4 	.word	0x004052c4
  404da4:	00404c81 	.word	0x00404c81

00404da8 <_sbrk_r>:
  404da8:	b538      	push	{r3, r4, r5, lr}
  404daa:	4c07      	ldr	r4, [pc, #28]	; (404dc8 <_sbrk_r+0x20>)
  404dac:	2300      	movs	r3, #0
  404dae:	4605      	mov	r5, r0
  404db0:	4608      	mov	r0, r1
  404db2:	6023      	str	r3, [r4, #0]
  404db4:	f7fc fe34 	bl	401a20 <_sbrk>
  404db8:	1c43      	adds	r3, r0, #1
  404dba:	d000      	beq.n	404dbe <_sbrk_r+0x16>
  404dbc:	bd38      	pop	{r3, r4, r5, pc}
  404dbe:	6823      	ldr	r3, [r4, #0]
  404dc0:	2b00      	cmp	r3, #0
  404dc2:	d0fb      	beq.n	404dbc <_sbrk_r+0x14>
  404dc4:	602b      	str	r3, [r5, #0]
  404dc6:	bd38      	pop	{r3, r4, r5, pc}
  404dc8:	20400a94 	.word	0x20400a94

00404dcc <__sread>:
  404dcc:	b510      	push	{r4, lr}
  404dce:	460c      	mov	r4, r1
  404dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404dd4:	f000 fa48 	bl	405268 <_read_r>
  404dd8:	2800      	cmp	r0, #0
  404dda:	db03      	blt.n	404de4 <__sread+0x18>
  404ddc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404dde:	4403      	add	r3, r0
  404de0:	6523      	str	r3, [r4, #80]	; 0x50
  404de2:	bd10      	pop	{r4, pc}
  404de4:	89a3      	ldrh	r3, [r4, #12]
  404de6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404dea:	81a3      	strh	r3, [r4, #12]
  404dec:	bd10      	pop	{r4, pc}
  404dee:	bf00      	nop

00404df0 <__swrite>:
  404df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404df4:	4616      	mov	r6, r2
  404df6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404dfa:	461f      	mov	r7, r3
  404dfc:	05d3      	lsls	r3, r2, #23
  404dfe:	460c      	mov	r4, r1
  404e00:	4605      	mov	r5, r0
  404e02:	d507      	bpl.n	404e14 <__swrite+0x24>
  404e04:	2200      	movs	r2, #0
  404e06:	2302      	movs	r3, #2
  404e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e0c:	f000 fa16 	bl	40523c <_lseek_r>
  404e10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404e14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404e18:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404e1c:	81a2      	strh	r2, [r4, #12]
  404e1e:	463b      	mov	r3, r7
  404e20:	4632      	mov	r2, r6
  404e22:	4628      	mov	r0, r5
  404e24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404e28:	f000 b928 	b.w	40507c <_write_r>

00404e2c <__sseek>:
  404e2c:	b510      	push	{r4, lr}
  404e2e:	460c      	mov	r4, r1
  404e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e34:	f000 fa02 	bl	40523c <_lseek_r>
  404e38:	89a3      	ldrh	r3, [r4, #12]
  404e3a:	1c42      	adds	r2, r0, #1
  404e3c:	bf0e      	itee	eq
  404e3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404e42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404e46:	6520      	strne	r0, [r4, #80]	; 0x50
  404e48:	81a3      	strh	r3, [r4, #12]
  404e4a:	bd10      	pop	{r4, pc}

00404e4c <__sclose>:
  404e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e50:	f000 b97c 	b.w	40514c <_close_r>
	...

00404e80 <strlen>:
  404e80:	f890 f000 	pld	[r0]
  404e84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404e88:	f020 0107 	bic.w	r1, r0, #7
  404e8c:	f06f 0c00 	mvn.w	ip, #0
  404e90:	f010 0407 	ands.w	r4, r0, #7
  404e94:	f891 f020 	pld	[r1, #32]
  404e98:	f040 8049 	bne.w	404f2e <strlen+0xae>
  404e9c:	f04f 0400 	mov.w	r4, #0
  404ea0:	f06f 0007 	mvn.w	r0, #7
  404ea4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ea8:	f891 f040 	pld	[r1, #64]	; 0x40
  404eac:	f100 0008 	add.w	r0, r0, #8
  404eb0:	fa82 f24c 	uadd8	r2, r2, ip
  404eb4:	faa4 f28c 	sel	r2, r4, ip
  404eb8:	fa83 f34c 	uadd8	r3, r3, ip
  404ebc:	faa2 f38c 	sel	r3, r2, ip
  404ec0:	bb4b      	cbnz	r3, 404f16 <strlen+0x96>
  404ec2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404ec6:	fa82 f24c 	uadd8	r2, r2, ip
  404eca:	f100 0008 	add.w	r0, r0, #8
  404ece:	faa4 f28c 	sel	r2, r4, ip
  404ed2:	fa83 f34c 	uadd8	r3, r3, ip
  404ed6:	faa2 f38c 	sel	r3, r2, ip
  404eda:	b9e3      	cbnz	r3, 404f16 <strlen+0x96>
  404edc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404ee0:	fa82 f24c 	uadd8	r2, r2, ip
  404ee4:	f100 0008 	add.w	r0, r0, #8
  404ee8:	faa4 f28c 	sel	r2, r4, ip
  404eec:	fa83 f34c 	uadd8	r3, r3, ip
  404ef0:	faa2 f38c 	sel	r3, r2, ip
  404ef4:	b97b      	cbnz	r3, 404f16 <strlen+0x96>
  404ef6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404efa:	f101 0120 	add.w	r1, r1, #32
  404efe:	fa82 f24c 	uadd8	r2, r2, ip
  404f02:	f100 0008 	add.w	r0, r0, #8
  404f06:	faa4 f28c 	sel	r2, r4, ip
  404f0a:	fa83 f34c 	uadd8	r3, r3, ip
  404f0e:	faa2 f38c 	sel	r3, r2, ip
  404f12:	2b00      	cmp	r3, #0
  404f14:	d0c6      	beq.n	404ea4 <strlen+0x24>
  404f16:	2a00      	cmp	r2, #0
  404f18:	bf04      	itt	eq
  404f1a:	3004      	addeq	r0, #4
  404f1c:	461a      	moveq	r2, r3
  404f1e:	ba12      	rev	r2, r2
  404f20:	fab2 f282 	clz	r2, r2
  404f24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404f28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404f2c:	4770      	bx	lr
  404f2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404f32:	f004 0503 	and.w	r5, r4, #3
  404f36:	f1c4 0000 	rsb	r0, r4, #0
  404f3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404f3e:	f014 0f04 	tst.w	r4, #4
  404f42:	f891 f040 	pld	[r1, #64]	; 0x40
  404f46:	fa0c f505 	lsl.w	r5, ip, r5
  404f4a:	ea62 0205 	orn	r2, r2, r5
  404f4e:	bf1c      	itt	ne
  404f50:	ea63 0305 	ornne	r3, r3, r5
  404f54:	4662      	movne	r2, ip
  404f56:	f04f 0400 	mov.w	r4, #0
  404f5a:	e7a9      	b.n	404eb0 <strlen+0x30>

00404f5c <__swbuf_r>:
  404f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f5e:	460d      	mov	r5, r1
  404f60:	4614      	mov	r4, r2
  404f62:	4606      	mov	r6, r0
  404f64:	b110      	cbz	r0, 404f6c <__swbuf_r+0x10>
  404f66:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404f68:	2b00      	cmp	r3, #0
  404f6a:	d04b      	beq.n	405004 <__swbuf_r+0xa8>
  404f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404f70:	69a3      	ldr	r3, [r4, #24]
  404f72:	60a3      	str	r3, [r4, #8]
  404f74:	b291      	uxth	r1, r2
  404f76:	0708      	lsls	r0, r1, #28
  404f78:	d539      	bpl.n	404fee <__swbuf_r+0x92>
  404f7a:	6923      	ldr	r3, [r4, #16]
  404f7c:	2b00      	cmp	r3, #0
  404f7e:	d036      	beq.n	404fee <__swbuf_r+0x92>
  404f80:	b2ed      	uxtb	r5, r5
  404f82:	0489      	lsls	r1, r1, #18
  404f84:	462f      	mov	r7, r5
  404f86:	d515      	bpl.n	404fb4 <__swbuf_r+0x58>
  404f88:	6822      	ldr	r2, [r4, #0]
  404f8a:	6961      	ldr	r1, [r4, #20]
  404f8c:	1ad3      	subs	r3, r2, r3
  404f8e:	428b      	cmp	r3, r1
  404f90:	da1c      	bge.n	404fcc <__swbuf_r+0x70>
  404f92:	3301      	adds	r3, #1
  404f94:	68a1      	ldr	r1, [r4, #8]
  404f96:	1c50      	adds	r0, r2, #1
  404f98:	3901      	subs	r1, #1
  404f9a:	60a1      	str	r1, [r4, #8]
  404f9c:	6020      	str	r0, [r4, #0]
  404f9e:	7015      	strb	r5, [r2, #0]
  404fa0:	6962      	ldr	r2, [r4, #20]
  404fa2:	429a      	cmp	r2, r3
  404fa4:	d01a      	beq.n	404fdc <__swbuf_r+0x80>
  404fa6:	89a3      	ldrh	r3, [r4, #12]
  404fa8:	07db      	lsls	r3, r3, #31
  404faa:	d501      	bpl.n	404fb0 <__swbuf_r+0x54>
  404fac:	2d0a      	cmp	r5, #10
  404fae:	d015      	beq.n	404fdc <__swbuf_r+0x80>
  404fb0:	4638      	mov	r0, r7
  404fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404fb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404fba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404fbe:	81a2      	strh	r2, [r4, #12]
  404fc0:	6822      	ldr	r2, [r4, #0]
  404fc2:	6661      	str	r1, [r4, #100]	; 0x64
  404fc4:	6961      	ldr	r1, [r4, #20]
  404fc6:	1ad3      	subs	r3, r2, r3
  404fc8:	428b      	cmp	r3, r1
  404fca:	dbe2      	blt.n	404f92 <__swbuf_r+0x36>
  404fcc:	4621      	mov	r1, r4
  404fce:	4630      	mov	r0, r6
  404fd0:	f7fe fbe4 	bl	40379c <_fflush_r>
  404fd4:	b940      	cbnz	r0, 404fe8 <__swbuf_r+0x8c>
  404fd6:	6822      	ldr	r2, [r4, #0]
  404fd8:	2301      	movs	r3, #1
  404fda:	e7db      	b.n	404f94 <__swbuf_r+0x38>
  404fdc:	4621      	mov	r1, r4
  404fde:	4630      	mov	r0, r6
  404fe0:	f7fe fbdc 	bl	40379c <_fflush_r>
  404fe4:	2800      	cmp	r0, #0
  404fe6:	d0e3      	beq.n	404fb0 <__swbuf_r+0x54>
  404fe8:	f04f 37ff 	mov.w	r7, #4294967295
  404fec:	e7e0      	b.n	404fb0 <__swbuf_r+0x54>
  404fee:	4621      	mov	r1, r4
  404ff0:	4630      	mov	r0, r6
  404ff2:	f7fe fabf 	bl	403574 <__swsetup_r>
  404ff6:	2800      	cmp	r0, #0
  404ff8:	d1f6      	bne.n	404fe8 <__swbuf_r+0x8c>
  404ffa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404ffe:	6923      	ldr	r3, [r4, #16]
  405000:	b291      	uxth	r1, r2
  405002:	e7bd      	b.n	404f80 <__swbuf_r+0x24>
  405004:	f7fe fc70 	bl	4038e8 <__sinit>
  405008:	e7b0      	b.n	404f6c <__swbuf_r+0x10>
  40500a:	bf00      	nop

0040500c <_wcrtomb_r>:
  40500c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40500e:	4606      	mov	r6, r0
  405010:	b085      	sub	sp, #20
  405012:	461f      	mov	r7, r3
  405014:	b189      	cbz	r1, 40503a <_wcrtomb_r+0x2e>
  405016:	4c10      	ldr	r4, [pc, #64]	; (405058 <_wcrtomb_r+0x4c>)
  405018:	4d10      	ldr	r5, [pc, #64]	; (40505c <_wcrtomb_r+0x50>)
  40501a:	6824      	ldr	r4, [r4, #0]
  40501c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40501e:	2c00      	cmp	r4, #0
  405020:	bf08      	it	eq
  405022:	462c      	moveq	r4, r5
  405024:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405028:	47a0      	blx	r4
  40502a:	1c43      	adds	r3, r0, #1
  40502c:	d103      	bne.n	405036 <_wcrtomb_r+0x2a>
  40502e:	2200      	movs	r2, #0
  405030:	238a      	movs	r3, #138	; 0x8a
  405032:	603a      	str	r2, [r7, #0]
  405034:	6033      	str	r3, [r6, #0]
  405036:	b005      	add	sp, #20
  405038:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40503a:	460c      	mov	r4, r1
  40503c:	4906      	ldr	r1, [pc, #24]	; (405058 <_wcrtomb_r+0x4c>)
  40503e:	4a07      	ldr	r2, [pc, #28]	; (40505c <_wcrtomb_r+0x50>)
  405040:	6809      	ldr	r1, [r1, #0]
  405042:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405044:	2900      	cmp	r1, #0
  405046:	bf08      	it	eq
  405048:	4611      	moveq	r1, r2
  40504a:	4622      	mov	r2, r4
  40504c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405050:	a901      	add	r1, sp, #4
  405052:	47a0      	blx	r4
  405054:	e7e9      	b.n	40502a <_wcrtomb_r+0x1e>
  405056:	bf00      	nop
  405058:	20400010 	.word	0x20400010
  40505c:	20400440 	.word	0x20400440

00405060 <__ascii_wctomb>:
  405060:	b121      	cbz	r1, 40506c <__ascii_wctomb+0xc>
  405062:	2aff      	cmp	r2, #255	; 0xff
  405064:	d804      	bhi.n	405070 <__ascii_wctomb+0x10>
  405066:	700a      	strb	r2, [r1, #0]
  405068:	2001      	movs	r0, #1
  40506a:	4770      	bx	lr
  40506c:	4608      	mov	r0, r1
  40506e:	4770      	bx	lr
  405070:	238a      	movs	r3, #138	; 0x8a
  405072:	6003      	str	r3, [r0, #0]
  405074:	f04f 30ff 	mov.w	r0, #4294967295
  405078:	4770      	bx	lr
  40507a:	bf00      	nop

0040507c <_write_r>:
  40507c:	b570      	push	{r4, r5, r6, lr}
  40507e:	460d      	mov	r5, r1
  405080:	4c08      	ldr	r4, [pc, #32]	; (4050a4 <_write_r+0x28>)
  405082:	4611      	mov	r1, r2
  405084:	4606      	mov	r6, r0
  405086:	461a      	mov	r2, r3
  405088:	4628      	mov	r0, r5
  40508a:	2300      	movs	r3, #0
  40508c:	6023      	str	r3, [r4, #0]
  40508e:	f7fb fa75 	bl	40057c <_write>
  405092:	1c43      	adds	r3, r0, #1
  405094:	d000      	beq.n	405098 <_write_r+0x1c>
  405096:	bd70      	pop	{r4, r5, r6, pc}
  405098:	6823      	ldr	r3, [r4, #0]
  40509a:	2b00      	cmp	r3, #0
  40509c:	d0fb      	beq.n	405096 <_write_r+0x1a>
  40509e:	6033      	str	r3, [r6, #0]
  4050a0:	bd70      	pop	{r4, r5, r6, pc}
  4050a2:	bf00      	nop
  4050a4:	20400a94 	.word	0x20400a94

004050a8 <__register_exitproc>:
  4050a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4050ac:	4c25      	ldr	r4, [pc, #148]	; (405144 <__register_exitproc+0x9c>)
  4050ae:	6825      	ldr	r5, [r4, #0]
  4050b0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4050b4:	4606      	mov	r6, r0
  4050b6:	4688      	mov	r8, r1
  4050b8:	4692      	mov	sl, r2
  4050ba:	4699      	mov	r9, r3
  4050bc:	b3c4      	cbz	r4, 405130 <__register_exitproc+0x88>
  4050be:	6860      	ldr	r0, [r4, #4]
  4050c0:	281f      	cmp	r0, #31
  4050c2:	dc17      	bgt.n	4050f4 <__register_exitproc+0x4c>
  4050c4:	1c43      	adds	r3, r0, #1
  4050c6:	b176      	cbz	r6, 4050e6 <__register_exitproc+0x3e>
  4050c8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4050cc:	2201      	movs	r2, #1
  4050ce:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4050d2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4050d6:	4082      	lsls	r2, r0
  4050d8:	4311      	orrs	r1, r2
  4050da:	2e02      	cmp	r6, #2
  4050dc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4050e0:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4050e4:	d01e      	beq.n	405124 <__register_exitproc+0x7c>
  4050e6:	3002      	adds	r0, #2
  4050e8:	6063      	str	r3, [r4, #4]
  4050ea:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4050ee:	2000      	movs	r0, #0
  4050f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050f4:	4b14      	ldr	r3, [pc, #80]	; (405148 <__register_exitproc+0xa0>)
  4050f6:	b303      	cbz	r3, 40513a <__register_exitproc+0x92>
  4050f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4050fc:	f7fe fff8 	bl	4040f0 <malloc>
  405100:	4604      	mov	r4, r0
  405102:	b1d0      	cbz	r0, 40513a <__register_exitproc+0x92>
  405104:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405108:	2700      	movs	r7, #0
  40510a:	e880 0088 	stmia.w	r0, {r3, r7}
  40510e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405112:	4638      	mov	r0, r7
  405114:	2301      	movs	r3, #1
  405116:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40511a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40511e:	2e00      	cmp	r6, #0
  405120:	d0e1      	beq.n	4050e6 <__register_exitproc+0x3e>
  405122:	e7d1      	b.n	4050c8 <__register_exitproc+0x20>
  405124:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405128:	430a      	orrs	r2, r1
  40512a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40512e:	e7da      	b.n	4050e6 <__register_exitproc+0x3e>
  405130:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405134:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405138:	e7c1      	b.n	4050be <__register_exitproc+0x16>
  40513a:	f04f 30ff 	mov.w	r0, #4294967295
  40513e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405142:	bf00      	nop
  405144:	004052c4 	.word	0x004052c4
  405148:	004040f1 	.word	0x004040f1

0040514c <_close_r>:
  40514c:	b538      	push	{r3, r4, r5, lr}
  40514e:	4c07      	ldr	r4, [pc, #28]	; (40516c <_close_r+0x20>)
  405150:	2300      	movs	r3, #0
  405152:	4605      	mov	r5, r0
  405154:	4608      	mov	r0, r1
  405156:	6023      	str	r3, [r4, #0]
  405158:	f7fc fc8e 	bl	401a78 <_close>
  40515c:	1c43      	adds	r3, r0, #1
  40515e:	d000      	beq.n	405162 <_close_r+0x16>
  405160:	bd38      	pop	{r3, r4, r5, pc}
  405162:	6823      	ldr	r3, [r4, #0]
  405164:	2b00      	cmp	r3, #0
  405166:	d0fb      	beq.n	405160 <_close_r+0x14>
  405168:	602b      	str	r3, [r5, #0]
  40516a:	bd38      	pop	{r3, r4, r5, pc}
  40516c:	20400a94 	.word	0x20400a94

00405170 <_fclose_r>:
  405170:	b570      	push	{r4, r5, r6, lr}
  405172:	b139      	cbz	r1, 405184 <_fclose_r+0x14>
  405174:	4605      	mov	r5, r0
  405176:	460c      	mov	r4, r1
  405178:	b108      	cbz	r0, 40517e <_fclose_r+0xe>
  40517a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40517c:	b383      	cbz	r3, 4051e0 <_fclose_r+0x70>
  40517e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405182:	b913      	cbnz	r3, 40518a <_fclose_r+0x1a>
  405184:	2600      	movs	r6, #0
  405186:	4630      	mov	r0, r6
  405188:	bd70      	pop	{r4, r5, r6, pc}
  40518a:	4621      	mov	r1, r4
  40518c:	4628      	mov	r0, r5
  40518e:	f7fe fa65 	bl	40365c <__sflush_r>
  405192:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405194:	4606      	mov	r6, r0
  405196:	b133      	cbz	r3, 4051a6 <_fclose_r+0x36>
  405198:	69e1      	ldr	r1, [r4, #28]
  40519a:	4628      	mov	r0, r5
  40519c:	4798      	blx	r3
  40519e:	2800      	cmp	r0, #0
  4051a0:	bfb8      	it	lt
  4051a2:	f04f 36ff 	movlt.w	r6, #4294967295
  4051a6:	89a3      	ldrh	r3, [r4, #12]
  4051a8:	061b      	lsls	r3, r3, #24
  4051aa:	d41c      	bmi.n	4051e6 <_fclose_r+0x76>
  4051ac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4051ae:	b141      	cbz	r1, 4051c2 <_fclose_r+0x52>
  4051b0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4051b4:	4299      	cmp	r1, r3
  4051b6:	d002      	beq.n	4051be <_fclose_r+0x4e>
  4051b8:	4628      	mov	r0, r5
  4051ba:	f7fe fc6b 	bl	403a94 <_free_r>
  4051be:	2300      	movs	r3, #0
  4051c0:	6323      	str	r3, [r4, #48]	; 0x30
  4051c2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4051c4:	b121      	cbz	r1, 4051d0 <_fclose_r+0x60>
  4051c6:	4628      	mov	r0, r5
  4051c8:	f7fe fc64 	bl	403a94 <_free_r>
  4051cc:	2300      	movs	r3, #0
  4051ce:	6463      	str	r3, [r4, #68]	; 0x44
  4051d0:	f7fe fb90 	bl	4038f4 <__sfp_lock_acquire>
  4051d4:	2300      	movs	r3, #0
  4051d6:	81a3      	strh	r3, [r4, #12]
  4051d8:	f7fe fb8e 	bl	4038f8 <__sfp_lock_release>
  4051dc:	4630      	mov	r0, r6
  4051de:	bd70      	pop	{r4, r5, r6, pc}
  4051e0:	f7fe fb82 	bl	4038e8 <__sinit>
  4051e4:	e7cb      	b.n	40517e <_fclose_r+0xe>
  4051e6:	6921      	ldr	r1, [r4, #16]
  4051e8:	4628      	mov	r0, r5
  4051ea:	f7fe fc53 	bl	403a94 <_free_r>
  4051ee:	e7dd      	b.n	4051ac <_fclose_r+0x3c>

004051f0 <_fstat_r>:
  4051f0:	b538      	push	{r3, r4, r5, lr}
  4051f2:	460b      	mov	r3, r1
  4051f4:	4c07      	ldr	r4, [pc, #28]	; (405214 <_fstat_r+0x24>)
  4051f6:	4605      	mov	r5, r0
  4051f8:	4611      	mov	r1, r2
  4051fa:	4618      	mov	r0, r3
  4051fc:	2300      	movs	r3, #0
  4051fe:	6023      	str	r3, [r4, #0]
  405200:	f7fc fc46 	bl	401a90 <_fstat>
  405204:	1c43      	adds	r3, r0, #1
  405206:	d000      	beq.n	40520a <_fstat_r+0x1a>
  405208:	bd38      	pop	{r3, r4, r5, pc}
  40520a:	6823      	ldr	r3, [r4, #0]
  40520c:	2b00      	cmp	r3, #0
  40520e:	d0fb      	beq.n	405208 <_fstat_r+0x18>
  405210:	602b      	str	r3, [r5, #0]
  405212:	bd38      	pop	{r3, r4, r5, pc}
  405214:	20400a94 	.word	0x20400a94

00405218 <_isatty_r>:
  405218:	b538      	push	{r3, r4, r5, lr}
  40521a:	4c07      	ldr	r4, [pc, #28]	; (405238 <_isatty_r+0x20>)
  40521c:	2300      	movs	r3, #0
  40521e:	4605      	mov	r5, r0
  405220:	4608      	mov	r0, r1
  405222:	6023      	str	r3, [r4, #0]
  405224:	f7fc fc44 	bl	401ab0 <_isatty>
  405228:	1c43      	adds	r3, r0, #1
  40522a:	d000      	beq.n	40522e <_isatty_r+0x16>
  40522c:	bd38      	pop	{r3, r4, r5, pc}
  40522e:	6823      	ldr	r3, [r4, #0]
  405230:	2b00      	cmp	r3, #0
  405232:	d0fb      	beq.n	40522c <_isatty_r+0x14>
  405234:	602b      	str	r3, [r5, #0]
  405236:	bd38      	pop	{r3, r4, r5, pc}
  405238:	20400a94 	.word	0x20400a94

0040523c <_lseek_r>:
  40523c:	b570      	push	{r4, r5, r6, lr}
  40523e:	460d      	mov	r5, r1
  405240:	4c08      	ldr	r4, [pc, #32]	; (405264 <_lseek_r+0x28>)
  405242:	4611      	mov	r1, r2
  405244:	4606      	mov	r6, r0
  405246:	461a      	mov	r2, r3
  405248:	4628      	mov	r0, r5
  40524a:	2300      	movs	r3, #0
  40524c:	6023      	str	r3, [r4, #0]
  40524e:	f7fc fc3a 	bl	401ac6 <_lseek>
  405252:	1c43      	adds	r3, r0, #1
  405254:	d000      	beq.n	405258 <_lseek_r+0x1c>
  405256:	bd70      	pop	{r4, r5, r6, pc}
  405258:	6823      	ldr	r3, [r4, #0]
  40525a:	2b00      	cmp	r3, #0
  40525c:	d0fb      	beq.n	405256 <_lseek_r+0x1a>
  40525e:	6033      	str	r3, [r6, #0]
  405260:	bd70      	pop	{r4, r5, r6, pc}
  405262:	bf00      	nop
  405264:	20400a94 	.word	0x20400a94

00405268 <_read_r>:
  405268:	b570      	push	{r4, r5, r6, lr}
  40526a:	460d      	mov	r5, r1
  40526c:	4c08      	ldr	r4, [pc, #32]	; (405290 <_read_r+0x28>)
  40526e:	4611      	mov	r1, r2
  405270:	4606      	mov	r6, r0
  405272:	461a      	mov	r2, r3
  405274:	4628      	mov	r0, r5
  405276:	2300      	movs	r3, #0
  405278:	6023      	str	r3, [r4, #0]
  40527a:	f7fb f955 	bl	400528 <_read>
  40527e:	1c43      	adds	r3, r0, #1
  405280:	d000      	beq.n	405284 <_read_r+0x1c>
  405282:	bd70      	pop	{r4, r5, r6, pc}
  405284:	6823      	ldr	r3, [r4, #0]
  405286:	2b00      	cmp	r3, #0
  405288:	d0fb      	beq.n	405282 <_read_r+0x1a>
  40528a:	6033      	str	r3, [r6, #0]
  40528c:	bd70      	pop	{r4, r5, r6, pc}
  40528e:	bf00      	nop
  405290:	20400a94 	.word	0x20400a94
  405294:	0001c200 	.word	0x0001c200
  405298:	000000c0 	.word	0x000000c0
  40529c:	00000800 	.word	0x00000800
  4052a0:	00000000 	.word	0x00000000
  4052a4:	656c6542 	.word	0x656c6542
  4052a8:	00007373 	.word	0x00007373
  4052ac:	0a207325 	.word	0x0a207325
  4052b0:	00000000 	.word	0x00000000
  4052b4:	00002580 	.word	0x00002580
  4052b8:	000000c0 	.word	0x000000c0
  4052bc:	00000800 	.word	0x00000800
  4052c0:	00000000 	.word	0x00000000

004052c4 <_global_impure_ptr>:
  4052c4:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  4052d4:	46454443 00000000 33323130 37363534     CDEF....01234567
  4052e4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4052f4:	0000296c                                l)..

004052f8 <blanks.7202>:
  4052f8:	20202020 20202020 20202020 20202020                     

00405308 <zeroes.7203>:
  405308:	30303030 30303030 30303030 30303030     0000000000000000
  405318:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405328 <_ctype_>:
  405328:	20202000 20202020 28282020 20282828     .         ((((( 
  405338:	20202020 20202020 20202020 20202020                     
  405348:	10108820 10101010 10101010 10101010      ...............
  405358:	04040410 04040404 10040404 10101010     ................
  405368:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405378:	01010101 01010101 01010101 10101010     ................
  405388:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405398:	02020202 02020202 02020202 10101010     ................
  4053a8:	00000020 00000000 00000000 00000000      ...............
	...

0040542c <_init>:
  40542c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40542e:	bf00      	nop
  405430:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405432:	bc08      	pop	{r3}
  405434:	469e      	mov	lr, r3
  405436:	4770      	bx	lr

00405438 <__init_array_start>:
  405438:	0040363d 	.word	0x0040363d

0040543c <__frame_dummy_init_array_entry>:
  40543c:	00400165                                e.@.

00405440 <_fini>:
  405440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405442:	bf00      	nop
  405444:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405446:	bc08      	pop	{r3}
  405448:	469e      	mov	lr, r3
  40544a:	4770      	bx	lr

0040544c <__fini_array_start>:
  40544c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	5061 0040 4661 0040 0000 0000 5328 0040     aP@.aF@.....(S@.
20400530:	5324 0040 52d8 0040 52d8 0040 52d8 0040     $S@..R@..R@..R@.
20400540:	52d8 0040 52d8 0040 52d8 0040 52d8 0040     .R@..R@..R@..R@.
20400550:	52d8 0040 52d8 0040 ffff ffff ffff ffff     .R@..R@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
