Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 28 19:49:45 2019
| Host         : Jaime-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file display_adv_calc_FSM_control_sets_placed.rpt
| Design       : display_adv_calc_FSM
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |           11 |
|      5 |            2 |
|      8 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           24 |
| Yes          | No                    | No                     |              42 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+
|  tdm/divider/clk     |                                |                                |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG | FSM/regO/registry[3]_i_1_n_0   | debCPU/CPU_reset               |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_BCD[3]                   | DDr/r_BCD[19]_i_1_n_0          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_BCD[7]                   | DDr/r_BCD[19]_i_1_n_0          |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_BCD[3]                   | DDs/r_BCD[19]_i_1__0_n_0       |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_BCD[7]                   | DDs/r_BCD[19]_i_1__0_n_0       |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_BCD[11]                  | DDs/r_BCD[19]_i_1__0_n_0       |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_BCD[15]                  | DDs/r_BCD[19]_i_1__0_n_0       |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_BCD[19]                  | DDs/r_BCD[19]_i_1__0_n_0       |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_BCD[11]                  | DDr/r_BCD[19]_i_1_n_0          |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_BCD[15]                  | DDr/r_BCD[19]_i_1_n_0          |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_BCD[19]                  | DDr/r_BCD[19]_i_1_n_0          |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_Digit_Index              |                                |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_Digit_Index              |                                |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_Loop_Count[7]_i_2_n_0    | DDr/r_Loop_Count[7]_i_1__0_n_0 |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_Loop_Count[7]_i_2__0_n_0 | DDs/r_Loop_Count[7]_i_1_n_0    |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                | tdm/divider/clk_out            |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | FSM/regA/enA                   | debCPU/CPU_reset               |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | FSM/regB/enB                   | debCPU/CPU_reset               |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | DDs/r_Binary                   |                                |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG | DDr/r_Binary                   |                                |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                | debCPU/PB_IDLE                 |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                | debCenter/PB_IDLE              |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                | debDOWN/PB_IDLE                |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                | debUP/PB_IDLE                  |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                |                                |               15 |             22 |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+


