
.ORIG 0x200
XOR GP,GP,GP
ADDI A1,GP,0xFFFF
SW A1,-8(GP)
loop:
XOR GP,GP,GP
BEQ A0,A0, exit
BNE A1,GP, loop
exit:
ADDI A0,GP,0xF
SW A0,-4(GP)
