m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/verilog/study/experiment4/uart_top/simulation/modelsim
vuart_rx
Z1 !s110 1653275589
!i10b 1
!s100 2FF1h9SR_JTY4D4IPUC[V1
Il0zBG>^VkZ@lbMBS2_KE03
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1652844622
8G:/verilog/study/experiment4/uart_top/uart_rx.v
FG:/verilog/study/experiment4/uart_top/uart_rx.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1653275589.000000
!s107 G:/verilog/study/experiment4/uart_top/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment4/uart_top|G:/verilog/study/experiment4/uart_top/uart_rx.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top
Z7 tCvgOpt 0
vuart_top
R1
!i10b 1
!s100 Q8J0S?Ogck]QHZ0JYz[0:1
I1I05JJIIOB0[9MFEPWTJR3
R2
R0
w1652844620
8G:/verilog/study/experiment4/uart_top/uart_top.v
FG:/verilog/study/experiment4/uart_top/uart_top.v
L0 1
R3
r1
!s85 0
31
R4
!s107 G:/verilog/study/experiment4/uart_top/uart_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment4/uart_top|G:/verilog/study/experiment4/uart_top/uart_top.v|
!i113 1
R5
R6
R7
vuart_top_tb
R1
!i10b 1
!s100 3FR]5l_N4k?hnc;Nf7U?L0
I?6lJ^J^AebT;A296Gz@EA2
R2
R0
w1652840888
8G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt
FG:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt
L0 4
R3
r1
!s85 0
31
R4
!s107 G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment4/uart_top/simulation/modelsim|G:/verilog/study/experiment4/uart_top/simulation/modelsim/uart_top.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+G:/verilog/study/experiment4/uart_top/simulation/modelsim
R7
vuart_tx
R1
!i10b 1
!s100 knO=Ein92N_kMS4]CHk5T0
I[lTziDPNCL?BEE3XJV9Qc2
R2
R0
w1652841123
8G:/verilog/study/experiment4/uart_top/uart_tx.v
FG:/verilog/study/experiment4/uart_top/uart_tx.v
L0 1
R3
r1
!s85 0
31
R4
!s107 G:/verilog/study/experiment4/uart_top/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment4/uart_top|G:/verilog/study/experiment4/uart_top/uart_tx.v|
!i113 1
R5
R6
R7
