{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678560951200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678560951200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 13:55:51 2023 " "Processing started: Sat Mar 11 13:55:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678560951200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678560951200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OneBitFullAdder -c OneBitFullAdder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OneBitFullAdder -c OneBitFullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678560951200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_6_1200mv_85c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_6_1200mv_85c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_6_1200mv_0c_slow.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_6_1200mv_0c_slow.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_min_1200mv_0c_fast.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_min_1200mv_0c_fast.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder.vho C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder.vho in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_6_1200mv_85c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_6_1200mv_0c_vhd_slow.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_min_1200mv_0c_vhd_fast.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OneBitFullAdder_vhd.sdo C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/ simulation " "Generated file OneBitFullAdder_vhd.sdo in folder \"C:/Users/Zarvaan Bacha/Documents/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Code/One Bit Full Adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678560951593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678560951622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 13:55:51 2023 " "Processing ended: Sat Mar 11 13:55:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678560951622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678560951622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678560951622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678560951622 ""}
