<profile>

<section name = "Vivado HLS Report for 'DownsampleUnit0'" level="0">
<item name = "Date">Mon Dec 10 14:57:10 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">accelerator_hls</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.53, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10938278, 10938278, 10938278, 10938278, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_subconv_1x1_3214_fu_331">subconv_1x1_3214, 6735409, 6735409, 6735409, 6735409, none</column>
<column name="grp_subconv_3x3_32_strid_fu_342">subconv_3x3_32_strid, 756529, 756529, 756529, 756529, none</column>
<column name="grp_subconv_1x1_1612_fu_355">subconv_1x1_1612, 1684273, 1684273, 1684273, 1684273, none</column>
<column name="grp_shuffle_2415_fu_367">shuffle_2415, 26209, 26209, 26209, 26209, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_conv1r_output">25367, 25367, 1057, -, -, 24, no</column>
<column name=" + memset_conv1r_output">1055, 1055, 33, -, -, 32, no</column>
<column name="  ++ memset_conv1r_output">31, 31, 1, -, -, 32, no</column>
<column name="- memset_conv2r_ourput">6551, 6551, 273, -, -, 24, no</column>
<column name=" + memset_conv2r_ourput">271, 271, 17, -, -, 16, no</column>
<column name="  ++ memset_conv2r_ourput">15, 15, 1, -, -, 16, no</column>
<column name="- memset_conv3r_ourput">6551, 6551, 273, -, -, 24, no</column>
<column name=" + memset_conv3r_ourput">271, 271, 17, -, -, 16, no</column>
<column name="  ++ memset_conv3r_ourput">15, 15, 1, -, -, 16, no</column>
<column name="- memset_conv1l_output">6551, 6551, 273, -, -, 24, no</column>
<column name=" + memset_conv1l_output">271, 271, 17, -, -, 16, no</column>
<column name="  ++ memset_conv1l_output">15, 15, 1, -, -, 16, no</column>
<column name="- memset_conv2l_output">6551, 6551, 273, -, -, 24, no</column>
<column name=" + memset_conv2l_output">271, 271, 17, -, -, 16, no</column>
<column name="  ++ memset_conv2l_output">15, 15, 1, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
