--------------------GROUP1--------------------
\tCPU_CYCLES\tSW_INCR\tL1I_CACHE_REFILL\tL1I_TLB_REFILL\tL1D_CACHE_REFILL\tL1D_CACHE
r011,r000,r001,r002,r003,r004
--------------------GROUP1--------------------


--------------------GROUP2--------------------
\tCPU_CYCLES\tL1D_TLB_REFILL\tINST_RETIRED\tEXC_TAKEN\tEXC_RETURN\tCID_WRITE_RETIRED
r011,r005,r008,r009,r00A,r00B
--------------------GROUP2--------------------


--------------------GROUP3--------------------
\tCPU_CYCLES\tBR_MIS_PRED\tBR_PRED\tMEM_ACCESS\tL1I_CACHE\tL1D_CACHE_WB 
r011,r010,r012,r013,r014,r015
--------------------GROUP3--------------------


--------------------GROUP4--------------------
\tCPU_CYCLES\tL2D_CACHE\tL2D_CACHE_REFILL\tL2D_CACHE_WB\tBUS_ACCESS\tMEMORY_ERROR
r011,r016,r017,r018,r019,r01A
--------------------GROUP4--------------------


--------------------GROUP5--------------------
\tCPU_CYCLES\tINST_SPEC\tTTBR_WRITE_RETIRED\tBUS_CYCLES\tCHAIN\tL1D_CACHE_LD
r011,r01B,r01C,r01D,r01R,r040
--------------------GROUP5--------------------


--------------------GROUP6--------------------
\tCPU_CYCLES\tL1D_CACHE_ST\tL1D_CACHE_REFILL_LD\tL1D_CACHE_REFILL_ST\tL1D_CACHE_WB_VICTIM\tL1D_CACHE_WB_CLEAN
r011,r041,r042,r043,r046,r047
--------------------GROUP6--------------------


--------------------GROUP7--------------------
\tCPU_CYCLES\tL1D_CACHE_INVAL\tL1D_TLB_REFILL_LD\tL1D_TLB_REFILL_ST\tL2D_CACHE_LD\tL2D_CACHE_ST
r011,r048,r04C,r04D,r050,r051
--------------------GROUP7--------------------


--------------------GROUP8--------------------
\tCPU_CYCLES\tL2D_CACHE_REFILL_LD\tL2D_CACHE_REFILL_ST\tL2D_CACHE_WB_VICTIM\tL2D_CACHE_WB_CLEAN\tL2D_CACHE_INVAL	
r011,r052,r053,r056,r057,r058
--------------------GROUP8--------------------


--------------------GROUP9--------------------
\tCPU_CYCLES\tBUS_ACCESS_LD\tBUS_ACCESS_ST\tBUS_ACCESS_SHARED\tBUS_ACCESS_NOT_SHARED\tBUS_ACCESS_NORMAL
r011,r060,r061,r062,r063,r064
--------------------GROUP9--------------------


--------------------GROUP10--------------------
\tCPU_CYCLES\tBUS_ACCESS_PERIPH\tMEM_ACCESS_LD\tMEM_ACCESS_ST\tUNALIGNED_LD_SPEC\tUNALIGNED_ST_SPEC
r011,r065,r066,r067,r068,r069
--------------------GROUP10--------------------


--------------------GROUP11--------------------
\tCPU_CYCLES\tUNALIGNED_LDST_SPEC\tLDREX_SPEC\tSTREX_PASS_SPEC\tSTREX_FAIL_SPEC\tLD_SPEC 
r011,r06A,r06C,r06D,r06E,r070
--------------------GROUP11--------------------


--------------------GROUP12--------------------
\tCPU_CYCLES\tST_SPEC\tLDST_SPEC\tDP_SPEC\tASE_SPEC\tVFP_SPEC
r011,r071,r072,r073,r074,r075
--------------------GROUP12--------------------


--------------------GROUP13--------------------
\tCPU_CYCLES\tPC_WRITE_SPEC\tCRYPTO_SPEC\tBR_IMMED_SPEC\tBR_RETURN_SPEC\tBR_INDIRECT_SPEC  
r011,076,r077,r078,r079,r07A
--------------------GROUP13--------------------


--------------------GROUP14--------------------
\tCPU_CYCLES\tISB_SPEC\tDSB_SPEC\tDMB_SPEC\tEXC_UNDEF\tEXC_SVC	
r011,r07C,r07D,r07E,r081,r082
--------------------GROUP14--------------------


--------------------GROUP15--------------------
\tCPU_CYCLES\tEXC_PABORT\tEXC_DABORT\t0EXC_IRQ\t0EXC_FIQ\t0EXC_SMC
r011,r083,r084,r086,r087,r088
--------------------GROUP15--------------------


--------------------GROUP16--------------------
\tCPU_CYCLES\t0EXC_HVC\t0EXC_TRAP_PABORT\t0EXC_TRAP_DABORT\t0EXC_TRAP_OTHER\t0EXC_TRAP_IRQ
r011,r08A,r08B,r08C,r08D,r08E
--------------------GROUP16--------------------


--------------------GROUP17--------------------
\tCPU_CYCLES\t0EXC_TRAP_FIQ\t0RC_LD_SPEC\t0RC_ST_SPEC
r011,r08F,r090,r091
--------------------GROUP17--------------------

