# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 3.2e-05 1024 180 480 599040 42.0307 26.8953 355.024 837.742 1261.83 1261.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 6.4e-05 512 410 480 233472 17.2953 6.70688 69.2448 208.928 302.396 302.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.000512 512 250 240 14336 2.34912 0.82944 2.27574 28.101 33.7079 33.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 0.000512 1024 300 600 35712 1.66877 19.1886 52.4585 73.3641 73.4215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 0.000256 4096 500 10210 66944 13.9878 2416.32 418.804 2849.15 2849.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 0.000128 2048 180 830 117248 23.8312 14.3835 242.24 419.071 699.658 699.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 820 6.4e-05 4096 245 1720 209408 100.322 55.6073 1891.55 1675.44 3723.05 3723.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 0.000256 1024 90 270 76032 3.4215 18.6447 160.593 182.701 182.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000256 1024 230 560 64000 5.71808 3.40992 43.1589 104.589 157.002 157.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 0.000256 4096 70 2600 37120 20.288 13.9196 452.499 417.967 904.773 904.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 3.2e-05 1024 180 480 599040 42.044 26.9578 401.943 838.243 1309.32 1309.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 6.4e-05 512 410 480 230400 17.2677 6.65997 79.0392 207.424 310.61 310.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.000512 512 250 240 13824 2.31078 0.807552 2.51818 25.7359 31.5284 31.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 0.000512 1024 300 600 35712 1.66717 22.0812 52.5169 76.3092 76.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 0.000256 4096 500 10210 66960 13.9858 2924.65 419.351 3358.03 3358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 0.000128 2048 180 830 117504 23.8787 14.4056 274.676 419.337 732.426 732.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 6.4e-05 4096 245 1720 209088 100.598 55.7202 2069.52 1679.63 3905.6 3905.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 0.000256 1024 90 270 76032 3.43245 21.2917 159.126 183.893 183.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.000256 1024 230 560 63936 5.72938 3.43005 49.2563 104.616 163.161 163.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 0.000256 4096 70 2600 37440 20.3961 13.97 520.297 419.518 974.287 974.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 3.2e-05 1024 180 480 599040 41.9068 26.9399 419.293 837.935 1326.21 1326.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 6.4e-05 512 410 480 235520 17.2835 6.73123 84.5064 209.846 318.584 318.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.000512 512 250 240 14080 2.32634 0.8176 2.66563 26.5604 32.5236 32.6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 0.000512 1024 300 600 35680 1.66912 23.1199 52.4451 77.2758 77.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 0.000256 4096 500 10210 66960 13.9903 3032.23 419.058 3465.33 3465.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 0.000128 2048 180 830 117120 23.8496 14.3803 285.926 419.278 743.562 743.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 6.4e-05 4096 245 1720 209280 100.299 55.6708 2155.29 1676.1 3987.5 3987.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 0.000256 1024 90 270 76000 3.41898 22.3063 158.941 184.71 184.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000256 1024 230 560 63360 5.6993 3.39011 51.1439 104.128 164.489 164.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 0.000256 4096 70 2600 37120 20.2396 13.9228 539.102 417.683 991.049 991.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 3.2e-05 1024 180 480 599040 41.8607 26.8919 391.122 838.193 1298.22 1298.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 6.4e-05 512 410 480 227328 17.2681 6.61738 75.7855 206.385 306.282 306.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.000512 512 250 240 13824 2.33296 0.817152 2.46374 26.007 31.7736 31.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 0.000512 1024 300 600 35616 1.66314 21.4897 52.4167 75.6145 75.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 0.000256 4096 500 10210 66912 13.9934 2825.56 419.183 3258.78 3258.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 0.000128 2048 180 830 116736 23.8215 14.3503 265.602 418.887 722.794 722.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 6.4e-05 4096 245 1720 208896 100.127 55.5848 2008.66 1674.38 3838.9 3839.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 0.000256 1024 90 270 75936 3.42346 20.7673 156.806 181.04 181.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000256 1024 230 560 63744 5.68426 3.40221 48.0697 104.382 161.664 161.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 0.000256 4096 70 2600 37248 20.2598 13.9428 502.504 419.102 955.913 956.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 3.2e-05 1024 180 480 599200 42.101 26.9813 395.943 838.746 1303.91 1304.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 6.4e-05 512 410 480 230400 17.1158 6.64307 77.8859 206.395 308.261 308.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.000512 512 250 240 14400 2.32 0.8192 2.59587 26.3378 32.228 32.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 0.000512 1024 300 600 35700 1.67306 21.8747 52.5372 76.128 76.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 0.000256 4096 500 10210 66900 13.9897 2855.58 419.132 3288.75 3288.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 0.000128 2048 180 830 116800 23.9634 14.3764 269.485 419.108 727.063 727.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 6.4e-05 4096 245 1720 208800 100.747 55.7534 2030.79 1675.52 3862.95 3863.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 0.000256 1024 90 270 76000 3.42835 21.0984 156.688 181.256 181.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000256 1024 230 560 63200 5.75117 3.41427 48.2979 104.431 162.025 162.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 0.000256 4096 70 2600 37200 20.4276 13.984 508.67 419.377 962.562 962.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 3.2e-05 1024 180 480 598528 41.9671 26.9323 407.03 837.812 1313.88 1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 6.4e-05 512 410 480 229376 17.2517 6.64134 79.9486 206.941 311 311.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.000512 512 250 240 12544 2.33446 0.795136 2.35699 25.7755 31.4188 31.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 0.000512 1024 300 600 35616 1.66176 22.5546 52.401 76.6612 76.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 0.000256 4096 500 10210 66864 13.9801 2915.1 418.722 3347.85 3347.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 0.000128 2048 180 830 117376 23.7778 14.3538 277.903 418.602 734.763 734.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 6.4e-05 4096 245 1720 208768 100.323 55.6531 2079.08 1673.38 3908.57 3908.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 0.000256 1024 90 270 75936 3.42221 21.7898 157.499 182.753 182.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.000256 1024 230 560 63616 5.74352 3.41613 50.106 104.847 164.235 164.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 0.000256 4096 70 2600 37184 20.28 13.956 521.406 418.894 974.639 974.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 3.2e-05 1024 180 480 598080 42.0944 26.9474 408.405 837.62 1315.21 1315.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 6.4e-05 512 410 480 230400 17.109 6.62976 80.6059 206.378 310.94 311.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.000512 512 250 240 13440 2.35962 0.819008 2.52019 26.0169 31.8717 31.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 0.000512 1024 300 600 35640 1.67117 22.62 52.4788 76.8126 76.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 0.000256 4096 500 10210 66840 13.9797 2937.72 418.889 3370.65 3370.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 0.000128 2048 180 830 116160 23.8846 14.4041 275.798 417.837 732.057 732.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 6.4e-05 4096 245 1720 208320 100.648 55.7302 2088.82 1675.46 3920.81 3920.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 0.000256 1024 90 270 75960 3.41997 21.8276 156.785 182.076 182.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000256 1024 230 560 63360 5.76109 3.41402 49.9604 104.664 163.927 164.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 0.000256 4096 70 2600 36960 20.3317 13.9469 520.505 418.155 973.043 973.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 3.2e-05 1024 180 480 599040 41.906 26.8984 395.149 838.665 1302.76 1302.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 6.4e-05 512 410 480 229376 17.5999 6.70874 77.6908 209.187 311.405 311.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.000512 512 250 240 14336 2.35229 0.829568 2.59699 26.939 32.8748 33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 0.000512 1024 300 600 35584 1.66618 21.8579 52.4243 75.9883 76.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 0.000256 4096 500 10210 66816 13.9801 2838.4 418.889 3271.32 3271.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 0.000128 2048 180 830 116736 23.8037 14.3411 268.563 418.298 725.137 725.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 6.4e-05 4096 245 1720 208896 100.255 55.592 2026.13 1677.47 3859.59 3859.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 0.000256 1024 90 270 75904 3.42426 21.1392 156.742 181.347 181.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.000256 1024 230 560 63488 5.73392 3.41082 48.3665 104.782 162.422 162.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 0.000256 4096 70 2600 36864 20.274 13.9284 502.998 418.637 955.947 956.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 3.2e-05 1024 180 480 597504 41.9229 26.9379 397.342 836.385 1302.73 1302.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 6.4e-05 512 410 480 221184 17.7461 6.6183 75.3437 206.231 306.159 306.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.000512 512 250 240 12288 2.29059 0.776928 2.376 25.389 30.986 31.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 0.000512 1024 300 600 35520 1.66605 21.9952 52.3633 76.0658 76.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 0.000256 4096 500 10210 66816 13.9898 2883.67 418.732 3316.44 3316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 0.000128 2048 180 830 115200 23.857 14.3645 267.192 416.594 722.14 722.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 6.4e-05 4096 245 1720 208896 100.274 55.5872 2044.96 1673.19 3874.15 3874.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 0.000256 1024 90 270 75840 3.42221 21.2895 157.382 182.137 182.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.000256 1024 230 560 62976 5.6369 3.36742 48.4238 103.372 160.933 161.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 0.000256 4096 70 2600 36864 20.2707 13.9119 507.474 417.104 958.864 958.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 3.2e-05 1024 180 480 598400 42.0321 26.9518 424.864 837.699 1331.68 1331.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 6.4e-05 512 410 480 230400 17.116 6.63488 84.2728 206.429 314.662 314.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.000512 512 250 240 12800 2.39139 0.817568 2.62698 26.2814 32.2678 32.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 0.000512 1024 300 600 35600 1.67152 23.6155 52.5264 77.855 77.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 0.000256 4096 500 10210 66800 13.985 3080.37 419.081 3513.48 3513.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 0.000128 2048 180 830 115200 23.9244 14.4039 284.876 417.177 740.51 740.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 6.4e-05 4096 245 1720 208000 100.59 55.6887 2161.68 1675.84 3993.93 3994.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 0.000256 1024 90 270 75800 3.42221 22.7638 156.167 182.396 182.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.000256 1024 230 560 62400 5.68762 3.37709 51.3601 103.477 164.029 164.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 0.000256 4096 70 2600 36800 20.3377 13.9448 537.188 417.705 989.273 989.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 3.2e-05 1024 180 480 598016 41.8994 26.9025 498.684 838.066 1405.69 1405.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 6.4e-05 512 410 480 229376 17.5981 6.71315 98.5045 209.068 332.099 332.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.000512 512 250 240 12288 2.29818 0.781568 2.8039 25.507 31.5437 31.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 0.000512 1024 300 600 35328 1.65021 27.6689 52.1999 81.5617 81.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 0.000256 4096 500 10210 66560 13.9701 3557.29 417.811 3989.12 3989.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 0.000128 2048 180 830 116736 23.8026 14.3565 339.301 418.245 795.831 795.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 6.4e-05 4096 245 1720 206848 100.194 55.5507 2527.8 1671.3 4354.97 4355.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 0.000256 1024 90 270 75776 3.41606 26.8456 155.736 186.041 186.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.000256 1024 230 560 63488 5.73894 3.40992 61.4424 104.853 175.576 175.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 0.000256 4096 70 2600 36864 20.2503 13.9412 633.144 418.92 1086.36 1086.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1950 3.2e-05 1024 180 480 599040 42.2864 26.9032 674.637 838.684 1582.66 1582.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 6.4e-05 512 410 480 233472 17.2949 6.70861 68.1116 209.064 301.413 301.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 630 0.000512 512 250 240 13312 2.37414 0.831296 3.64659 26.3071 33.31 33.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 0.000512 1024 300 600 35744 1.66963 18.566 52.4999 72.7784 72.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 0.000256 4096 500 10215 67008 14.0061 2499.59 419.326 2932.97 2933.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 800 0.000128 2048 180 825 117504 23.8381 14.366 449.231 419.318 906.88 906.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 820 6.4e-05 4096 245 1725 208384 100.487 55.5917 3418.22 1676.7 5251.14 5251.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1720 0.000256 1024 90 270 76064 3.42531 33.908 157.504 194.88 194.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.000256 1024 230 555 64256 5.75046 3.42013 70.9037 104.975 185.176 185.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 340 0.000256 4096 70 2610 37376 20.3224 13.9484 445.863 419.387 899.638 899.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1950 3.2e-05 1024 180 480 599040 42.2777 26.9783 638.946 838.324 1546.67 1546.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 6.4e-05 512 410 480 235520 17.3315 6.72973 69.6917 209.636 303.608 303.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 630 0.000512 512 250 240 12800 2.37328 0.8192 3.6576 27.7798 34.7841 34.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 0.000512 1024 300 600 35760 1.66976 18.8285 52.5005 73.0434 73.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 0.000256 4096 500 10215 67000 13.9822 2518.34 419.091 2951.48 2951.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 0.000128 2048 180 825 117440 23.9609 14.3779 451.057 419.597 909.134 909.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 820 6.4e-05 4096 245 1725 208320 100.829 55.7178 3246.28 1675.64 5078.61 5078.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 0.000256 1024 90 270 76040 3.42016 18.1968 159.447 181.107 181.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1110 0.000256 1024 230 555 64320 5.75277 3.43174 42.7853 104.925 157.026 157.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 0.000256 4096 70 2610 37440 20.4103 13.9777 452.171 419.189 905.854 905.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1950 3.2e-05 1024 180 480 599040 42.0475 26.9396 356.484 838.506 1264.13 1264.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 6.4e-05 512 410 480 233472 17.2192 6.68256 68.3804 208.383 300.883 301.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 630 0.000512 512 250 240 12288 2.39936 0.815456 2.0591 26.6833 32.1089 32.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 0.000512 1024 300 600 35712 1.6679 18.7511 52.4707 72.9329 72.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 0.000256 4096 500 10215 67008 13.9865 2509.59 419.392 2943.01 2943.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 0.000128 2048 180 825 117120 23.8733 14.3585 441.503 418.712 898.574 898.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 820 6.4e-05 4096 245 1725 208128 100.364 55.6667 1845.6 1675.98 3677.75 3677.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 0.000256 1024 90 270 76032 3.42022 18.0667 160.017 181.548 181.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.000256 1024 230 555 64128 5.72413 3.41264 41.9978 104.817 156.081 156.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 0.000256 4096 70 2610 37248 20.3203 13.9484 448.932 418.77 902.075 902.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 3.2e-05 1024 180 480 598528 42.1985 26.9586 356.255 837.825 1263.38 1263.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 6.4e-05 512 410 480 232960 17.4423 6.73014 70.496 209.273 304.164 304.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.000512 512 250 240 12544 2.39901 0.821248 2.03549 26.0441 31.452 31.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 0.000512 1024 300 600 35728 1.66915 19.2937 52.4715 73.4777 73.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 0.000256 4096 500 10215 66976 13.9902 2551.84 418.984 2984.87 2984.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 0.000128 2048 180 825 116928 23.9092 14.3686 243.179 418.394 699.981 700.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 820 6.4e-05 4096 245 1725 208320 100.661 55.7119 1891.09 1675.14 3722.74 3722.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 0.000256 1024 90 270 76048 3.43347 18.7408 159.754 181.971 182.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000256 1024 230 555 64064 5.74048 3.4263 43.3983 104.759 157.45 157.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 0.000256 4096 70 2610 37184 20.361 13.9653 457.534 418.525 910.489 910.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 3.2e-05 1024 180 480 598528 41.9587 26.9012 364.984 838.575 1272.57 1272.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 6.4e-05 512 410 480 233472 17.2967 6.70768 71.1404 209.142 304.517 304.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.000512 512 250 240 13312 2.38666 0.829824 2.24726 26.9865 32.6054 32.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 0.000512 1024 300 600 35712 1.66925 19.8636 52.5084 74.0849 74.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 0.000256 4096 500 10215 66944 13.9916 2478.89 419.255 2912.19 2912.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 0.000128 2048 180 825 117248 23.8382 14.3401 248.659 419.551 706.523 706.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 6.4e-05 4096 245 1725 208384 100.325 55.5991 1874.55 1677.73 3708.34 3708.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 0.000256 1024 90 270 76032 3.42742 19.274 157.609 180.353 180.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000256 1024 230 555 64000 5.71216 3.40787 44.5449 104.697 158.492 158.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 0.000256 4096 70 2610 37120 20.2668 13.9264 466.764 418.281 919.342 919.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 3.2e-05 1024 180 480 598464 42.0566 26.9599 410.094 838.158 1317.41 1317.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 6.4e-05 512 410 480 230400 17.2737 6.66246 81.0113 207.409 312.58 312.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.000512 512 250 240 11520 2.40624 0.809184 2.21888 26.1261 31.7132 31.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 0.000512 1024 300 600 35712 1.66586 22.7736 52.5152 76.9971 77.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 0.000256 4096 500 10215 66960 13.988 2950.69 419.343 3384.07 3384.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 0.000128 2048 180 825 116928 23.8918 14.4097 278.964 419.303 736.698 736.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 6.4e-05 4096 245 1725 207936 100.612 55.7322 2098.27 1677.46 3932.22 3932.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 0.000256 1024 90 270 76032 3.43251 21.9849 156.678 182.138 182.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000256 1024 230 555 63936 5.72394 3.40848 50.5878 104.61 164.463 164.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 0.000256 4096 70 2610 37152 20.3662 13.9633 527.483 419.486 981.407 981.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 3.2e-05 1024 180 480 598400 41.9384 26.9412 400.467 837.837 1307.32 1307.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 6.4e-05 512 410 480 235520 17.2869 6.72566 80.7437 209.639 314.615 314.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.000512 512 250 240 12800 2.37213 0.817504 2.39069 27.5518 33.29 33.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 0.000512 1024 300 600 35680 1.66723 22.2935 52.4408 76.4433 76.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 0.000256 4096 500 10215 66960 13.9871 2878.44 419.028 3311.51 3311.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 0.000128 2048 180 825 117120 23.8453 14.5887 272.631 419.142 730.337 730.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 6.4e-05 4096 245 1725 208000 100.32 55.6796 2044.72 1676.75 3877.61 3877.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 0.000256 1024 90 270 76000 3.42688 21.4698 155.566 180.506 180.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000256 1024 230 555 63360 5.70349 3.39462 48.9542 104.102 162.283 162.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 0.000256 4096 70 2610 37120 20.24 13.9284 513.791 417.631 965.695 965.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 3.2e-05 1024 180 480 598272 41.8432 26.8962 428.246 838.089 1335.21 1335.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 6.4e-05 512 410 480 227328 17.2552 6.61712 83.2826 206.363 313.736 313.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.000512 512 250 240 12288 2.39446 0.81728 2.44918 26.2124 32.0246 32.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 0.000512 1024 300 600 35616 1.66502 23.8352 52.4141 77.9577 78.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 0.000256 4096 500 10215 66912 13.9788 3058.34 419.155 3491.52 3491.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 0.000128 2048 180 825 116736 23.7892 14.3544 289.977 418.791 747.04 747.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 6.4e-05 4096 245 1725 207360 100.195 55.5849 2172.18 1675.02 4003.12 4003.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 0.000256 1024 90 270 75936 3.41837 22.9713 157.063 183.496 183.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000256 1024 230 555 63744 5.68381 3.39648 52.7288 104.373 166.31 166.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 0.000256 4096 70 2610 37248 20.2316 13.9366 547.998 419.043 1001.31 1001.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 3.2e-05 1024 180 480 598400 42.0835 26.9844 424.499 838.039 1331.75 1331.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 6.4e-05 512 410 480 230400 17.0934 6.63552 83.8861 206.216 314.048 314.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.000512 512 250 240 12800 2.3807 0.819776 2.5384 26.1955 32.089 32.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 0.000512 1024 300 600 35700 1.67072 23.6854 52.4924 77.8912 77.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 0.000256 4096 500 10215 66900 13.9735 3030.54 418.817 3463.38 3463.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 0.000128 2048 180 825 116800 23.9388 14.3825 287.838 418.757 745.048 745.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 6.4e-05 4096 245 1725 208000 100.626 55.7404 2161.58 1674.19 3992.27 3992.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 0.000256 1024 90 270 76000 3.42749 22.825 155.087 181.383 181.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000256 1024 230 555 63200 5.74426 3.41194 51.8002 107.426 168.51 168.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 0.000256 4096 70 2610 37200 20.4058 13.9817 543.485 419.026 997 997.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 3.2e-05 1024 180 480 598528 41.9395 26.9405 427.276 837.692 1333.99 1334.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 6.4e-05 512 410 480 229376 17.2456 6.63923 83.7981 206.917 314.816 314.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.000512 512 250 240 10752 2.40077 0.796672 2.22877 26.7844 32.3644 32.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 0.000512 1024 300 600 35616 1.66298 23.7984 52.3974 77.9039 77.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 0.000256 4096 500 10215 66864 13.982 3056.13 418.689 3488.86 3488.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 0.000128 2048 180 825 116480 23.8469 14.4067 289.424 418.549 746.357 746.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 6.4e-05 4096 245 1725 207872 100.33 55.6536 2180.38 1673.34 4009.84 4009.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 0.000256 1024 90 270 75936 3.42336 22.9623 154.904 181.331 181.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.000256 1024 230 555 63616 5.73693 3.41725 52.6203 107.614 169.515 169.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 0.000256 4096 70 2610 37184 20.2801 13.9529 548.761 418.906 1002.01 1002.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 3.2e-05 1024 180 480 598080 42.0229 26.9476 418.554 837.008 1324.67 1324.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 6.4e-05 512 410 480 230400 17.1013 6.63347 82.6465 206.233 312.833 312.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.000512 512 250 240 11520 2.43274 0.818112 2.3648 26.2083 31.974 32.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 0.000512 1024 300 600 35640 1.66368 23.3083 52.4421 77.4583 77.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 0.000256 4096 500 10215 66840 13.9737 3020.39 418.598 3453.02 3453.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 0.000128 2048 180 825 116160 23.884 14.4382 283.829 417.528 739.804 739.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 6.4e-05 4096 245 1725 207360 100.6 55.7038 2150.41 1674.84 3981.69 3981.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 0.000256 1024 90 270 75960 3.42016 22.5431 158.652 184.658 184.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000256 1024 230 555 63360 5.75475 3.41197 51.3408 104.598 165.235 165.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 0.000256 4096 70 2610 36960 20.3202 13.9568 538.554 417.839 990.773 990.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 3.2e-05 1024 180 480 598016 41.9054 26.8918 401.082 838.654 1308.67 1308.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 6.4e-05 512 410 480 229376 17.589 6.70477 78.7799 209.179 312.472 312.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.000512 512 250 240 12288 2.42611 0.830336 2.40794 27.8644 33.6869 33.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 0.000512 1024 300 600 35584 1.66275 22.3181 52.4243 76.4474 76.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 0.000256 4096 500 10215 66816 13.9753 2892.48 418.908 3325.41 3325.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 0.000128 2048 180 825 116736 23.7757 14.3357 272.82 418.291 729.356 729.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 6.4e-05 4096 245 1725 207872 100.256 55.595 2063.42 1677.63 3897.04 3897.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 0.000256 1024 90 270 75904 3.42118 21.5968 156.355 181.415 181.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.000256 1024 230 555 63488 5.73949 3.40851 49.3316 104.777 163.394 163.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 0.000256 4096 70 2610 36864 20.253 13.9206 514.068 418.689 967.032 967.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 3.2e-05 1024 180 480 597504 41.8976 26.8762 470.929 837.191 1377.04 1377.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 6.4e-05 512 410 480 221184 17.7491 6.6137 89.6085 206.425 320.614 320.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.000512 512 250 240 9216 2.4128 0.775904 2.28758 25.0348 30.6652 30.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 0.000512 1024 300 600 35520 1.66557 26.1429 52.4133 80.2672 80.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 0.000256 4096 500 10215 66816 13.9796 3357.17 419.312 3790.51 3790.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 0.000128 2048 180 825 115200 23.8496 14.5133 314.859 416.989 770.346 770.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 6.4e-05 4096 245 1725 207360 100.293 55.5936 2387.41 1674.91 4218.35 4218.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 0.000256 1024 90 270 75840 3.42016 25.2832 156.047 184.793 184.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.000256 1024 230 555 62976 5.63853 3.3697 57.5087 106.618 173.267 173.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 0.000256 4096 70 2610 36864 20.2514 13.9152 597.166 417.496 1048.93 1049.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 3.2e-05 1024 180 480 596800 42.1413 26.9482 470.029 837.83 1377.09 1377.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 6.4e-05 512 410 480 230400 17.1356 6.63757 93.9648 206.457 324.411 324.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.000512 512 250 240 12800 2.392 0.819712 2.91776 26.2846 32.5669 32.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 0.000512 1024 300 600 35600 1.67322 26.2039 52.5389 80.4591 80.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 0.000256 4096 500 10215 66800 13.9817 3402.64 419.176 3835.85 3835.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 0.000128 2048 180 825 115200 23.9326 14.3713 314.865 417.848 771.152 771.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 6.4e-05 4096 245 1725 208000 100.62 55.7135 2407.96 1676.14 4240.57 4240.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 0.000256 1024 90 270 75800 3.42576 25.283 158.242 186.994 187.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.000256 1024 230 555 62400 5.68915 3.38522 56.9982 103.496 169.7 169.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 0.000256 4096 70 2610 36800 20.324 13.9469 597.147 417.773 1049.29 1049.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 3.2e-05 1024 180 480 598016 41.9158 26.9005 429.28 838.755 1336.99 1337.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 6.4e-05 512 410 480 229376 17.6041 6.71485 84.5575 209.242 318.336 318.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.000512 512 250 240 8192 2.45722 0.780288 1.8895 25.5269 30.8054 30.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 0.000512 1024 300 600 35328 1.64864 23.7588 52.2433 77.6961 77.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 0.000256 4096 500 10215 66560 13.9633 3072.99 418.182 3505.18 3505.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 0.000128 2048 180 825 116736 23.7985 14.4489 292.582 418.593 749.555 749.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 6.4e-05 4096 245 1725 206848 100.198 55.5729 2192.89 1692.84 4041.64 4041.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 0.000256 1024 90 270 75776 3.42221 23.1342 155.831 182.431 182.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.000256 1024 230 555 63488 5.74598 3.41216 52.8226 104.943 167.051 167.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 0.000256 4096 70 2610 36864 20.2499 13.9459 548.832 419.262 1002.39 1002.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1950 3.2e-05 1024 180 480 599296 42.1624 26.9096 669.197 838.109 1576.52 1576.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 6.4e-05 512 410 480 233472 17.2959 6.7111 64.4716 208.866 297.575 297.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 630 0.000512 512 250 240 12288 2.41974 0.830944 3.24835 27.0804 33.7307 33.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 0.000512 1024 300 600 35744 1.67043 17.6234 52.4462 71.7823 71.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 0.000256 4096 500 10220 67008 13.9735 2350.27 418.969 2783.26 2783.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 0.000128 2048 180 840 117504 23.8727 14.3442 438.874 419.541 896.766 896.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 820 6.4e-05 4096 245 1720 208128 100.533 55.5786 3335.9 1674.95 5167.1 5167.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1720 0.000256 1024 90 280 76000 3.42694 33.8128 162.359 199.643 199.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 0.000256 1024 230 560 63488 5.75712 3.41811 40.0638 104.874 154.24 154.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 340 0.000256 4096 70 2600 37248 20.3142 13.9465 419.844 418.99 873.2 873.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1950 3.2e-05 1024 180 480 599360 42.0911 26.9717 380.288 838.176 1287.67 1287.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 6.4e-05 512 410 480 232960 17.5019 6.73242 73.0876 209.613 307.156 307.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 630 0.000512 512 250 240 11520 2.4272 0.81888 2.08003 26.6043 32.0888 32.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 0.000512 1024 300 600 35760 1.67242 20.025 52.4984 74.2385 74.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 0.000256 4096 500 10220 67000 13.9451 2637.69 419.064 3070.75 3070.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 0.000128 2048 180 840 117440 23.9651 14.3909 473.247 419.077 930.821 930.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 820 6.4e-05 4096 245 1720 208320 100.76 55.7038 3320.66 1675.51 5152.78 5152.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 0.000256 1024 90 280 75960 3.42086 20.1032 160.956 184.527 184.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.000256 1024 230 560 63360 5.78272 3.42989 44.4481 104.911 158.71 158.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 0.000256 4096 70 2600 37280 20.4074 13.9668 472.892 419.126 926.498 926.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1950 3.2e-05 1024 180 480 599040 41.9807 26.9333 350.926 837.924 1257.9 1258.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 6.4e-05 512 410 480 230400 17.4262 6.69072 67.1781 208.238 299.747 299.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 630 0.000512 512 250 240 11520 2.42374 0.817696 1.95072 26.5827 31.9328 32.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 0.000512 1024 300 600 35712 1.66534 18.6212 52.4369 72.766 72.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 0.000256 4096 500 10220 66960 13.9387 0 418.877 432.825 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 3.2e-05 1024 180 480 598528 42.1164 26.959 350.647 838.265 1258.12 1258.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 6.4e-05 512 410 480 232960 17.452 6.7279 69.5459 209.433 303.377 303.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.000512 512 250 240 11648 2.42896 0.819744 1.96656 26.0623 31.4294 31.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 0.000512 1024 300 600 35728 1.66774 19.2143 52.5126 73.438 73.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 0.000256 4096 500 10220 66976 13.9723 2488.26 419.34 2921.63 2921.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 0.000128 2048 180 840 116928 23.9015 14.3766 240.516 418.703 697.626 697.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 6.4e-05 4096 245 1720 207872 100.707 55.712 1784.98 1676.5 3618.03 3618.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 0.000256 1024 90 280 75936 3.41011 19.2565 156.146 178.855 178.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000256 1024 230 560 63168 5.77165 3.41811 42.4023 104.835 156.554 156.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 0.000256 4096 70 2600 37184 20.3592 13.9633 445.668 421.698 901.79 901.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 3.2e-05 1024 180 480 599040 41.9014 26.8984 354.611 837.706 1261.25 1261.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 6.4e-05 512 410 480 233472 17.2984 6.70563 69.4171 208.925 302.566 302.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.000512 512 250 240 12288 2.42368 0.831488 2.09018 26.9324 32.4368 32.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 0.000512 1024 300 600 35712 1.66912 19.2963 52.4573 73.4648 73.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 0.000256 4096 500 10220 66944 13.9387 0 418.842 432.789 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 3.2e-05 1024 180 480 598464 42.0357 27.0705 433.255 837.585 1340.09 1340.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 6.4e-05 512 410 480 230400 17.2523 6.66419 85.4416 207.262 316.838 317.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.000512 512 250 240 11520 2.40758 0.806912 2.35552 25.9687 31.6921 31.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 0.000512 1024 300 600 35712 1.66298 24.0608 52.4743 78.2407 78.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 0.000256 4096 500 10220 66960 13.9764 3085.93 419.089 3519.04 3519.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 0.000128 2048 180 840 117504 23.8338 14.3686 296.934 419.006 754.272 754.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 6.4e-05 4096 245 1720 207936 100.563 55.7036 2186.24 1675.33 4017.97 4018.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 0.000256 1024 90 280 75960 3.4263 24.0932 157.267 184.83 184.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.000256 1024 230 560 62784 5.76832 3.41507 52.6849 104.542 166.533 166.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 0.000256 4096 70 2600 37152 20.3633 13.9635 550.181 419.196 1003.81 1003.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 3.2e-05 1024 180 480 597888 41.9588 26.9278 302.131 838.167 1209.33 1209.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 6.4e-05 512 410 480 221184 17.4368 6.57818 57.6574 204.338 286.228 286.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.000512 512 250 240 9216 2.4113 0.776192 1.56694 25.006 29.9112 30.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 0.000512 1024 300 600 35568 1.66864 16.8514 52.4123 70.9746 71.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 0.000256 4096 500 10220 66816 13.9534 2140.77 418.941 2573.72 2573.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 0.000128 2048 180 840 116352 23.8073 14.3529 206.023 418.419 662.733 662.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 6.4e-05 4096 245 1720 207360 100.287 55.6353 1516.66 1676.51 3349.22 3349.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 0.000256 1024 90 280 75888 3.4265 16.8093 157.395 177.673 177.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.000256 1024 230 560 62208 5.71098 3.39149 36.5866 103.921 149.737 149.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 0.000256 4096 70 2600 36864 20.2471 13.9433 380.838 418.279 833.411 833.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 3.2e-05 1024 180 480 599040 41.8502 26.937 416.426 837.817 1323.17 1323.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 6.4e-05 512 410 480 230400 17.643 6.72154 81.9435 209.644 316.169 316.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.000512 512 250 240 11520 2.42096 0.81552 2.31498 26.4521 32.1556 32.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 0.000512 1024 300 600 35680 1.66496 23.0436 52.4391 77.1892 77.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 0.000256 4096 500 10220 66960 13.9508 2990.18 419.062 3423.24 3423.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 0.000128 2048 180 840 117120 23.8449 14.4536 285.698 419.223 743.352 743.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 6.4e-05 4096 245 1720 208000 100.282 55.6848 2117.71 1675.78 3949.61 3949.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 0.000256 1024 90 280 75920 3.41939 23.1057 159.452 186.021 186.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.000256 1024 230 560 62720 5.72342 3.39002 50.6811 104.318 164.241 164.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 0.000256 4096 70 2600 36800 20.2384 13.9325 527.845 417.631 979.752 979.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 3.2e-05 1024 180 480 599040 41.7933 26.9039 292.39 838.709 1199.93 1200.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 6.4e-05 512 410 480 225280 17.4661 6.62451 56.767 206.45 287.526 287.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.000512 512 250 240 10240 2.47814 0.819168 1.68077 26.2644 31.3971 31.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 0.000512 1024 300 600 35520 1.66298 16.2068 52.3817 70.2936 70.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 0.000256 4096 500 10220 66880 13.9478 2082.19 419.454 2515.64 2515.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 0.000128 2048 180 840 115200 23.7298 14.3063 195.923 416.314 650.4 650.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 6.4e-05 4096 245 1720 207360 100.173 55.6012 1470.99 1677.62 3304.52 3304.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 0.000256 1024 90 280 75840 3.41946 16.2853 157.415 177.163 177.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.000256 1024 230 560 61440 5.70141 3.36602 35.1986 103.451 147.843 147.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 0.000256 4096 70 2600 36480 20.2043 13.8568 366.577 416.739 817.479 817.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 3.2e-05 1024 180 480 598272 41.8787 26.8991 391.56 838.269 1298.75 1298.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 6.4e-05 512 410 480 227328 17.2575 6.62064 76.1892 206.409 306.698 306.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.000512 512 250 240 10752 2.4537 0.819392 2.14224 26.2462 31.8154 31.9453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 0.000512 1024 300 600 35616 1.6616 21.5511 52.4246 75.6803 75.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 0.000256 4096 500 10220 66912 13.9366 0 419.28 433.226 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 3.2e-05 1024 180 480 597504 41.9165 26.8851 280.074 837.212 1186.23 1186.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 6.4e-05 512 410 480 221184 17.7502 6.61475 53.3383 206.418 284.34 284.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.000512 512 250 240 9216 2.41811 0.778208 1.4376 25.2495 30.0375 30.1626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 0.000512 1024 300 600 35520 1.66298 15.5132 52.4123 69.6321 69.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 0.000256 4096 500 10220 66816 13.9427 0 419.176 433.129 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 3.2e-05 1024 180 480 599200 42.0337 26.9698 408.427 837.993 1315.56 1315.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 6.4e-05 512 410 480 224000 17.5844 6.63706 78.1855 206.204 308.834 308.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.000512 512 250 240 11200 2.44989 0.818016 2.30355 25.988 31.7092 31.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 0.000512 1024 300 600 35700 1.66912 22.7127 52.4884 76.9115 76.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 0.000256 4096 500 10220 66900 13.9652 2912.63 418.822 3345.46 3345.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 0.000128 2048 180 840 116800 23.9408 14.4227 278.849 418.733 736.075 736.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 6.4e-05 4096 245 1720 208000 100.649 55.7384 2067.13 1675.45 3899.1 3899.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 0.000256 1024 90 280 75900 3.41606 22.707 158.201 184.367 184.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.000256 1024 230 560 62400 5.77706 3.41219 49.5116 104.335 163.157 163.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 0.000256 4096 70 2600 37200 20.4012 13.9773 520.868 418.998 974.344 974.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 3.2e-05 1024 180 480 598400 42.0237 27.4534 288.871 837.714 1196.2 1196.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 6.4e-05 512 410 480 217600 18.052 6.63178 54.0529 206.433 285.393 285.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.000512 512 250 240 9600 2.51158 0.81824 1.52592 26.2835 31.2934 31.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 0.000512 1024 300 600 35600 1.66611 16.0625 52.529 70.3015 70.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 0.000256 4096 500 10220 66800 13.9643 2044 419.146 2477.15 2477.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 0.000128 2048 180 840 115200 23.9366 14.3556 194.523 417.191 650.137 650.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 6.4e-05 4096 245 1720 208000 100.554 55.7038 1456.56 1675.77 3288.73 3288.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 0.000256 1024 90 280 75800 3.41859 16.1065 156.22 175.791 175.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.000256 1024 230 560 60800 5.7551 3.38147 34.3428 103.48 147.09 147.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 0.000256 4096 70 2600 36800 20.3193 13.9472 363.573 417.882 815.825 815.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 3.2e-05 1024 180 480 598528 41.9076 26.9373 520.331 838.384 1427.7 1427.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 6.4e-05 512 410 480 229376 17.2519 6.64374 102.632 207.072 333.816 333.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.000512 512 250 240 10752 2.40384 0.798336 2.66451 25.7529 31.7706 31.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 0.000512 1024 300 600 35616 1.66592 29.0038 52.5304 83.2459 83.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 0.000256 4096 500 10220 66864 13.9307 3699 419.063 4132.04 4132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 0.000128 2048 180 840 116480 23.8583 14.3487 353.448 418.886 810.675 810.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 6.4e-05 4096 245 1720 206976 100.359 55.6659 2617.76 1674.61 4448.52 4448.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 0.000256 1024 90 280 75824 3.41811 28.8625 155.991 188.313 188.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.000256 1024 230 560 62720 5.77686 3.41565 63.3554 104.916 177.59 177.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 0.000256 4096 70 2600 37184 20.2712 13.9536 663.032 419.18 1116.54 1116.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 3.2e-05 1024 180 480 596736 41.9277 26.878 339.646 837.328 1245.92 1246.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 6.4e-05 512 410 480 215040 17.5138 6.56608 63.6419 202.352 290.291 290.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.000512 512 250 240 7168 2.42384 0.750976 1.48541 25.3037 30.1169 30.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 0.000512 1024 300 600 35392 1.65485 18.7986 52.288 72.785 72.8411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 0.000256 4096 500 10220 66752 13.9346 2433.23 419.073 2866.29 2866.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 0.000128 2048 180 840 116480 23.8149 14.382 233.429 419.187 690.943 691.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 6.4e-05 4096 245 1720 206080 100.302 55.6032 1722.39 1675.17 3553.6 3553.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 0.000256 1024 90 280 75712 3.42115 19.0571 154.987 177.508 177.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.000256 1024 230 560 60928 5.76371 3.38035 40.6361 103.87 153.775 153.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 0.000256 4096 70 2600 35840 20.1455 13.8255 421.451 414.975 870.503 870.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 3.2e-05 1024 180 480 598080 42.0138 26.9474 498.334 837.561 1405 1405.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 6.4e-05 512 410 480 222720 17.6767 6.63018 95.8595 206.366 326.745 326.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.000512 512 250 240 11520 2.42832 0.817952 2.71907 26.0142 32.1332 32.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 0.000512 1024 300 600 35640 1.66944 27.6978 52.4722 81.8817 81.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 0.000256 4096 500 10220 66840 13.9592 3562.26 418.913 3995.18 3995.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 0.000128 2048 180 840 116160 23.8654 14.4042 338.45 417.862 794.708 794.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 6.4e-05 4096 245 1720 207360 100.598 55.7125 2524.17 1675.4 4356.02 4356.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 0.000256 1024 90 280 75840 3.41251 27.6337 156.12 187.213 187.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.000256 1024 230 560 62400 5.79248 3.41811 60.3284 104.653 174.32 174.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 0.000256 4096 70 2600 36960 20.3084 13.9416 633.632 418.122 1086.11 1086.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 3.2e-05 1024 180 480 597120 41.9975 26.9267 337.379 837.241 1243.68 1243.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 6.4e-05 512 410 480 215040 18.2255 6.62554 62.7941 206.307 294.172 294.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.000512 512 250 240 11520 2.43142 0.8192 2.02013 26.0797 31.5008 31.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 0.000512 1024 300 600 35520 1.66707 18.8307 52.4369 72.976 73.0314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 0.000256 4096 500 10220 66720 13.953 2402.99 418.626 2835.62 2835.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 0.000128 2048 180 840 115200 23.9341 14.3641 228.506 417.839 684.771 684.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 6.4e-05 4096 245 1720 205440 100.368 55.6052 1693.7 1669.71 3519.52 3519.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 0.000256 1024 90 280 75600 3.41571 18.8403 157.57 179.87 179.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.000256 1024 230 560 61440 5.71856 3.37306 40.7153 103.454 153.391 153.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 0.000256 4096 70 2600 36480 20.2771 13.949 425.093 418.486 877.906 877.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 3.2e-05 1024 180 480 599040 41.8488 26.8947 483.093 837.889 1389.86 1389.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 6.4e-05 512 410 480 229376 17.6007 6.70534 95.7907 208.974 329.29 329.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.000512 512 250 240 12288 2.42826 0.831488 2.83395 26.7872 33.0353 33.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 0.000512 1024 300 600 35584 1.66419 26.8001 52.3729 80.8809 80.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 0.000256 4096 500 10220 66816 13.9363 3462.13 418.556 3894.67 3894.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 0.000128 2048 180 840 116736 23.7821 14.3795 330.631 417.895 786.814 786.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 6.4e-05 4096 245 1720 207872 100.286 55.5908 2464.3 1676.03 4296.35 4296.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 0.000256 1024 90 280 75904 3.43859 26.9037 157.322 187.708 187.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.000256 1024 230 560 62464 5.76736 3.40544 58.6166 104.684 172.602 172.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 0.000256 4096 70 2600 36864 20.238 13.9277 616.017 418.228 1068.51 1068.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 3.2e-05 1024 180 480 598016 41.9149 26.9031 324.736 838.759 1232.45 1232.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 6.4e-05 512 410 480 229376 17.595 6.71194 64.5593 209.243 298.323 298.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.000512 512 250 240 8192 2.45802 0.780288 1.58694 26.5815 31.5616 31.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 0.000512 1024 300 600 35328 1.65197 18.0695 52.2444 72.0051 72.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 0.000256 4096 500 10220 66560 13.9223 2317.19 418.205 2749.36 2749.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 0.000128 2048 180 840 116736 23.8077 14.3644 223.236 418.653 680.197 680.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 6.4e-05 4096 245 1720 206848 100.222 55.5585 1646.87 1673.12 3475.91 3476.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 0.000256 1024 90 280 75776 3.42605 18.2329 155.926 177.627 177.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.000256 1024 230 560 61440 5.83069 3.41546 39.0856 104.944 153.401 153.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 0.000256 4096 70 2600 36864 20.2507 13.9416 414.757 419.263 868.315 868.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 3.2e-05 1024 180 480 597504 41.8919 26.882 420.074 836.399 1325.39 1325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 6.4e-05 512 410 480 221184 17.7498 6.61549 80.0156 206.232 310.829 310.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.000512 512 250 240 9216 2.4169 0.776192 2.03014 25.2332 30.6067 30.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 0.000512 1024 300 600 35520 1.66474 23.2795 52.3609 77.3478 77.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 0.000256 4096 500 10220 66816 13.9407 0 418.793 432.742 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 3.2e-05 1024 180 480 595968 42.0754 26.8921 296.913 837.572 1203.6 1203.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 6.4e-05 512 410 480 196608 18.2532 6.54237 50.6795 198.314 274.009 274.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.000512 512 250 240 6144 2.53802 0.782496 1.34838 25.1628 29.9857 30.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 0.000512 1024 300 600 35328 1.66518 16.5158 52.4116 70.6373 70.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 0.000256 4096 500 10220 66432 13.9264 2108.19 418.146 2540.31 2540.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 0.000128 2048 180 840 113664 23.6905 14.3404 198.306 413.379 649.843 649.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 6.4e-05 4096 245 1720 205824 100.154 55.4134 1487.78 1667.55 3311.04 3311.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 0.000256 1024 90 280 75648 3.42678 16.5937 156.574 176.638 176.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.000256 1024 230 560 61440 5.73498 3.37411 35.6924 103.732 148.661 148.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 0.000256 4096 70 2600 35328 20.1569 13.8 360.628 414.393 809.084 809.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 3.2e-05 1024 180 480 598400 42.0154 27.0651 439.013 837.653 1345.89 1346.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 6.4e-05 512 410 480 217600 18.0555 6.63456 82.219 206.418 313.55 313.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.000512 512 250 240 9600 2.51152 0.821248 2.1935 26.2818 31.9578 32.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 0.000512 1024 300 600 35600 1.6705 24.393 52.5284 78.6338 78.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 0.000256 4096 500 10220 66800 13.9776 3133.87 419.115 3567.01 3567.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 0.000128 2048 180 840 115200 23.964 14.3688 294.686 417.152 750.305 750.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 6.4e-05 4096 245 1720 208000 100.559 55.7068 2214.54 1676.55 4047.5 4047.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 0.000256 1024 90 280 75800 3.42221 24.4357 157.266 185.167 185.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.000256 1024 230 560 60800 5.75699 3.38074 52.0412 103.473 164.782 164.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 0.000256 4096 70 2600 36800 20.3144 13.9418 550.337 417.681 1002.38 1002.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 3.2e-05 1024 180 480 598400 41.9182 26.9285 312.393 837.971 1219.35 1219.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 6.4e-05 512 410 480 204800 19.0363 6.63466 55.7494 206.559 288.193 288.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.000512 512 250 240 6400 2.6439 0.828416 1.47056 26.4129 31.5102 31.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 0.000512 1024 300 600 35200 1.65254 16.9907 52.2577 70.946 71.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 0.000256 4096 500 10220 66400 13.9495 2261.84 418.064 2693.9 2693.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 0.000128 2048 180 840 112000 23.8881 14.2825 204.871 413.413 656.586 656.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 6.4e-05 4096 245 1720 204800 100.276 55.5118 1556.11 1669.01 3381.05 3381.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 0.000256 1024 90 280 75600 3.4184 17.2263 156.641 177.33 177.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.000256 1024 230 560 60800 5.7679 3.3792 37.3192 103.745 150.341 150.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 0.000256 4096 70 2600 35200 20.1746 13.8318 376.878 414.483 825.474 825.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1950 3.2e-05 1024 180 480 598528 42.1452 26.9015 581.784 838.794 1489.76 1489.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 6.4e-05 512 410 480 225280 17.9036 6.7104 62.3646 209.086 296.279 296.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 630 0.000512 512 250 240 14848 2.31936 0.831712 3.80586 28.0229 35.1343 35.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 0.000512 1024 300 600 35744 1.66902 17.5144 52.5026 71.7284 71.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 0.000256 4096 500 10224 67008 13.9817 2330.29 419.439 2763.77 2763.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 0.000128 2048 180 840 117248 23.885 14.357 427.18 419.442 884.998 885.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 820 6.4e-05 4096 245 1728 207872 100.475 55.5806 3228.83 1676.78 5061.8 5061.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1720 0.000256 1024 90 288 75936 3.43165 34.075 163.15 200.698 200.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 0.000256 1024 230 552 62976 5.7697 3.41731 38.8875 104.991 153.193 153.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 0.000256 4096 70 2616 37248 20.318 13.9428 416.705 419.441 870.511 870.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1950 3.2e-05 1024 180 480 598400 42.1321 26.97 354.598 838.978 1262.82 1262.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 6.4e-05 512 410 480 227840 17.9024 6.73149 67.0731 209.805 301.72 301.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 630 0.000512 512 250 240 14080 2.32685 0.8192 2.31501 27.8184 33.4332 33.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 0.000512 1024 300 600 35760 1.67114 18.6286 52.5391 72.8826 72.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 0.000256 4096 500 10224 67000 13.9831 2452.01 419.478 2885.51 2885.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 0.000128 2048 180 840 117120 24.0349 14.3711 419.148 419.419 877.104 877.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 820 6.4e-05 4096 245 1728 208000 100.786 55.7088 2955.26 1677.11 4788.99 4789.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 0.000256 1024 90 288 75920 3.46243 19.198 158.227 180.932 180.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.000256 1024 230 552 63040 5.80544 3.42426 40.8244 105.004 155.185 155.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 0.000256 4096 70 2616 37280 20.4125 13.9693 440.635 419.531 894.652 894.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 3.2e-05 1024 180 480 598272 42.0139 26.9332 341.386 838.751 1249.22 1249.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 6.4e-05 512 410 480 224256 17.8845 6.69248 65.5998 208.447 298.848 299.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 630 0.000512 512 250 240 14592 2.30154 0.817536 2.38893 26.5186 32.1884 32.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 0.000512 1024 300 600 35712 1.66502 18.6143 52.4907 72.8132 72.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 0.000256 4096 500 10224 66960 13.9715 2412.5 419.326 2845.85 2845.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 0.000128 2048 180 840 116736 23.8437 14.3527 233.357 418.77 690.456 690.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 820 6.4e-05 4096 245 1728 207744 100.352 55.6805 1778.79 1676.36 3611.33 3611.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 0.000256 1024 90 288 75888 3.4184 19.0572 158.665 181.185 181.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.000256 1024 230 552 62592 5.78192 3.41811 40.1097 104.852 154.291 154.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 0.000256 4096 70 2616 37056 20.2936 13.9612 432.201 418.881 885.444 885.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1950 3.2e-05 1024 180 480 597504 41.9462 27.5294 232.04 838.188 1139.84 1139.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 6.4e-05 512 410 480 221184 17.7331 6.61686 42.0096 206.382 272.952 273.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 630 0.000512 512 250 240 13824 2.32995 0.818656 3.7825 27.3939 34.4759 34.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 0.000512 1024 300 600 35616 1.66701 12.063 52.4165 66.1904 66.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 0.000256 4096 500 10224 66912 13.9773 1554.04 419.258 1987.34 1987.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 0.000128 2048 180 840 116736 23.8642 14.3388 411.737 419.042 869.111 869.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 820 6.4e-05 4096 245 1728 207360 100.305 55.5931 2891.06 1674.34 4721.45 4721.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 0.000256 1024 90 288 75840 3.41606 12.4111 158.551 174.422 174.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.000256 1024 230 552 62208 5.74301 3.40547 26.0645 104.381 139.721 139.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 0.000256 4096 70 2616 36864 20.2468 13.9366 277.457 419.095 730.841 730.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 3.2e-05 1024 180 480 598080 42.0692 26.9625 394.176 838.317 1301.66 1301.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 6.4e-05 512 410 480 225792 17.9838 6.72707 76.1656 209.458 310.553 310.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.000512 512 250 240 14336 2.3247 0.82096 2.57238 26.0618 31.9317 32.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 0.000512 1024 300 600 35728 1.66307 21.5818 52.5156 75.8025 75.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 0.000256 4096 500 10224 66976 13.9775 2801.06 419.393 3234.47 3234.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 0.000128 2048 180 840 116928 23.8845 14.4207 270.614 418.748 727.792 727.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 6.4e-05 4096 245 1728 207872 100.583 55.7056 2005.25 1676.66 3838.34 3838.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 0.000256 1024 90 288 75880 3.42064 22.3683 155.286 181.118 181.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000256 1024 230 552 62720 5.79347 3.41802 46.8915 104.845 161.074 161.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 0.000256 4096 70 2616 37184 20.3392 13.9654 502.641 418.892 955.945 956.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1950 3.2e-05 1024 180 480 597632 42.0097 26.9414 268.113 837.81 1175.01 1175.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 6.4e-05 512 410 480 222208 17.8118 6.64166 47.8935 206.946 279.505 279.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 630 0.000512 512 250 240 12544 2.3311 0.796992 1.74822 25.4816 30.52 30.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 0.000512 1024 300 600 35616 1.66314 13.7592 52.404 67.8696 67.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 0.000256 4096 500 10224 66864 13.9759 1757.88 418.795 2190.7 2190.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 0.000128 2048 180 840 116480 23.8964 14.3771 496.638 418.592 953.632 953.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 820 6.4e-05 4096 245 1728 206976 100.378 55.6756 1360.55 1673.29 3190.02 3190.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 0.000256 1024 90 288 75824 3.41878 14.346 157.698 175.505 175.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.000256 1024 230 552 62720 5.77638 3.41229 30.2998 104.856 144.467 144.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 0.000256 4096 70 2616 37184 20.2857 13.9571 317.476 418.886 770.707 770.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 3.2e-05 1024 180 480 598016 41.9367 26.9018 385.446 838.398 1292.82 1292.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 6.4e-05 512 410 480 225280 17.9111 6.70925 72.4424 209.388 306.67 306.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.000512 512 250 240 14336 2.34694 0.830464 2.54054 27.8612 33.7382 33.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 0.000512 1024 300 600 35712 1.6687 20.9199 52.4973 75.131 75.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 0.000256 4096 500 10224 66944 13.9756 2559.01 419.228 2992.26 2992.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 0.000128 2048 180 840 117248 23.8224 14.3459 264.46 419.417 722.177 722.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 6.4e-05 4096 245 1728 207872 100.268 55.6154 1948.28 1677.57 3781.86 3781.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 0.000256 1024 90 288 75904 3.43043 21.6598 157.74 182.872 182.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.000256 1024 230 552 62464 5.77882 3.40592 45.2534 104.673 159.237 159.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 0.000256 4096 70 2616 36864 20.2532 13.9216 481.777 418.196 934.248 934.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 3.2e-05 1024 180 480 598016 41.8947 26.9047 259.363 837.777 1166.08 1166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 6.4e-05 512 410 480 221184 18.2285 6.71117 47.4044 208.955 281.514 281.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.000512 512 250 240 14336 2.35133 0.833536 1.85008 26.3438 31.5298 31.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 0.000512 1024 300 600 35584 1.66298 14.0234 52.3669 68.0971 68.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 0.000256 4096 500 10224 66816 13.9715 1625.45 418.509 2057.98 2058.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 0.000128 2048 180 840 116736 23.7677 14.3319 176.1 417.966 632.291 632.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 820 6.4e-05 4096 245 1728 207872 100.245 55.5998 1373.05 1675.64 3204.66 3204.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 0.000256 1024 90 288 75776 3.42029 14.5917 156.267 174.323 174.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.000256 1024 230 552 62464 5.7744 3.4089 30.7069 104.665 144.684 144.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 0.000256 4096 70 2616 36864 20.2407 13.9212 321.016 418.237 773.516 773.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 3.2e-05 1024 180 480 597888 42.0627 26.956 417.061 837.446 1323.67 1323.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 6.4e-05 512 410 480 221184 17.9838 6.66301 79.0415 207.225 311.133 311.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.000512 512 250 240 13824 2.31098 0.807456 2.66496 25.9599 31.9012 32.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 0.000512 1024 300 600 35712 1.66707 22.9729 52.4689 77.1529 77.2087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 0.000256 4096 500 10224 66960 13.9794 2970.07 419.039 3403.14 3403.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 0.000128 2048 180 840 116928 23.8942 14.3568 285.333 418.935 742.646 742.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 6.4e-05 4096 245 1728 207360 100.692 55.7164 2110.86 1674.87 3942.28 3942.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 0.000256 1024 90 288 75888 3.42608 23.6613 157.589 184.717 184.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.000256 1024 230 552 62208 5.79398 3.40848 49.4931 104.533 163.354 163.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 0.000256 4096 70 2616 37152 20.3744 13.9693 531.58 419.132 985.155 985.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 3.2e-05 1024 180 480 597888 41.9633 26.9332 293.064 837.524 1199.63 1199.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 6.4e-05 512 410 480 211968 18.1246 6.58022 53.5793 204.177 282.675 282.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.000512 512 250 240 11520 2.32458 0.774144 1.79456 26.0631 31.1076 31.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 0.000512 1024 300 600 35568 1.66566 16.0832 52.3755 70.167 70.2251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 0.000256 4096 500 10224 66816 13.9796 2074.14 418.643 2506.82 2506.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 0.000128 2048 180 840 116352 23.7733 14.4914 198.929 418.146 655.472 655.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 6.4e-05 4096 245 1728 207360 100.313 55.6593 1476.01 1675.22 3307.34 3307.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 0.000256 1024 90 288 75744 3.42454 16.6233 157.217 177.307 177.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.000256 1024 230 552 61056 5.7631 3.38742 34.3767 105.693 149.349 149.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 0.000256 4096 70 2616 36864 20.2487 13.9387 370.017 417.957 822.264 822.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 3.2e-05 1024 180 480 597760 42.003 26.9311 394.844 837.812 1301.73 1301.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 6.4e-05 512 410 480 225280 18.0377 6.72445 76.3113 209.64 310.935 311.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.000512 512 250 240 14080 2.32474 0.819104 2.62128 26.4523 32.373 32.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 0.000512 1024 300 600 35680 1.67014 21.7647 52.4351 75.9113 75.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 0.000256 4096 500 10224 66960 13.9796 2833.75 419.096 3266.87 3266.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 0.000128 2048 180 840 117120 23.8275 14.3504 270.92 419.144 728.374 728.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 6.4e-05 4096 245 1728 208000 100.265 55.6719 2010.79 1675.75 3842.61 3842.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 0.000256 1024 90 288 75840 3.42179 22.391 160.844 186.7 186.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.000256 1024 230 552 62080 5.74899 3.38758 46.7895 104.107 160.161 160.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 0.000256 4096 70 2616 36800 20.2507 13.9182 500.878 417.64 952.794 952.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 3.2e-05 1024 180 480 597760 41.8948 27.0945 284.504 837.91 1191.54 1191.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 6.4e-05 512 410 480 215040 18.1998 6.61766 52.8621 206.261 284.159 284.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.000512 512 250 240 12800 2.37318 0.8192 1.912 26.2378 31.4984 31.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 0.000512 1024 300 600 35520 1.66131 15.6759 52.3316 69.7122 69.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 0.000256 4096 500 10224 66880 13.9765 2014.93 419.076 2448.03 2448.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 0.000128 2048 180 840 115200 23.7378 14.297 191.896 415.916 645.976 646.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 6.4e-05 4096 245 1728 207360 100.176 55.5827 1430.53 1676.03 3262.46 3262.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 0.000256 1024 90 288 75680 3.41888 16.1482 159.282 178.89 178.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.000256 1024 230 552 61440 5.69427 3.36522 33.6205 103.359 146.168 146.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 0.000256 4096 70 2616 36480 20.2005 13.8572 356.303 416.338 806.8 806.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 3.2e-05 1024 180 480 597504 41.8877 27.0958 511.165 838.271 1418.56 1418.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 6.4e-05 512 410 480 221184 17.7297 6.61709 96.6945 206.404 327.674 327.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.000512 512 250 240 13824 2.33238 0.819104 3.4081 26.219 32.9349 33.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 0.000512 1024 300 600 35616 1.6647 28.1846 52.4268 82.3203 82.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 0.000256 4096 500 10224 66912 13.9762 3586 419.313 4019.33 4019.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 0.000128 2048 180 840 116736 23.7792 14.3346 346.515 418.888 803.649 803.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 6.4e-05 4096 245 1728 207360 100.155 55.5909 2554.69 1674.71 4385.29 4385.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 0.000256 1024 90 288 75840 3.42016 28.8501 157.139 189.455 189.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.000256 1024 230 552 62208 5.74275 3.40282 60.3919 104.395 174.063 174.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 0.000256 4096 70 2616 36864 20.2242 13.9387 638.661 419.142 1092.07 1092.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 3.2e-05 1024 180 480 595968 42.0315 26.882 325.97 836.593 1231.61 1231.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 6.4e-05 512 410 480 221184 17.7516 6.61536 63.1387 206.278 294.007 294.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.000512 512 250 240 12288 2.28902 0.776192 2.01904 26.2891 31.5272 31.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 0.000512 1024 300 600 35520 1.66403 18.0081 52.3747 72.0875 72.1447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 0.000256 4096 500 10224 66816 13.9747 2325.09 418.908 2758.01 2758.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 0.000128 2048 180 840 115200 23.8558 14.3428 221.377 416.745 676.452 676.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 6.4e-05 4096 245 1728 207360 100.286 55.6052 1655.5 1673.58 3485.12 3485.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 0.000256 1024 90 288 75648 3.42006 18.5731 154.841 176.876 176.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.000256 1024 230 552 61440 5.71395 3.37632 38.735 103.397 151.351 151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 0.000256 4096 70 2616 36096 20.2526 13.9123 404.913 417.195 856.373 856.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 3.2e-05 1024 180 480 598400 42.0691 26.9846 500.933 837.838 1407.96 1408.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 6.4e-05 512 410 480 217600 18.0556 6.63712 93.9749 206.16 325.046 325.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.000512 512 250 240 14400 2.32131 0.81744 3.51293 25.9771 32.7781 32.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 0.000512 1024 300 600 35700 1.66864 27.6223 52.4783 81.8121 81.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 0.000256 4096 500 10224 66900 13.9679 3543.18 418.763 3975.96 3976.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 0.000128 2048 180 840 116800 23.9356 14.3705 340.867 418.661 797.963 798.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 6.4e-05 4096 245 1728 207200 100.8 55.7566 2519.34 1673.8 4349.82 4349.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 0.000256 1024 90 288 75800 3.41149 28.3054 157.073 188.833 188.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.000256 1024 230 552 62400 5.77181 3.41606 59.5182 104.321 173.152 173.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 0.000256 4096 70 2616 37200 20.4068 13.9776 636.692 418.925 1090.1 1090.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 3.2e-05 1024 180 480 596800 42.1225 26.9463 339.123 837.139 1245.47 1245.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 6.4e-05 512 410 480 217600 18.065 6.63094 63.7031 206.288 294.902 295.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.000512 512 250 240 12800 2.38995 0.821248 2.15693 27.321 32.8348 32.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 0.000512 1024 300 600 35600 1.67117 18.8225 52.4922 73.0263 73.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 0.000256 4096 500 10224 66800 13.9793 2395.63 418.873 2828.53 2828.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 0.000128 2048 180 840 115200 23.935 14.3676 229.05 416.893 684.379 684.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 6.4e-05 4096 245 1728 206400 100.769 55.7117 1704.65 1675.9 3537.17 3537.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 0.000256 1024 90 288 75600 3.41811 19.2321 158.076 180.767 180.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.000256 1024 230 552 60800 5.75411 3.38314 39.9 103.409 152.575 152.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 0.000256 4096 70 2616 36800 20.3255 13.9431 428.23 417.427 880.03 880.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 3.2e-05 1024 180 480 597632 41.9983 26.9414 488.907 837.683 1395.67 1395.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 6.4e-05 512 410 480 222208 17.7964 6.64371 93.8865 206.913 325.451 325.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.000512 512 250 240 12544 2.33037 0.795936 2.91824 25.7296 31.9289 32.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 0.000512 1024 300 600 35616 1.66557 26.9995 52.3965 81.1074 81.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 0.000256 4096 500 10224 66864 13.9774 3479.55 418.747 3912.31 3912.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 0.000128 2048 180 840 116480 23.854 14.3558 334.375 418.544 791.264 791.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 6.4e-05 4096 245 1728 206976 100.404 55.6776 2475.41 1673.22 4304.85 4304.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 0.000256 1024 90 288 75824 3.41811 27.8485 160.197 191.507 191.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.000256 1024 230 552 62720 5.77837 3.41606 58.8511 104.835 173.009 173.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 0.000256 4096 70 2616 37184 20.2711 13.9493 625.981 418.83 1079.13 1079.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 3.2e-05 1024 180 480 596736 41.9172 26.8799 323.928 836.641 1229.5 1229.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 6.4e-05 512 410 480 215040 17.5039 7.27696 60.5834 202.179 287.77 287.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.000512 512 250 240 10752 2.28851 0.751616 1.94138 24.3544 29.4869 29.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 0.000512 1024 300 600 35392 1.65888 17.9569 52.242 71.8993 71.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 0.000256 4096 500 10224 66752 13.9771 2285.84 418.734 2718.59 2718.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 0.000128 2048 180 840 116480 23.8259 14.3665 220.56 418.829 677.709 677.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 6.4e-05 4096 245 1728 206080 100.349 55.593 1620.9 1673.69 3450.66 3450.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 0.000256 1024 90 288 75712 3.4207 18.4335 156.017 177.914 177.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.000256 1024 230 552 60928 5.76013 3.38314 37.6883 103.783 150.744 150.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 0.000256 4096 70 2616 35840 20.1497 13.8237 396.603 416.734 847.413 847.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 3.2e-05 1024 180 480 597120 42.087 26.9449 477.563 837.719 1384.45 1384.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 6.4e-05 512 410 480 222720 17.6724 6.63331 91.4943 206.397 322.411 322.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.000512 512 250 240 13440 2.35376 0.819296 3.02742 26.2337 32.5878 32.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 0.000512 1024 300 600 35640 1.6679 26.3741 52.4848 80.5699 80.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 0.000256 4096 500 10224 66840 13.9735 3353.64 419.013 3786.67 3786.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 0.000128 2048 180 840 116160 23.8774 14.3656 322.57 417.884 778.825 778.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 6.4e-05 4096 245 1728 207360 100.64 55.7341 2391.1 1675.84 4223.46 4223.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 0.000256 1024 90 288 75840 3.42483 26.935 157.272 187.675 187.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.000256 1024 230 552 62400 5.79187 3.41693 56.7103 104.672 170.72 170.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 0.000256 4096 70 2616 36960 20.2949 13.9518 599.402 418.2 1051.95 1052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 3.2e-05 1024 180 480 597120 41.9959 26.9304 309.278 837.179 1215.52 1215.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 6.4e-05 512 410 480 215040 18.2392 6.62912 57.6457 206.315 289.058 289.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.000512 512 250 240 11520 2.43306 0.825344 2.01782 26.0792 31.5062 31.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 0.000512 1024 300 600 35520 1.66851 17.0721 52.4403 71.2231 71.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 0.000256 4096 500 10224 66720 13.9726 2160.12 418.646 2592.79 2592.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 0.000128 2048 180 840 115200 23.9277 14.3585 207.007 417.928 663.347 663.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 6.4e-05 4096 245 1728 205440 100.366 55.5908 1526.82 1671.45 3354.37 3354.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 0.000256 1024 90 288 75600 3.42026 17.442 154.493 175.397 175.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.000256 1024 230 552 61440 5.71744 3.3751 36.1556 103.459 148.834 148.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 0.000256 4096 70 2616 36480 20.2706 13.9517 381.027 418.485 833.84 833.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 3.2e-05 1024 180 480 598016 41.8941 26.8988 457.157 838.588 1364.68 1364.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 6.4e-05 512 410 480 221184 18.2036 6.70525 87.1456 209.169 321.444 321.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.000512 512 250 240 14336 2.35203 0.833536 3.0897 27.863 34.2874 34.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 0.000512 1024 300 600 35584 1.6631 25.1499 52.4158 79.2708 79.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 0.000256 4096 500 10224 66816 13.9754 3205.72 418.93 3638.67 3638.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 0.000128 2048 180 840 116736 23.774 14.3301 309.617 418.248 766.1 766.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 6.4e-05 4096 245 1728 207872 100.296 55.6036 2290.77 1678.62 4125.43 4125.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 0.000256 1024 90 288 75776 3.42099 25.7892 156.266 185.52 185.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.000256 1024 230 552 62464 5.77405 3.40806 54.2652 104.772 168.352 168.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 0.000256 4096 70 2616 36864 20.2514 13.9282 572.445 418.585 1025.31 1025.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 3.2e-05 1024 180 480 598016 41.9121 26.8984 307.558 838.001 1214.51 1214.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 6.4e-05 512 410 480 212992 18.8463 6.70998 57.0279 209.064 291.869 292.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.000512 512 250 240 12288 2.30141 0.78048 2.10902 26.5617 31.9039 32.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 0.000512 1024 300 600 35328 1.64512 16.8351 52.1996 70.7244 70.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 0.000256 4096 500 10224 66560 13.9647 2170.59 417.862 2602.46 2602.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 0.000128 2048 180 840 116736 23.8234 14.3755 210.168 418.24 666.738 666.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 6.4e-05 4096 245 1728 206848 100.2 55.5622 1553.14 1670.99 3380.02 3380.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 0.000256 1024 90 288 75520 3.42016 17.5146 158.735 179.711 179.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.000256 1024 230 552 61440 5.8361 3.40992 36.1486 106.65 152.177 152.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 0.000256 4096 70 2616 36864 20.2547 13.9391 388.524 418.899 841.724 841.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1950 3.2e-05 1024 180 475 598016 42.1504 26.9021 626.807 838.7 1534.7 1534.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 6.4e-05 512 410 475 225280 17.9025 6.70941 69.2361 209.065 303.123 303.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 630 0.000512 512 250 250 13824 2.36458 0.831488 4.1615 26.2986 33.8104 33.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 0.000512 1024 300 600 35744 1.66912 19.9741 52.4945 74.1795 74.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 0.000256 4096 500 10225 67008 13.9929 2627.16 419.401 3060.62 3060.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 0.000128 2048 180 825 116480 23.9222 14.3476 466.722 419.415 924.536 924.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 820 6.4e-05 4096 245 1725 207616 100.401 55.5809 3678.17 1677.2 5511.5 5511.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1720 0.000256 1024 90 275 76032 3.43219 36.8163 161.087 201.378 201.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 0.000256 1024 230 575 62976 5.77114 3.41834 45.894 104.974 160.183 160.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 0.000256 4096 70 2600 36992 20.3002 13.9455 467.8 419.399 921.544 921.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1950 3.2e-05 1024 180 475 598080 42.2178 26.9747 335.524 838.997 1243.85 1243.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 6.4e-05 512 410 475 225280 18.0904 6.72915 62.3338 209.814 297.179 297.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 630 0.000512 512 250 250 13440 2.35203 0.818784 2.22438 26.7007 32.2522 32.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 0.000512 1024 300 600 35760 1.67267 17.8802 52.546 72.1427 72.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 0.000256 4096 500 10225 67000 13.9899 2356.89 419.492 2790.41 2790.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 0.000128 2048 180 825 116480 24.1318 14.4066 398.141 419.436 856.246 856.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 820 6.4e-05 4096 245 1725 207680 100.915 55.702 2821.72 1677.03 4655.5 4655.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 0.000256 1024 90 275 76000 3.42221 17.6456 160.717 181.829 181.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.000256 1024 230 575 62720 5.80918 3.42426 40.3194 105.012 154.692 154.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 0.000256 4096 70 2600 36960 20.409 13.9752 419.164 419.54 873.193 873.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1950 3.2e-05 1024 180 475 597760 42.2795 26.9373 524.992 838.605 1432.95 1433.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 6.4e-05 512 410 475 225280 18.0436 6.72339 40.6327 209.835 275.44 275.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 630 0.000512 512 250 250 12800 2.36906 0.815616 3.39824 27.6176 34.3569 34.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 0.000512 1024 300 600 35680 1.66912 11.7964 52.4867 65.9948 66.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 0.000256 4096 500 10225 66960 13.9878 1520.15 419.486 1953.69 1953.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 0.000128 2048 180 825 116480 24.0206 14.3729 404.078 419.657 862.256 862.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 820 6.4e-05 4096 245 1725 207360 100.712 55.6655 3162.17 1677.2 4995.89 4996.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1720 0.000256 1024 90 275 75920 3.42016 31.3876 162.531 197.383 197.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 0.000256 1024 230 575 62080 5.74963 3.38986 26.5366 104.205 140.007 140.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 0.000256 4096 70 2600 36480 20.2549 13.926 267.672 418.029 719.984 720.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 3.2e-05 1024 180 475 597888 42.0389 27.1632 346.995 837.945 1254.28 1254.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 6.4e-05 512 410 475 224256 17.8814 6.68262 66.0304 208.241 299.058 299.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.000512 512 250 250 13056 2.36688 0.8192 2.19632 25.9518 31.4832 31.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 0.000512 1024 300 600 35712 1.66707 19.1385 52.4387 73.2861 73.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 0.000256 4096 500 10225 66960 13.9797 2508.48 418.912 2941.42 2941.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 0.000128 2048 180 825 116352 23.8909 14.4033 238.65 418.376 695.452 695.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 820 6.4e-05 4096 245 1725 207360 100.427 55.6667 1844.08 1674.75 3675.07 3675.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 0.000256 1024 90 275 75984 3.42221 18.8036 159.139 181.408 181.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000256 1024 230 575 62592 5.79123 3.41242 42.9952 106.498 158.826 158.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 0.000256 4096 70 2600 36864 20.2778 13.9444 445.539 418.484 898.35 898.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1950 3.2e-05 1024 180 475 597504 41.9579 26.8918 237.602 838.196 1144.79 1144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 6.4e-05 512 410 475 221184 17.731 6.61914 42.474 206.388 273.43 273.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 630 0.000512 512 250 250 12288 2.39674 0.81872 1.60925 26.3561 31.3436 31.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 0.000512 1024 300 600 35616 1.66707 12.4385 52.4204 66.5687 66.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 0.000256 4096 500 10225 66912 13.9858 1621.05 419.267 2054.35 2054.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 0.000128 2048 180 825 115968 23.986 14.3423 403.742 418.923 861.127 861.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 820 6.4e-05 4096 245 1725 206592 100.426 55.5807 2867.99 1675.01 4699.14 4699.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 0.000256 1024 90 275 75936 3.41987 12.2523 158.571 174.286 174.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.000256 1024 230 575 62208 5.74454 3.40278 27.8216 104.38 141.478 141.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 0.000256 4096 70 2600 36864 20.2465 13.9323 288.752 419.093 742.132 742.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 3.2e-05 1024 180 475 597632 42.1136 26.9566 372.936 838.401 1280.55 1280.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 6.4e-05 512 410 475 225792 17.9956 6.72768 71.9326 209.479 306.356 306.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.000512 512 250 250 13440 2.3647 0.820256 2.47334 27.6016 33.4115 33.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 0.000512 1024 300 600 35728 1.66502 20.771 52.5209 74.9993 75.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 0.000256 4096 500 10225 66976 13.9896 2690.91 419.44 3124.39 3124.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 0.000128 2048 180 825 116032 23.9943 14.5206 253.349 419.441 711.436 711.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 6.4e-05 4096 245 1725 207424 100.654 55.7039 1926.83 1676.81 3760.13 3760.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 0.000256 1024 90 275 75992 3.42467 20.4833 155.542 179.493 179.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000256 1024 230 575 62720 5.79571 3.41811 46.5316 104.856 160.727 160.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 0.000256 4096 70 2600 36736 20.336 13.966 476.537 418.938 929.881 929.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1950 3.2e-05 1024 180 475 597632 42.0033 26.9414 255.559 837.699 1162.34 1162.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 6.4e-05 512 410 475 222208 17.803 6.63949 45.017 206.918 276.589 276.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 630 0.000512 512 250 250 12544 2.32992 0.797984 1.75866 26.7849 31.8267 31.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 0.000512 1024 300 600 35616 1.66502 13.2515 52.3957 67.355 67.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 0.000256 4096 500 10225 66864 13.9784 1692.14 418.754 2124.92 2124.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 0.000128 2048 180 825 115584 23.9734 14.3628 462.558 418.642 919.668 919.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 820 6.4e-05 4096 245 1725 206976 100.425 55.6544 1313.23 1673.07 3142.52 3142.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 0.000256 1024 90 275 75936 3.4232 13.23 157.885 174.582 174.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.000256 1024 230 575 62720 5.77933 3.41456 30.1764 104.834 144.335 144.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 0.000256 4096 70 2600 36736 20.272 13.9547 300.275 418.972 753.576 753.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 3.2e-05 1024 180 475 597504 41.9952 26.8917 390.847 838.402 1298.28 1298.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 6.4e-05 512 410 475 225280 17.9204 6.70614 74.1498 209.089 308.084 308.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.000512 512 250 250 13312 2.38733 0.831712 2.5879 26.8137 32.7732 32.9031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 0.000512 1024 300 600 35712 1.66717 21.6965 52.4964 75.9048 75.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 0.000256 4096 500 10225 66944 13.9872 2695.9 419.211 3129.15 3129.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 0.000128 2048 180 825 116224 23.9113 14.4949 264.993 419.393 722.923 723.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 6.4e-05 4096 245 1725 207360 100.343 55.5889 1992.53 1676.85 3825.44 3825.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 0.000256 1024 90 275 75968 3.42333 21.4344 156.722 181.62 181.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000256 1024 230 575 62464 5.76845 3.40522 48.3698 106.45 164.118 164.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 0.000256 4096 70 2600 36608 20.2541 13.9139 492.154 418.192 944.617 944.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 3.2e-05 1024 180 475 596992 42.0059 26.8978 261.803 837.874 1168.72 1168.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 6.4e-05 512 410 475 221184 18.2113 6.70931 48.2016 208.983 282.314 282.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.000512 512 250 250 12288 2.42899 0.837056 1.77174 26.3478 31.5392 31.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 0.000512 1024 300 600 35584 1.66323 14.4773 52.3743 68.5583 68.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 0.000256 4096 500 10225 66816 13.9872 1693.84 418.57 2126.45 2126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 0.000128 2048 180 825 115712 23.8768 14.33 177.74 417.959 634.037 634.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 6.4e-05 4096 245 1725 206848 100.389 55.5909 1326.93 1676.5 3159.55 3159.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 0.000256 1024 90 275 75904 3.41907 14.366 156.215 174.042 174.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.000256 1024 230 575 62464 5.77254 3.40675 32.5348 104.682 146.526 146.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 0.000256 4096 70 2600 36352 20.2448 13.9223 325.333 418.232 777.836 777.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 3.2e-05 1024 180 475 597312 42.103 26.9579 409.388 838.25 1316.84 1316.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 6.4e-05 512 410 475 221184 17.975 6.66205 77.3509 207.427 309.634 309.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.000512 512 250 250 12672 2.35795 0.809888 2.58826 26.1429 32.0549 32.1799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 0.000512 1024 300 600 35712 1.66707 22.9016 52.5176 77.1296 77.1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 0.000256 4096 500 10225 66960 13.9894 2982.18 419.453 3415.67 3415.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 0.000128 2048 180 825 116352 23.9706 14.3741 280.163 419.339 737.977 738.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 6.4e-05 4096 245 1725 207360 100.673 55.7013 2112.06 1676.6 3945.16 3945.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 0.000256 1024 90 275 75960 3.42426 22.528 159.742 185.737 185.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.000256 1024 230 575 62208 5.78771 3.41366 50.9373 104.622 164.888 164.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 0.000256 4096 70 2600 36864 20.3633 13.9675 527.215 419.576 981.224 981.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 3.2e-05 1024 180 475 596736 42.0534 26.9332 294.78 837.544 1201.45 1201.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 6.4e-05 512 410 475 211968 18.1248 6.57443 53.7684 204.187 282.879 283.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.000512 512 250 250 11520 2.32243 0.774144 1.90067 26.0675 31.2165 31.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 0.000512 1024 300 600 35568 1.66662 16.4915 52.3741 70.5758 70.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 0.000256 4096 500 10225 66816 13.9802 2123.68 418.664 2556.37 2556.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 0.000128 2048 180 825 115200 23.9005 14.3933 198.87 417.589 654.884 654.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 6.4e-05 4096 245 1725 207360 100.334 55.6465 1510.37 1675.26 3341.74 3341.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 0.000256 1024 90 275 75888 3.42304 16.3327 159.173 178.972 179.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.000256 1024 230 575 61056 5.76874 3.38739 36.2354 103.849 149.368 149.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 0.000256 4096 70 2600 36288 20.2691 13.9372 371.47 417.972 823.755 823.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 3.2e-05 1024 180 475 597760 41.9672 26.9332 398.035 838.438 1305.51 1305.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 6.4e-05 512 410 475 225280 18.0326 6.72547 76.4656 209.792 311.236 311.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.000512 512 250 250 12800 2.37194 0.817472 2.56419 27.5208 33.4269 33.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 0.000512 1024 300 600 35680 1.66694 22.3314 52.4768 76.518 76.5768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 0.000256 4096 500 10225 66960 13.9969 2884.78 419.399 3318.23 3318.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 0.000128 2048 180 825 116480 23.9116 14.3598 272.159 419.449 730.009 730.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 6.4e-05 4096 245 1725 207360 100.388 55.683 2046.53 1676.96 3879.7 3879.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 0.000256 1024 90 275 75920 3.42218 21.982 159.535 184.983 185.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000256 1024 230 575 62080 5.74272 3.39494 49.6145 104.179 163.061 163.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 0.000256 4096 70 2600 36480 20.2269 13.9244 506.519 417.936 958.709 958.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 3.2e-05 1024 180 475 597760 41.9248 26.9012 281.373 837.933 1188.27 1188.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 6.4e-05 512 410 475 215040 18.201 6.61914 51.9123 206.263 283.221 283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.000512 512 250 250 12800 2.37971 0.8192 1.99494 26.2407 31.5832 31.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 0.000512 1024 300 600 35520 1.66298 15.8024 52.3328 69.8403 69.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 0.000256 4096 500 10225 66880 13.9919 2019.41 419.086 2452.54 2452.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 0.000128 2048 180 825 115200 23.7443 14.3017 189.815 415.926 643.922 644.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 6.4e-05 4096 245 1725 207360 100.179 55.5863 1435.14 1676.08 3267.11 3267.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 0.000256 1024 90 275 75840 3.4199 15.5056 159.371 178.341 178.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.000256 1024 230 575 61440 5.70592 3.36691 34.9161 103.363 147.482 147.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 0.000256 4096 70 2600 35840 20.199 13.8568 350.548 416.344 801.053 801.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 3.2e-05 1024 180 475 597504 41.8972 26.9 487.249 838.196 1394.39 1394.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 6.4e-05 512 410 475 221184 17.7194 6.61962 92.4899 206.387 323.437 323.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.000512 512 250 250 12288 2.39155 0.81936 2.9039 27.2709 33.5452 33.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 0.000512 1024 300 600 35616 1.66707 27.2932 52.4177 81.4204 81.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 0.000256 4096 500 10225 66912 13.9899 3502.9 419.271 3936.21 3936.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 0.000128 2048 180 825 115968 23.8799 14.3627 329.981 418.852 787.21 787.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 6.4e-05 4096 245 1725 206592 100.199 55.6093 2481.94 1674.54 4312.42 4312.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 0.000256 1024 90 275 75936 3.42314 26.7858 158.173 188.427 188.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000256 1024 230 575 62208 5.74656 3.40342 60.5302 104.385 174.195 174.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 0.000256 4096 70 2600 36864 20.2301 13.9387 621.794 419.098 1075.17 1075.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 3.2e-05 1024 180 475 595968 42.0564 26.882 326.095 837.282 1232.45 1232.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 6.4e-05 512 410 475 221184 17.7519 6.62054 62.1766 206.455 293.227 293.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.000512 512 250 250 9216 2.41507 0.77824 1.79712 26.3095 31.458 31.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 0.000512 1024 300 600 35520 1.66502 18.2657 52.4203 72.3923 72.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 0.000256 4096 500 10225 66816 13.9945 2354.94 419.267 2788.25 2788.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 0.000128 2048 180 825 115200 23.8377 14.3639 222.255 417.099 677.689 677.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 6.4e-05 4096 245 1725 205824 100.459 55.5873 1666.43 1674.89 3497.5 3497.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 0.000256 1024 90 275 75840 3.42656 18.0369 157.279 178.785 178.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.000256 1024 230 575 61440 5.70371 3.3735 40.605 103.484 153.294 153.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 0.000256 4096 70 2600 36096 20.2389 13.9141 410.559 417.55 862.364 862.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 3.2e-05 1024 180 475 597600 42.1687 26.9828 485.592 838.17 1393.05 1393.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 6.4e-05 512 410 475 217600 18.053 6.63459 91.0736 206.242 322.22 322.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.000512 512 250 250 12800 2.37869 0.819296 3.03142 25.9906 32.3731 32.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 0.000512 1024 300 600 35700 1.67136 27.2788 52.4975 81.4903 81.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 0.000256 4096 500 10225 66900 13.9899 3517.48 418.929 3950.45 3950.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 0.000128 2048 180 825 116000 24.0531 14.3807 331.079 418.815 788.458 788.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 6.4e-05 4096 245 1725 207200 100.844 55.7461 2504.5 1674.41 4335.64 4335.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 0.000256 1024 90 275 75900 3.42515 26.7776 156.072 186.318 186.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000256 1024 230 575 62400 5.78042 3.41606 60.7809 104.361 174.467 174.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 0.000256 4096 70 2600 36800 20.4172 13.9817 624.517 419.319 1078.34 1078.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 3.2e-05 1024 180 475 596800 42.1467 26.9418 326.049 837.921 1233.2 1233.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 6.4e-05 512 410 475 217600 18.0549 6.62902 61.1908 206.479 292.569 292.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.000512 512 250 250 12800 2.38886 0.819296 2.20755 26.2868 31.8609 31.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 0.000512 1024 300 600 35600 1.66979 18.4833 52.5404 72.7382 72.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 0.000256 4096 500 10225 66800 13.9893 2360.48 419.266 2793.78 2793.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 0.000128 2048 180 825 115200 23.9569 14.4199 220.646 417.274 676.429 676.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 6.4e-05 4096 245 1725 206400 100.702 55.707 1675.71 1676.31 3508.56 3508.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 0.000256 1024 90 275 75800 3.41888 18.0812 157.25 178.792 178.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.000256 1024 230 575 60800 5.75939 3.38035 40.2474 103.505 153.019 153.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 0.000256 4096 70 2600 36000 20.3106 13.9338 410.057 417.814 862.218 862.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 3.2e-05 1024 180 475 597632 41.9898 26.9389 474.406 837.669 1381.14 1381.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 6.4e-05 512 410 475 222208 17.797 6.63962 90.5997 206.9 322.149 322.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.000512 512 250 250 12544 2.32698 0.79664 2.97942 25.731 31.9885 32.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 0.000512 1024 300 600 35616 1.66502 26.5414 52.3977 80.6462 80.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 0.000256 4096 500 10225 66864 13.9814 3393.32 418.744 3826.1 3826.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 0.000128 2048 180 825 115584 23.9205 14.3993 319.359 418.547 776.354 776.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 6.4e-05 4096 245 1725 206976 100.388 55.6585 2412.88 1673.18 4242.25 4242.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 0.000256 1024 90 275 75936 3.42362 26.0465 154.951 184.462 184.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.000256 1024 230 575 62720 5.77789 3.4103 59.5666 104.834 173.722 173.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 0.000256 4096 70 2600 36736 20.2632 13.9633 601.295 418.829 1054.45 1054.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 3.2e-05 1024 180 475 596736 41.9234 26.8786 311.342 837.246 1217.52 1217.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 6.4e-05 512 410 475 215040 17.5059 6.56435 57.5978 202.323 284.208 284.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.000512 512 250 250 10752 2.28755 0.74832 1.97408 24.3654 29.5308 29.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 0.000512 1024 300 600 35392 1.65789 17.339 52.281 71.3196 71.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 0.000256 4096 500 10225 66752 13.9878 2218.15 419.043 2651.22 2651.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 0.000128 2048 180 825 114688 23.9983 14.3264 208.239 419.143 665.837 665.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 6.4e-05 4096 245 1725 206080 100.29 55.5911 1572 1674.87 3402.88 3402.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 0.000256 1024 90 275 75712 3.42294 17.047 158.073 178.585 178.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.000256 1024 230 575 60928 5.75888 3.38045 37.6711 103.856 150.792 150.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 0.000256 4096 70 2600 35840 20.1437 13.8219 384.187 416.493 834.745 834.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 3.2e-05 1024 180 475 597120 42.0908 26.9429 458.645 837.01 1364.83 1364.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 6.4e-05 512 410 475 215040 18.3082 6.62883 85.0471 206.227 316.432 316.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.000512 512 250 250 13440 2.35402 0.818112 3.08515 25.9984 32.4124 32.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 0.000512 1024 300 600 35640 1.66582 25.6432 52.44 79.7941 79.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 0.000256 4096 500 10225 66840 13.9735 3279.12 418.666 3711.81 3711.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 0.000128 2048 180 825 115200 23.9533 14.4526 308.217 417.534 764.283 764.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 6.4e-05 4096 245 1725 207360 100.628 55.6915 2337.96 1674.25 4168.67 4168.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 0.000256 1024 90 275 75840 3.4248 25.2422 158.104 186.816 186.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000256 1024 230 575 62400 5.79114 3.41379 57.1166 104.589 171.035 171.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 0.000256 4096 70 2600 36480 20.3121 13.9454 577.431 417.856 1029.65 1029.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 3.2e-05 1024 180 475 597120 41.9827 26.9224 304.341 837.169 1210.56 1210.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 6.4e-05 512 410 475 215040 18.2346 6.63091 56.6071 206.313 288.004 288.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.000512 512 250 250 11520 2.43219 0.821376 2.07619 26.2944 31.7813 31.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 0.000512 1024 300 600 35520 1.67398 17.0844 52.4369 71.2383 71.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 0.000256 4096 500 10225 66720 13.9817 2179.91 418.661 2612.6 2612.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 0.000128 2048 180 825 115200 23.941 14.3585 206.207 417.911 662.55 662.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 6.4e-05 4096 245 1725 205440 100.388 55.5889 1544.32 1669.61 3370.05 3370.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 0.000256 1024 90 275 75600 3.42106 16.7485 157.522 177.733 177.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.000256 1024 230 575 61440 5.71053 3.37603 37.5994 103.455 150.267 150.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 0.000256 4096 70 2600 36480 20.2633 13.9474 385.327 420.095 839.734 839.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 3.2e-05 1024 180 475 596992 42.0016 26.9005 438.201 838.665 1345.91 1346.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 6.4e-05 512 410 475 221184 18.21 6.70749 83.4516 209.182 317.773 317.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.000512 512 250 250 12288 2.42931 0.833056 2.79581 27.8705 34.0822 34.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 0.000512 1024 300 600 35584 1.66688 24.6307 52.4247 78.7656 78.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 0.000256 4096 500 10225 66816 13.976 3145.89 418.968 3578.88 3578.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 0.000128 2048 180 825 115712 23.8757 14.3309 295.385 418.292 752.019 752.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 6.4e-05 4096 245 1725 206848 100.377 55.596 2234.49 1678.44 4069.04 4069.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 0.000256 1024 90 275 75904 3.42032 24.0783 156.319 183.863 183.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.000256 1024 230 575 62464 5.77594 3.40787 54.6171 104.781 168.708 168.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 0.000256 4096 70 2600 36352 20.2755 13.9284 550.052 418.621 1002.98 1003.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 3.2e-05 1024 180 475 595968 41.9849 26.8991 307.604 838.747 1215.37 1215.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 6.4e-05 512 410 475 212992 18.8484 6.7113 56.9896 209.245 292.012 292.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.000512 512 250 250 8192 2.46013 0.78048 1.55098 25.53 30.4729 30.5992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 0.000512 1024 300 600 35328 1.6487 17.1622 52.2455 71.1 71.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 0.000256 4096 500 10225 66560 13.9698 2232.73 418.225 2664.98 2665.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 0.000128 2048 180 825 114688 24.0005 14.3503 208.877 418.64 666 666.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 6.4e-05 4096 245 1725 204800 100.517 55.5418 1576.97 1672.53 3405.69 3405.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 0.000256 1024 90 275 75776 3.42099 17.0252 157.975 178.464 178.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.000256 1024 230 575 61440 5.83174 3.4119 38.0993 104.94 152.413 152.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 0.000256 4096 70 2600 35840 20.3024 13.935 387.222 419.26 840.824 840.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1950 3.2e-05 1024 180 480 599040 42.1834 26.9005 542.001 838.785 1450.01 1450.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 6.4e-05 512 410 480 229376 17.5837 6.71203 62.9793 209.082 296.57 296.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 630 0.000512 512 250 256 12288 2.42 0.829536 3.15638 26.3048 32.8652 33.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 0.000512 1024 300 608 35712 1.66742 17.6856 52.5208 71.9163 71.9747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 0.000256 4096 500 10208 67008 13.9895 2293.77 419.345 2727.17 2727.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 0.000128 2048 180 832 115968 23.986 14.3729 390.236 419.383 848.11 848.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 820 6.4e-05 4096 245 1728 209152 100.429 55.5725 3100.84 1676.73 4933.71 4933.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1720 0.000256 1024 90 288 75936 3.43037 32.1372 160.89 196.501 196.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 0.000256 1024 230 576 64000 5.72586 3.41738 40.3725 104.985 154.629 154.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 0.000256 4096 70 2624 36864 20.2925 13.9436 410.586 419.434 864.358 864.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1950 3.2e-05 1024 180 480 598528 42.3551 26.8971 600.234 837.786 1507.41 1507.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 6.4e-05 512 410 480 229376 17.5963 6.7113 40.9125 208.935 274.382 274.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 630 0.000512 512 250 256 12288 2.42547 0.82944 3.15885 26.3048 32.8746 32.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 0.000512 1024 300 608 35648 1.67158 11.5896 52.4329 65.737 65.7943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 0.000256 4096 500 10208 66944 14.0029 1474.17 418.819 1907.03 1907.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 800 0.000128 2048 180 832 115712 24.0753 14.374 393.708 419.279 851.57 851.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 820 6.4e-05 4096 245 1728 208896 100.61 55.6227 3097.35 1675.56 4929.28 4929.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1720 0.000256 1024 90 288 75904 3.42733 31.7044 160.133 195.31 195.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.000256 1024 230 576 63488 5.77126 3.40605 60.1015 104.601 174.009 174.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 340 0.000256 4096 70 2624 36608 20.2437 13.9171 263.003 417.899 715.182 715.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1950 3.2e-05 1024 180 480 599040 42.0636 26.9659 340.724 838.166 1248.07 1248.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 6.4e-05 512 410 480 230400 17.6969 6.73267 64.7559 209.608 299.007 299.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 630 0.000512 512 250 256 11520 2.42685 0.8192 1.98474 26.587 31.976 32.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 0.000512 1024 300 608 35720 1.66922 18.1637 52.5006 72.3799 72.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 0.000256 4096 500 10208 67000 13.9878 2346.81 418.982 2779.82 2779.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 0.000128 2048 180 832 115840 24.1439 14.3892 400.056 419.274 857.998 858.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 820 6.4e-05 4096 245 1728 209280 100.696 55.7303 2880.15 1675.37 4712.09 4712.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 0.000256 1024 90 288 75920 3.4304 18.4914 160.864 182.832 182.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.000256 1024 230 576 64000 5.75373 3.42362 40.9612 104.903 155.176 155.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 0.000256 4096 70 2624 36800 20.4049 13.9695 419.347 419.126 872.953 873.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1950 3.2e-05 1024 180 480 598400 42.2194 27.0561 528.576 838.606 1436.59 1436.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 6.4e-05 512 410 480 230400 17.6603 6.72595 42.1674 209.83 276.598 276.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 630 0.000512 512 250 256 11520 2.42038 0.815104 3.12544 26.6211 33.1338 33.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 0.000512 1024 300 608 35680 1.67043 11.825 52.5458 66.0814 66.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 0.000256 4096 500 10208 66960 13.9905 1508.26 419.396 1941.71 1941.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 0.000128 2048 180 832 115840 24.0553 14.4178 382.848 419.653 841.104 841.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 820 6.4e-05 4096 245 1728 209280 100.438 55.6648 2731.07 1677.22 4564.53 4564.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 0.000256 1024 90 288 75840 3.41958 12.1502 158.843 174.456 174.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1110 0.000256 1024 230 576 63360 5.70003 3.38944 26.7209 104.201 140.138 140.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 0.000256 4096 70 2624 36480 20.2342 13.9315 267.93 418.026 720.225 720.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 3.2e-05 1024 180 480 598656 41.933 26.9338 357.155 837.938 1264.1 1264.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 6.4e-05 512 410 480 227328 17.6231 6.6888 69.522 208.245 302.296 302.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.000512 512 250 256 11520 2.41856 0.817152 2.09456 26.3718 31.8554 31.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 0.000512 1024 300 608 35712 1.66922 19.9229 52.4963 74.1319 74.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 0.000256 4096 500 10208 67008 13.9959 2539.19 419.069 2972.3 2972.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 0.000128 2048 180 832 115584 23.937 14.3575 242.522 418.997 699.947 700.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 820 6.4e-05 4096 245 1728 208896 100.234 55.6719 1885.73 1674.76 3716.53 3716.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 0.000256 1024 90 288 75888 3.42051 20.1277 157.923 181.514 181.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000256 1024 230 576 63744 5.73616 3.40979 44.9236 104.745 158.947 159.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 0.000256 4096 70 2624 36672 20.2718 13.953 450.396 418.588 903.31 903.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1950 3.2e-05 1024 180 480 598272 41.8545 26.8992 244.826 837.454 1151.17 1151.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 6.4e-05 512 410 480 221184 17.7332 6.6175 44.2072 206.21 274.976 275.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 630 0.000512 512 250 256 10752 2.45219 0.81744 1.51222 26.1942 31.1392 31.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 0.000512 1024 300 608 35616 1.66742 12.9533 52.4332 67.0962 67.1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 0.000256 4096 500 10208 66912 13.9826 1615.2 418.806 2048.04 2048.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 0.000128 2048 180 832 115200 24.017 14.343 414.908 418.57 871.976 872.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 820 6.4e-05 4096 245 1728 208128 100.158 55.577 1241.12 1673.52 3070.52 3070.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 0.000256 1024 90 288 75840 3.42109 13.1322 160.386 176.984 177.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.000256 1024 230 576 62976 5.71344 3.4 28.843 104.289 142.373 142.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 0.000256 4096 70 2624 36480 20.2516 13.9303 286.992 418.743 740.017 740.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 3.2e-05 1024 180 480 598528 42.0741 26.9674 356.795 837.607 1263.58 1263.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 6.4e-05 512 410 480 229376 17.6931 6.72973 69.1296 209.277 303.053 303.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.000512 512 250 256 11648 2.42918 0.8208 2.15552 26.6353 32.1964 32.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 0.000512 1024 300 608 35672 1.66502 19.6745 52.4554 73.8364 73.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 0.000256 4096 500 10208 66976 13.9892 2492.2 418.943 2925.18 2925.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 0.000128 2048 180 832 115584 24.0212 14.3708 238.121 418.693 695.341 695.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 6.4e-05 4096 245 1728 209216 100.549 55.7138 1800.23 1675.14 3631.77 3631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 0.000256 1024 90 288 75880 3.42 20.0396 160.889 184.395 184.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000256 1024 230 576 63616 5.75843 3.42122 44.2111 104.756 158.275 158.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 0.000256 4096 70 2624 36736 20.3425 13.9697 444.246 418.606 897.271 897.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 3.2e-05 1024 180 480 598528 41.9326 26.9414 230.631 837.699 1137.35 1137.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 6.4e-05 512 410 480 222208 17.8015 6.64157 43.151 206.911 274.729 274.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.000512 512 250 256 10752 2.40656 0.796672 1.52118 25.4768 30.3619 30.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 0.000512 1024 300 608 35616 1.66909 12.6052 52.4612 66.7777 66.8361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 0.000256 4096 500 10208 66864 13.9927 1589.73 418.654 2022.42 2022.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 0.000128 2048 180 832 115584 23.9358 14.4175 154.273 418.648 611.402 611.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 820 6.4e-05 4096 245 1728 208768 100.302 55.6626 1229.63 1673.07 3058.8 3058.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 0.000256 1024 90 288 75824 3.41712 13.0073 158.183 174.649 174.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.000256 1024 230 576 63616 5.74115 3.41197 28.7944 104.832 142.906 143.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 0.000256 4096 70 2624 36736 20.2697 13.9612 284.809 418.94 738.084 738.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1950 3.2e-05 1024 180 480 596736 42.1124 26.9414 204.288 836.54 1110.01 1110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 6.4e-05 512 410 480 225792 17.9976 6.72768 36.5361 209.333 270.804 270.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 630 0.000512 512 250 256 10752 2.41418 0.79872 1.34314 25.5124 30.2259 30.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 0.000512 1024 300 608 35448 1.66646 10.3651 52.3007 64.3764 64.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 0.000256 4096 500 10208 66864 13.9892 1307.99 418.93 1740.96 1741.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 0.000128 2048 180 832 115584 24.0957 14.4137 399.83 418.86 857.327 857.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 820 6.4e-05 4096 245 1728 208320 100.771 55.7263 2756.89 1673.29 4586.81 4586.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 0.000256 1024 90 288 75768 3.4224 10.8635 160.318 174.647 174.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.000256 1024 230 576 63168 5.78115 3.42528 23.9353 104.905 138.173 138.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 0.000256 4096 70 2624 36288 20.3878 13.9741 233.123 419.17 686.755 686.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 3.2e-05 1024 180 480 598528 41.9086 26.9038 362.928 837.561 1269.44 1269.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 6.4e-05 512 410 480 229376 17.5975 6.70522 69.6517 208.883 303.058 303.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.000512 512 250 256 12288 2.42493 0.831488 2.31891 26.2986 32.0233 32.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 0.000512 1024 300 608 35648 1.66778 19.8902 52.4171 74.018 74.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 0.000256 4096 500 10208 66944 13.9844 2411.64 418.703 2844.37 2844.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 0.000128 2048 180 832 115712 23.9643 14.3574 242.618 418.976 700.045 700.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 6.4e-05 4096 245 1728 208896 100.234 55.6031 1837.05 1675.29 3668.31 3668.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 0.000256 1024 90 288 75904 3.42899 20.3694 158.62 182.461 182.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000256 1024 230 576 63488 5.72816 3.41216 45.0335 104.567 158.866 158.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 0.000256 4096 70 2624 36608 20.2424 13.9182 450.276 417.768 902.308 902.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 3.2e-05 1024 180 480 598016 41.894 26.9028 246.97 838.568 1154.48 1154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 6.4e-05 512 410 480 229376 17.6026 6.71024 46.8612 209.144 280.535 280.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.000512 512 250 256 12288 2.43267 0.833536 1.78954 26.8092 32.0125 32.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 0.000512 1024 300 608 35584 1.6713 13.4874 52.4765 67.6783 67.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 0.000256 4096 500 10208 66816 13.9837 1536.78 418.828 1969.64 1969.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 0.000128 2048 180 832 114688 23.9594 14.3366 163.292 418.85 620.568 620.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 6.4e-05 4096 245 1728 208896 100.19 55.607 1246.03 1677.26 3079.23 3079.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 0.000256 1024 90 288 75776 3.41997 13.9489 155.21 172.624 172.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.000256 1024 230 576 63488 5.73459 3.40762 30.6443 104.765 144.679 144.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 0.000256 4096 70 2624 36352 20.2605 13.9237 303.534 420.272 758.095 758.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 3.2e-05 1024 180 480 597504 41.9078 26.8824 205.788 837.161 1111.89 1112.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 6.4e-05 512 410 480 221184 17.7505 6.61133 37.836 206.418 268.833 269.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 630 0.000512 512 250 256 9216 2.41472 0.776384 1.28461 25.2556 29.8871 30.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 0.000512 1024 300 608 35520 1.6681 11.2538 52.4707 65.4358 65.4944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 0.000256 4096 500 10208 66816 14.0015 1285.34 419.11 1718.5 1718.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 0.000128 2048 180 832 113664 24.0259 14.3954 171.706 417.097 627.358 627.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 820 6.4e-05 4096 245 1728 207360 100.252 55.6175 1089.16 1675.39 2920.55 2920.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 0.000256 1024 90 288 75648 3.41898 11.7291 161.207 176.4 176.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.000256 1024 230 576 61440 5.70877 3.36851 25.0164 103.469 137.692 137.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 0.000256 4096 70 2624 36096 20.2472 13.922 249.913 417.563 701.746 701.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 3.2e-05 1024 180 480 598464 42.0138 26.9567 513.78 838.072 1420.96 1421.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 6.4e-05 512 410 480 225792 17.6105 6.66333 98.3384 207.37 330.198 330.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.000512 512 250 256 10368 2.45178 0.808128 2.62035 25.9814 32.0125 32.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 0.000512 1024 300 608 35640 1.66566 28.6193 52.473 82.8006 82.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 0.000256 4096 500 10208 66960 13.9912 3585.14 419.256 4018.44 4018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 0.000128 2048 180 832 115776 23.9906 14.3961 341.149 419.384 799.048 799.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 6.4e-05 4096 245 1728 209088 100.519 55.7015 2577.95 1677.77 4412.07 4412.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 0.000256 1024 90 288 75888 3.42106 28.8768 156.245 188.586 188.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.000256 1024 230 576 63360 5.74096 3.41514 63.4225 104.594 177.3 177.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 0.000256 4096 70 2624 36864 20.3701 13.9931 641.458 423.641 1099.56 1099.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 3.2e-05 1024 180 480 597888 41.9643 26.9284 323.446 837.68 1230.16 1230.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 6.4e-05 512 410 480 221184 17.4363 6.57818 62.8972 204.218 291.349 291.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.000512 512 250 256 9216 2.4095 0.774144 1.77747 26.0651 31.1844 31.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 0.000512 1024 300 608 35568 1.67082 18.1058 52.4429 72.2616 72.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 0.000256 4096 500 10208 66816 13.9817 2309.59 418.628 2742.25 2742.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 0.000128 2048 180 832 115200 23.8877 14.379 217.073 417.66 673.128 673.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 6.4e-05 4096 245 1728 208512 100.23 55.6571 1652.85 1676.2 3485.07 3485.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 0.000256 1024 90 288 75744 3.42016 18.4506 157.223 179.137 179.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.000256 1024 230 576 62208 5.71597 3.38346 40.0039 103.864 153.097 153.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 0.000256 4096 70 2624 36288 20.256 13.9472 405.876 418.034 858.216 858.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 3.2e-05 1024 180 480 597888 42.039 26.942 268.63 836.913 1174.66 1174.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 6.4e-05 512 410 480 221184 17.4839 6.59082 52.0462 204.249 280.585 280.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.000512 512 250 256 10368 2.46448 0.80896 1.81456 25.8341 31.0748 31.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 0.000512 1024 300 608 35424 1.66346 14.8557 52.3407 68.9026 68.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 0.000256 4096 500 10208 66744 13.9823 1879.79 418.581 2312.4 2312.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 0.000128 2048 180 832 114048 24.1097 14.4077 177.89 417.804 634.342 634.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 6.4e-05 4096 245 1728 207360 100.505 55.6436 1344.6 1669.57 3170.44 3170.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 0.000256 1024 90 288 75600 3.41933 15.4171 159.137 178.017 178.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.000256 1024 230 576 62208 5.80474 3.41606 33.2841 104.722 147.357 147.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 0.000256 4096 70 2624 36288 20.3311 13.9511 334.517 418.372 787.273 787.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 3.2e-05 1024 180 480 598400 41.9115 26.9383 475.851 837.927 1382.77 1382.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 6.4e-05 512 410 480 230400 17.6432 6.72208 94.5985 209.663 328.845 329.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.000512 512 250 256 11520 2.42131 0.815104 2.78304 25.9774 32.149 32.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 0.000512 1024 300 608 35680 1.66912 26.5864 52.5031 80.8007 80.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 0.000256 4096 500 10208 66960 13.9995 3376.27 419.054 3809.37 3809.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 0.000128 2048 180 832 115840 23.9489 14.3524 318.653 419.2 776.287 776.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 6.4e-05 4096 245 1728 209280 100.253 55.6733 2422.06 1676.09 4254.22 4254.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 0.000256 1024 90 288 75840 3.4191 26.9911 157.264 187.719 187.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000256 1024 230 576 63360 5.69213 3.38989 59.318 104.115 172.644 172.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 0.000256 4096 70 2624 36480 20.2171 13.9346 595.294 417.69 1047.24 1047.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 3.2e-05 1024 180 480 597760 41.9021 26.9046 319.527 837.922 1226.39 1226.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 6.4e-05 512 410 480 225280 17.4529 6.61738 62.1033 206.264 292.654 292.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.000512 512 250 256 10240 2.4799 0.819744 1.90973 26.0261 31.3901 31.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 0.000512 1024 300 608 35520 1.66509 17.9763 52.3899 72.0732 72.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 0.000256 4096 500 10208 66880 13.9902 2275.09 418.992 2708.12 2708.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 0.000128 2048 180 832 113920 23.8553 14.3456 211.161 415.925 665.416 665.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 6.4e-05 4096 245 1728 208640 100.097 55.5807 1629.77 1676.16 3461.75 3461.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 0.000256 1024 90 288 75680 3.41718 18.0404 156.125 177.625 177.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.000256 1024 230 576 62720 5.64326 3.36691 39.6557 103.357 152.146 152.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 0.000256 4096 70 2624 35840 20.1836 13.8563 395.2 416.345 845.687 845.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 3.2e-05 1024 180 480 597120 41.9904 26.9241 268.219 836.965 1174.24 1174.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 6.4e-05 512 410 480 215040 18.2347 6.62762 50.1802 206.26 281.525 281.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.000512 512 250 256 11520 2.43571 0.821248 1.95146 26.2879 31.6522 31.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 0.000512 1024 300 608 35520 1.66912 15.0225 52.4838 69.2185 69.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 0.000256 4096 500 10208 66720 13.9785 1905.22 418.461 2337.7 2337.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 0.000128 2048 180 832 115200 23.9232 14.3585 178.62 417.751 634.779 634.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 6.4e-05 4096 245 1728 207360 100.225 55.6032 1359.97 1669.18 3185.12 3185.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 0.000256 1024 90 288 75600 3.41811 15.1675 156.579 175.207 175.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.000256 1024 230 576 61440 5.71408 3.37482 32.95 103.434 145.6 145.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 0.000256 4096 70 2624 36480 20.2855 13.9557 339.689 420.456 794.49 794.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 3.2e-05 1024 180 480 598272 41.8395 26.8995 454.441 838.191 1361.51 1361.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 6.4e-05 512 410 480 221184 17.72 6.61504 86.2814 206.387 317.225 317.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.000512 512 250 256 10752 2.45795 0.817728 2.5841 26.003 32.0143 32.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 0.000512 1024 300 608 35616 1.66707 25.1964 52.4776 79.3831 79.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 0.000256 4096 500 10208 66912 13.9861 3179.9 419.172 3613.1 3613.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000128 2048 180 832 115200 23.9505 14.3319 301.051 418.843 758.305 758.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 6.4e-05 4096 245 1728 208128 100.133 55.5831 2275.27 1674.53 4105.65 4105.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 0.000256 1024 90 288 75840 3.42394 25.5693 157.12 186.157 186.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000256 1024 230 576 62976 5.71366 3.40432 55.9735 104.383 169.603 169.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 0.000256 4096 70 2624 36480 20.2404 13.9339 562.897 419.091 1016.26 1016.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 3.2e-05 1024 180 480 597504 41.8956 26.8827 294.733 837.173 1200.83 1200.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 6.4e-05 512 410 480 221184 17.7521 6.6193 56.6068 206.425 287.63 287.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.000512 512 250 256 9216 2.41475 0.77824 1.74493 25.0372 30.1318 30.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 0.000512 1024 300 608 35520 1.66973 16.4188 52.4717 70.6035 70.6626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 0.000256 4096 500 10208 66816 13.985 2066.87 419.116 2500.02 2500.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 0.000128 2048 180 832 113664 23.9974 14.3629 194.924 416.981 650.4 650.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 6.4e-05 4096 245 1728 207360 100.268 55.6036 1476.34 1674.66 3307.01 3307.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 0.000256 1024 90 288 75648 3.41811 16.7905 157.03 177.281 177.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.000256 1024 230 576 61440 5.70634 3.37488 36.0021 103.463 148.671 148.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 0.000256 4096 70 2624 36096 20.2624 13.9191 363.338 420.338 817.96 818.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 3.2e-05 1024 180 480 596736 41.9524 26.8975 256.601 838.447 1164.04 1164.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 6.4e-05 512 410 480 202752 17.7403 6.54272 45.0097 198.262 267.77 267.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.000512 512 250 256 9216 2.41568 0.780384 1.60285 25.1031 30.0559 30.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 0.000512 1024 300 608 35424 1.66755 14.4095 52.4765 68.5972 68.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 0.000256 4096 500 10208 66528 13.9674 1781.46 418.13 2213.61 2213.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 0.000128 2048 180 832 112896 23.8924 14.3023 166.933 415.236 620.489 620.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 6.4e-05 4096 245 1728 207360 100.042 55.5352 1279.94 1672.16 3107.81 3107.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 0.000256 1024 90 288 75456 3.42166 14.4555 157.876 175.797 175.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.000256 1024 230 576 59904 5.7057 3.33712 30.7575 102.578 142.507 142.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 0.000256 4096 70 2624 35712 20.1931 13.8465 312.458 416.055 762.656 762.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 3.2e-05 1024 180 480 598400 42.0688 26.9789 446.481 838.828 1354.49 1354.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 6.4e-05 512 410 480 224000 17.5827 6.63757 86.0634 206.412 316.906 317.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.000512 512 250 256 11200 2.44858 0.819424 2.67955 26.0148 32.1152 32.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 0.000512 1024 300 608 35600 1.66758 24.854 52.4661 79.0305 79.0892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 0.000256 4096 500 10208 66900 13.9809 3133.03 419.174 3566.23 3566.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 0.000128 2048 180 832 115200 24.1174 14.3684 295.442 419.155 753.211 753.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 6.4e-05 4096 245 1728 208800 100.671 55.7385 2247.12 1675.74 4079.4 4079.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 0.000256 1024 90 288 75800 3.41126 25.1474 157.202 185.803 185.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000256 1024 230 576 63200 5.74794 3.41398 55.2999 104.437 169.024 169.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 0.000256 4096 70 2624 36800 20.4014 13.9844 558.844 419.421 1012.75 1012.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 3.2e-05 1024 180 480 596800 42.1641 26.9451 308.964 837.917 1216.13 1216.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 6.4e-05 512 410 480 217600 18.0574 6.63142 58.4064 206.486 289.794 289.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.000512 512 250 256 9600 2.51062 0.819136 1.88294 26.0773 31.4409 31.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 0.000512 1024 300 608 35400 1.66019 17.2339 52.3325 71.2702 71.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 0.000256 4096 500 10208 66800 13.9858 2200.74 419.164 2633.93 2633.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 0.000128 2048 180 832 113600 24.11 14.3481 205.394 417.311 661.295 661.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 6.4e-05 4096 245 1728 208000 100.578 55.711 1578.68 1676.12 3411.23 3411.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 0.000256 1024 90 288 75600 3.42301 17.6886 155.09 176.247 176.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.000256 1024 230 576 62400 5.69229 3.37408 38.6698 103.503 151.365 151.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 0.000256 4096 70 2624 36000 20.3319 13.9425 385.566 417.803 837.745 837.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 3.2e-05 1024 180 480 597600 42.116 26.9796 258.804 837.951 1165.99 1166.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 6.4e-05 512 410 480 211200 18.6287 6.63552 47.4329 206.526 279.442 279.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.000512 512 250 256 9600 2.5256 0.825728 1.71507 26.1425 31.3639 31.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 0.000512 1024 300 608 35400 1.66109 14.3658 52.4604 68.5309 68.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 0.000256 4096 500 10208 66600 13.9836 1808.25 418.595 2240.88 2240.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 0.000128 2048 180 832 112800 23.8735 14.3101 168.573 413.303 620.194 620.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 6.4e-05 4096 245 1728 208800 100.532 55.749 1307.86 1677.1 3141.38 3141.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 0.000256 1024 90 288 75600 3.41146 14.7727 156.176 174.403 174.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.000256 1024 230 576 62400 5.71885 3.38374 32.5037 103.628 145.365 145.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 0.000256 4096 70 2624 34800 20.2944 13.8382 309.974 414.018 758.231 758.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 3.2e-05 1024 180 480 598528 41.9317 26.9413 432.244 838.471 1339.73 1339.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 6.4e-05 512 410 480 222208 17.7947 6.64349 82.6097 207.111 314.381 314.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.000512 512 250 256 10752 2.40109 0.796224 2.59706 25.7532 31.7013 31.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 0.000512 1024 300 608 35616 1.66794 24.055 52.5067 78.2734 78.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 0.000256 4096 500 10208 66864 13.9858 3068 419.056 3501.09 3501.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 0.000128 2048 180 832 115584 23.9243 14.3565 291.29 418.927 748.631 748.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 6.4e-05 4096 245 1728 208768 100.307 55.6667 2203.98 1676.18 4036.28 4036.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 0.000256 1024 90 288 75824 3.42237 24.5042 157.136 185.108 185.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.000256 1024 230 576 63616 5.73974 3.41712 54.3859 104.932 168.606 168.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 0.000256 4096 70 2624 36736 20.2731 13.9525 546.79 419.227 1000.35 1000.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 3.2e-05 1024 180 480 596736 41.908 26.8861 301.148 837.348 1207.43 1207.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 6.4e-05 512 410 480 215040 17.5105 6.56445 56.1295 202.352 282.773 282.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.000512 512 250 256 7168 2.41923 0.754048 1.45997 24.3713 29.1612 29.2869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 0.000512 1024 300 608 35392 1.6647 16.7836 52.349 70.8396 70.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 0.000256 4096 500 10208 66752 13.98 2139.65 419.003 2572.69 2572.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 0.000128 2048 180 832 114688 23.9933 14.4773 203.341 419.27 661.208 661.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 6.4e-05 4096 245 1728 207872 100.098 55.5932 1535.01 1676.56 3367.39 3367.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 0.000256 1024 90 288 75712 3.41811 17.166 156.111 176.736 176.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.000256 1024 230 576 62720 5.69315 3.37914 38.0407 103.866 151.105 151.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 0.000256 4096 70 2624 35840 20.134 13.8222 374.714 414.971 823.743 823.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 3.2e-05 1024 180 480 596736 42.0384 26.9191 249.632 836.755 1155.48 1155.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 6.4e-05 512 410 480 215040 17.5535 6.5703 46.7917 202.24 273.372 273.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.000512 512 250 256 10752 2.41827 0.803168 1.82422 25.6315 30.8295 30.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 0.000512 1024 300 608 35280 1.66234 13.9699 52.302 67.9767 68.0329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 0.000256 4096 500 10208 66528 13.9752 1745.17 418.084 2177.28 2177.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 0.000128 2048 180 832 115584 23.987 14.3868 168.081 419.121 625.707 625.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 6.4e-05 4096 245 1728 206976 100.361 55.6461 1250.24 1674.17 3080.54 3080.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 0.000256 1024 90 288 75600 3.41642 14.1335 156.095 173.689 173.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.000256 1024 230 576 59136 5.67859 3.30432 30.0524 101.523 140.687 140.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 0.000256 4096 70 2624 34944 20.2009 13.79 299.621 412.815 746.531 746.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 3.2e-05 1024 180 480 598080 42.0277 26.9496 419.895 837.796 1326.81 1326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 6.4e-05 512 410 480 222720 17.6836 6.6321 80.5761 206.429 311.536 311.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.000512 512 250 256 11520 2.42573 0.81776 2.73507 26.2354 32.3711 32.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 0.000512 1024 300 608 35640 1.67117 23.6195 52.5456 77.8781 77.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 0.000256 4096 500 10208 66840 13.9878 3024.43 418.962 3457.43 3457.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 0.000128 2048 180 832 115200 23.9533 14.3565 283.67 417.932 740.044 740.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 6.4e-05 4096 245 1728 208320 100.57 55.7056 2167.86 1675.88 4000.15 4000.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 0.000256 1024 90 288 75840 3.42221 23.9494 157.131 184.545 184.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000256 1024 230 576 63360 5.75392 3.41696 52.5315 104.683 166.515 166.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 0.000256 4096 70 2624 36480 20.3174 13.9448 535.335 418.236 987.938 988.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 3.2e-05 1024 180 480 597120 42.0008 26.9254 304.358 836.977 1210.4 1210.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 6.4e-05 512 410 480 215040 18.2484 6.62499 56.4458 206.268 287.803 287.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.000512 512 250 256 11520 2.43718 0.822752 2.16765 26.2866 31.8681 31.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 0.000512 1024 300 608 35520 1.67117 17.1341 52.4849 71.3326 71.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 0.000256 4096 500 10208 66720 13.9792 2130.18 418.455 2562.66 2562.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 0.000128 2048 180 832 115200 23.9385 14.3585 204.476 417.74 660.638 660.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 6.4e-05 4096 245 1728 207360 100.227 55.5961 1527.06 1669.83 3352.84 3352.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 0.000256 1024 90 288 75600 3.42016 17.2181 158.679 179.36 179.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.000256 1024 230 576 61440 5.71405 3.38 37.2085 103.432 149.866 149.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 0.000256 4096 70 2624 36480 20.2613 13.9499 380.615 418.386 833.319 833.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 3.2e-05 1024 180 480 596160 41.9682 26.8957 251.954 834.761 1155.72 1155.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 6.4e-05 512 410 480 207360 17.9783 6.56794 45.7442 201.241 271.747 271.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.000512 512 250 256 5760 2.40147 0.712704 1.39312 23.5856 28.2435 28.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 0.000512 1024 300 608 35280 1.66182 14.107 52.3402 68.1499 68.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 0.000256 4096 500 10208 66600 13.9819 1776.32 418.578 2208.93 2208.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 0.000128 2048 180 832 115200 24.035 14.4159 169.069 418.169 625.819 625.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 6.4e-05 4096 245 1728 207360 100.578 55.6749 1278.59 1671.23 3106.21 3106.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 0.000256 1024 90 288 75600 3.42016 14.3038 157.889 175.656 175.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.000256 1024 230 576 63360 5.77613 3.42787 32.5757 104.908 146.813 146.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 0.000256 4096 70 2624 36000 20.3777 13.9716 314.397 419.14 767.99 768.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 3.2e-05 1024 180 480 598016 41.8921 26.9012 428.335 838.46 1335.73 1335.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 6.4e-05 512 410 480 229376 17.5877 6.70704 84.1636 209.13 317.81 317.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.000512 512 250 256 12288 2.42573 0.831456 2.8807 26.8109 33.1053 33.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 0.000512 1024 300 608 35584 1.66707 23.8021 52.468 77.9822 78.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 0.000256 4096 500 10208 66816 13.9872 2999.3 418.769 3432.1 3432.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 0.000128 2048 180 832 114688 23.97 14.3647 283.668 418.184 740.318 740.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 6.4e-05 4096 245 1728 208896 100.228 55.595 2160.66 1677.18 3993.8 3993.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 0.000256 1024 90 288 75776 3.41814 24.2094 159.4 187.071 187.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.000256 1024 230 576 63488 5.72618 3.41165 53.3758 104.763 167.404 167.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 0.000256 4096 70 2624 36352 20.2715 13.9289 531.268 418.521 984.101 984.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 3.2e-05 1024 180 480 598016 41.9012 26.9044 291.064 838.652 1198.66 1198.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 6.4e-05 512 410 480 229376 17.6154 6.71334 57.4881 209.222 291.253 291.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.000512 512 250 256 8192 2.45907 0.778624 1.60723 25.0763 30.0763 30.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 0.000512 1024 300 608 35328 1.65888 16.1096 52.2995 70.1106 70.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 0.000256 4096 500 10208 66560 13.9656 2024.32 418.087 2456.42 2456.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 0.000128 2048 180 832 114688 23.9943 14.5179 192.807 418.66 650.109 650.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 6.4e-05 4096 245 1728 206848 100.226 55.5581 1451.54 1672.29 3279.74 3279.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 0.000256 1024 90 288 75520 3.4223 16.5332 155.654 175.651 175.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.000256 1024 230 576 63488 5.74182 3.41066 36.5704 104.929 150.781 150.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 0.000256 4096 70 2624 35840 20.2941 13.9325 355.858 419.21 809.394 809.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 3.2e-05 1024 180 480 595968 42.0777 26.8925 260.766 837.621 1167.5 1167.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 6.4e-05 512 410 480 196608 18.2688 6.5407 44.7769 198.352 268.155 268.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.000512 512 250 256 6144 2.54643 0.784384 1.44051 25.1698 30.0932 30.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 0.000512 1024 300 608 35328 1.66893 14.6723 52.4821 68.8658 68.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 0.000256 4096 500 10208 66432 13.9776 1846.87 418.177 2279.07 2279.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 0.000128 2048 180 832 110592 24.0347 14.2729 170.962 413.553 622.957 623.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 6.4e-05 4096 245 1728 205824 100.165 55.4227 1326.51 1668.58 3150.82 3150.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 0.000256 1024 90 288 75264 3.41584 14.9033 156.174 174.537 174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.000256 1024 230 576 61440 5.73155 3.37565 32.4719 103.747 145.459 145.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 0.000256 4096 70 2624 35328 20.1585 13.8216 322.377 414.505 770.965 771.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1950 3.2e-05 1024 180 480 598272 42.2056 27.3036 553.372 837.972 1460.99 1461.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 6.4e-05 512 410 480 221184 18.2006 6.70691 62.9625 208.883 296.972 297.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 630 0.000512 512 250 240 6144 2.66717 0.830176 1.68758 27.9352 33.2725 33.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 0.000512 1024 300 600 35744 1.66762 17.9465 52.45 72.1079 72.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 0.000256 4096 500 10240 66976 13.9907 2343.51 418.961 2776.52 2776.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 0.000128 2048 180 840 117504 23.8455 14.3748 407.744 419.479 865.579 865.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 820 6.4e-05 4096 245 1720 205824 100.678 55.5836 2820.13 1675.15 4651.68 4651.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1720 0.000256 1024 90 280 76000 3.42618 32.0245 161.967 197.461 197.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1110 0.000256 1024 230 560 62720 5.77574 3.41606 40.6093 104.883 154.814 154.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 0.000256 4096 70 2600 36864 20.2947 13.9428 415.032 419.023 868.402 868.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1950 3.2e-05 1024 180 480 598016 42.3551 26.8986 618.479 838.488 1526.37 1526.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 6.4e-05 512 410 480 221184 18.2182 6.71334 40.6267 209.105 274.889 275.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 630 0.000512 512 250 240 6144 2.66842 0.82944 1.69667 26.3312 31.6805 31.8091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 0.000512 1024 300 600 35712 1.6737 11.6627 52.5012 65.8807 65.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 0.000256 4096 500 10240 66944 14.0108 1500.63 419.355 1934.05 1934.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 0.000128 2048 180 840 117248 23.904 14.3465 401.783 419.611 859.776 859.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 820 6.4e-05 4096 245 1720 205824 100.971 55.5953 3143.72 1676.94 4977.36 4977.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1720 0.000256 1024 90 280 75968 3.42806 31.9263 158.472 193.869 193.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 0.000256 1024 230 560 62464 5.81158 3.40787 59.6644 104.688 173.702 173.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 340 0.000256 4096 70 2600 36608 20.2393 13.9163 265.222 418.235 717.714 717.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1950 3.2e-05 1024 180 480 598400 42.0574 26.9658 386.559 838.81 1294.53 1294.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 6.4e-05 512 410 480 222720 18.2556 6.73526 71.949 209.767 306.914 307.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 630 0.000512 512 250 240 5760 2.64893 0.817504 1.24515 27.5556 32.4276 32.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 0.000512 1024 300 600 35760 1.66691 20.5438 52.5312 74.7832 74.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 0.000256 4096 500 10240 66960 13.9756 2665.71 419.274 3099 3099.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 0.000128 2048 180 840 117440 23.9546 14.3852 451.687 419.352 909.513 909.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 820 6.4e-05 4096 245 1720 205760 100.996 55.7108 1944.57 1676.82 3778.23 3778.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 0.000256 1024 90 280 75960 3.416 20.6356 169.231 193.328 193.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.000256 1024 230 560 62720 5.79994 3.42806 46.0227 104.982 160.359 160.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 0.000256 4096 70 2600 36800 20.384 13.9708 472.262 419.448 926.164 926.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1950 3.2e-05 1024 180 480 597760 42.2193 26.9371 586.745 838.775 1494.82 1494.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 6.4e-05 512 410 480 220160 18.4361 6.7257 46.0006 209.832 281.207 281.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 630 0.000512 512 250 240 5120 2.67328 0.817536 1.57958 26.4736 31.7004 31.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 0.000512 1024 300 600 35680 1.67043 13.253 52.4861 67.452 67.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 0.000256 4096 500 10240 66880 13.9776 1683.68 419.146 2116.87 2116.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 0.000128 2048 180 840 117120 23.9142 14.4146 433.9 419.693 892.055 892.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 820 6.4e-05 4096 245 1720 205440 100.803 55.6755 3041.71 1677.9 4876.22 4876.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 0.000256 1024 90 280 75920 3.41885 13.3202 158.149 174.93 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1110 0.000256 1024 230 560 62080 5.74333 3.39296 29.6198 104.198 143.077 143.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 0.000256 4096 70 2600 36480 20.2322 13.9274 296.343 418.032 748.636 748.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1950 3.2e-05 1024 180 480 597120 42.2437 26.9535 583.856 837.783 1490.98 1491.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 6.4e-05 512 410 480 215040 18.275 6.64019 37.2168 206.414 268.764 268.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 630 0.000512 512 250 240 5760 2.65651 0.8192 1.77517 26.2342 31.6363 31.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 0.000512 1024 300 600 35640 1.67091 10.8937 52.4874 65.0965 65.1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 0.000256 4096 500 10240 66840 13.9847 1373.03 419.15 1806.23 1806.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 0.000128 2048 180 840 116160 23.9512 14.3957 452.321 418.087 908.89 909.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 820 6.4e-05 4096 245 1720 205440 101.207 55.7055 3562.35 1675.68 5395.09 5395.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1720 0.000256 1024 90 280 75840 3.41046 34.0707 160.609 198.134 198.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1110 0.000256 1024 230 560 62400 5.79696 3.41402 24.7632 104.693 138.793 138.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 0.000256 4096 70 2600 36480 20.3198 13.9544 243.196 418.231 695.806 695.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 3.2e-05 1024 180 480 598272 41.9804 26.9371 350.067 837.724 1256.85 1256.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 6.4e-05 512 410 480 221184 18.097 6.68672 65.6508 208.191 298.845 299.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.000512 512 250 240 5376 2.66029 0.817152 1.12115 26.44 31.193 31.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 0.000512 1024 300 600 35712 1.66912 18.8989 52.4283 73.0403 73.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 0.000256 4096 500 10240 66960 13.9971 2448.03 418.901 2880.98 2881.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 0.000128 2048 180 840 117120 23.8018 14.3811 235.894 418.261 692.468 692.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 820 6.4e-05 4096 245 1720 205824 100.603 55.6527 1770.88 1674.62 3601.88 3601.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 0.000256 1024 90 280 75984 3.4255 18.8029 161.532 183.803 183.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.000256 1024 230 560 62592 5.78288 3.5584 42.1186 104.718 156.3 156.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 0.000256 4096 70 2600 36672 20.2614 13.957 430.801 418.381 883.504 883.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1950 3.2e-05 1024 180 480 597504 41.9079 26.9361 239.52 837.491 1145.99 1146.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 6.4e-05 512 410 480 215040 18.1942 6.61725 42.2403 206.211 273.48 273.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 630 0.000512 512 250 240 4608 2.69629 0.819232 0.85568 26.1915 30.7176 30.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 0.000512 1024 300 600 35616 1.66285 12.458 52.3739 66.5373 66.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 0.000256 4096 500 10240 66912 13.9858 1595.21 419.008 2028.26 2028.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 0.000128 2048 180 840 116736 23.8666 14.3442 378.333 418.571 835.247 835.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 820 6.4e-05 4096 245 1720 205056 100.538 55.5936 1187.01 1672.96 3016.23 3016.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 0.000256 1024 90 280 75936 3.42726 12.5221 159.247 175.239 175.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.000256 1024 230 560 62208 5.74787 3.40163 27.8365 104.293 141.405 141.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 0.000256 4096 70 2600 36480 20.2352 13.9371 280.515 418.746 733.536 733.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1950 3.2e-05 1024 180 480 597888 41.9717 26.9268 201.575 837.797 1108.41 1108.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 6.4e-05 512 410 480 211968 18.127 6.5767 34.8509 204.178 263.943 264.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 630 0.000512 512 250 240 2304 2.6855 0.776192 0.561664 25.0112 29.1929 29.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 0.000512 1024 300 600 35568 1.66502 10.311 52.3805 64.3992 64.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 0.000256 4096 500 10240 66816 13.9781 1309.28 418.752 1742.06 1742.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 0.000128 2048 180 840 116352 23.8827 14.416 381.625 417.762 837.813 837.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 820 6.4e-05 4096 245 1720 205056 100.908 55.6607 2584.82 1675.86 4417.39 4417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 0.000256 1024 90 280 75888 3.4263 10.4223 158.194 172.085 172.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.000256 1024 230 560 61056 5.76976 3.38614 22.7074 103.84 135.831 135.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 0.000256 4096 70 2600 36288 20.2618 13.9366 230.858 417.973 683.13 683.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 3.2e-05 1024 180 480 598080 42.074 26.9591 510.831 837.615 1417.62 1417.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 6.4e-05 512 410 480 222208 18.2257 6.72774 94.0867 209.274 328.535 328.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.000512 512 250 240 5376 2.67299 0.82032 1.56154 27.5335 32.74 32.8656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 0.000512 1024 300 600 35728 1.66819 27.5335 52.4696 81.7143 81.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 0.000256 4096 500 10240 66920 13.978 3467.93 418.822 3900.78 3900.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 0.000128 2048 180 840 116928 23.8959 14.3729 339.102 418.384 795.88 795.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 6.4e-05 4096 245 1720 205632 100.996 55.701 2463.86 1676.53 4297.21 4297.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 0.000256 1024 90 280 75936 3.41363 27.6091 158.239 189.304 189.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.000256 1024 230 560 62720 5.79491 3.41811 61.6713 104.759 175.769 175.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 0.000256 4096 70 2600 36736 20.3116 13.9682 615.472 418.525 1068.38 1068.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 3.2e-05 1024 180 480 597632 41.9911 26.9323 318.579 837.771 1225.41 1225.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 6.4e-05 512 410 480 215040 18.3521 6.63757 58.8451 206.89 290.945 291.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.000512 512 250 240 3584 2.68378 0.795232 0.895488 25.4715 30.0036 30.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 0.000512 1024 300 600 35616 1.66186 17.3629 52.3884 71.456 71.5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 0.000256 4096 500 10240 66864 13.9856 2184.62 418.797 2617.44 2617.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 0.000128 2048 180 840 116480 23.8466 14.3503 211.499 418.498 668.317 668.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 6.4e-05 4096 245 1720 205184 100.662 55.663 1545.02 1673.76 3375.25 3375.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 0.000256 1024 90 280 75824 3.41811 17.2473 156.945 177.653 177.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.000256 1024 230 560 62720 5.7735 3.41606 38.8765 104.821 153.015 153.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 0.000256 4096 70 2600 36736 20.2604 13.9475 388.62 418.786 841.716 841.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1950 3.2e-05 1024 180 480 596736 42.0953 26.9419 281.783 836.559 1187.52 1187.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 6.4e-05 512 410 480 215040 18.8261 6.73178 48.1677 209.352 283.288 283.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 630 0.000512 512 250 240 2688 2.73478 0.798688 0.752928 25.9572 30.4027 30.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 0.000512 1024 300 600 35616 1.66886 14.0545 52.4715 68.2367 68.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 0.000256 4096 500 10240 66696 13.9776 1773.44 418.251 2205.71 2205.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 0.000128 2048 180 840 116928 23.9041 14.4954 574.024 418.701 1031.25 1031.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 820 6.4e-05 4096 245 1720 204288 101.22 55.7353 1375.46 1673.4 3205.94 3206.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 0.000256 1024 90 280 75768 3.41744 14.2316 157.001 174.69 174.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.000256 1024 230 560 61824 5.84182 3.42461 31.4577 104.907 145.76 145.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 0.000256 4096 70 2600 36288 20.3657 13.9798 314.044 419.141 767.63 767.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 3.2e-05 1024 180 480 598016 41.888 26.9005 472.611 837.932 1379.47 1379.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 6.4e-05 512 410 480 221184 18.2035 6.7039 87.6026 208.97 321.699 321.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.000512 512 250 240 6144 2.67171 0.829024 1.69379 26.7519 32.1021 32.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 0.000512 1024 300 600 35712 1.66998 25.7085 52.4681 79.8908 79.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 0.000256 4096 500 10240 66944 13.9852 3198.65 419.078 3631.76 3631.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 0.000128 2048 180 840 117248 23.807 14.4101 313.635 419.685 771.667 771.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 6.4e-05 4096 245 1720 205824 100.599 55.6068 2282.59 1675.97 4114.91 4115.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 0.000256 1024 90 280 75968 3.44582 25.6827 156.282 185.453 185.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.000256 1024 230 560 62464 5.77088 3.40803 56.9956 104.613 170.917 171.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 0.000256 4096 70 2600 36608 20.2273 13.9161 570.175 417.954 1022.37 1022.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 3.2e-05 1024 180 480 598016 41.9053 26.9012 302.361 838.024 1209.33 1209.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 6.4e-05 512 410 480 221184 18.2025 6.71117 56.6832 209.017 290.83 290.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.000512 512 250 240 6144 2.67994 0.833632 1.35318 26.3517 31.3723 31.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 0.000512 1024 300 600 35584 1.66067 16.31 52.3815 70.3918 70.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 0.000256 4096 500 10240 66816 13.9756 1946.59 418.738 2379.35 2379.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 0.000128 2048 180 840 116736 23.7708 14.4606 201.554 417.966 657.881 657.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 6.4e-05 4096 245 1720 205824 100.633 55.5869 1473.24 1676.15 3305.74 3305.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 0.000256 1024 90 280 75904 3.42221 16.5069 156.279 176.249 176.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.000256 1024 230 560 62464 5.77546 3.4081 36.6383 104.706 150.658 150.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 0.000256 4096 70 2600 36352 20.2603 13.9286 364.452 418.291 817.033 817.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 3.2e-05 1024 180 480 595968 42.0498 26.882 243.93 836.592 1149.59 1149.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 6.4e-05 512 410 480 208896 18.6923 6.6153 43.4364 206.357 275.319 275.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.000512 512 250 240 3072 2.65091 0.778592 0.978144 26.2883 30.8504 30.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 0.000512 1024 300 600 35520 1.66502 13.1491 52.3764 67.2335 67.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 0.000256 4096 500 10240 66816 13.9878 1610.56 419.015 2043.61 2043.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 0.000128 2048 180 840 115200 23.8411 14.4438 159.729 416.689 614.838 614.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 6.4e-05 4096 245 1720 204288 100.834 55.6176 1183.09 1674.13 3013.8 3013.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 0.000256 1024 90 280 75840 3.4304 13.3333 156.078 172.886 172.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.000256 1024 230 560 61440 5.70995 3.3712 29.5338 103.392 142.139 142.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 0.000256 4096 70 2600 36096 20.2438 13.9062 293.734 417.207 745.195 745.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 3.2e-05 1024 180 480 597888 42.0838 26.9625 481.724 838.159 1389.07 1389.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 6.4e-05 512 410 480 216576 18.3296 6.65997 89.4349 207.392 322.029 322.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.000512 512 250 240 4608 2.67069 0.80688 1.3305 25.734 30.6938 30.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 0.000512 1024 300 600 35712 1.66781 26.161 52.5148 80.3873 80.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 0.000256 4096 500 10240 66888 13.9804 3326.48 419.113 3759.62 3759.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 0.000128 2048 180 840 117504 23.8471 14.3831 321.055 419.299 778.714 778.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 6.4e-05 4096 245 1720 205632 100.938 55.7 2339.5 1676.42 4172.69 4172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 0.000256 1024 90 280 75960 3.42669 26.1029 158.376 187.948 188.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.000256 1024 230 560 62208 5.79034 3.41776 57.8563 104.609 171.803 171.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 0.000256 4096 70 2600 36864 20.3513 13.9735 590.006 419.486 1043.92 1044.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 3.2e-05 1024 180 480 597888 41.9557 26.9251 312.585 838.25 1219.86 1219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 6.4e-05 512 410 480 211968 18.1276 6.57926 56.9747 204.361 286.259 286.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.000512 512 250 240 2304 2.6808 0.774144 0.91984 26.0873 30.6148 30.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 0.000512 1024 300 600 35568 1.66381 16.9964 52.4172 71.1229 71.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 0.000256 4096 500 10240 66816 13.9837 2157.15 419.107 2590.29 2590.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 0.000128 2048 180 840 116352 23.787 14.4118 206.464 417.937 662.732 662.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 6.4e-05 4096 245 1720 205056 100.728 55.6398 1514.81 1678.03 3349.34 3349.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 0.000256 1024 90 280 75888 3.4256 17.0278 156.353 176.85 176.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.000256 1024 230 560 61056 5.76278 3.38605 36.8651 103.933 150.078 150.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 0.000256 4096 70 2600 36288 20.2565 13.9414 377.817 418.323 830.44 830.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 3.2e-05 1024 180 480 596160 42.2062 26.9444 274.267 837.587 1181.15 1181.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 6.4e-05 512 410 480 207360 18.5487 6.58707 49.4611 204.414 279.492 279.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.000512 512 250 240 3456 2.73382 0.80896 1.13248 25.8254 30.6531 30.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 0.000512 1024 300 600 35424 1.65718 15.1425 52.3219 69.1632 69.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 0.000256 4096 500 10240 66744 13.9815 1904.79 419.106 2337.92 2337.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 0.000128 2048 180 840 115776 23.9535 14.3956 181.471 418.186 638.135 638.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 6.4e-05 4096 245 1720 203904 101.024 55.6585 1331.83 1670.87 3159.52 3159.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 0.000256 1024 90 280 75816 3.42426 15.1756 156.856 175.498 175.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.000256 1024 230 560 62208 5.80925 3.42038 33.6519 104.803 147.81 147.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 0.000256 4096 70 2600 36288 20.3303 13.9692 334.233 418.707 787.342 787.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 3.2e-05 1024 180 480 596736 41.9618 26.8986 244.736 837.642 1151.38 1151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 6.4e-05 512 410 480 202752 17.751 6.53789 43.39 198.076 265.972 266.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 630 0.000512 512 250 240 0 0.778944 0.004384 25.0291 25.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 0.000512 1024 300 600 35424 2.44384 13.47 77.396 93.4354 67.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 0.000256 4096 500 10240 66528 13.9721 1694.39 417.919 2126.33 2126.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 0.000128 2048 180 840 115200 23.6584 14.3962 161.244 414.836 614.271 614.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 820 6.4e-05 4096 245 1720 202752 100.87 55.5357 1268.91 1670.25 3095.7 3095.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 0.000256 1024 90 280 75744 3.4265 13.5883 159.438 176.498 176.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.000256 1024 230 560 59904 5.70426 3.33619 29.3297 102.477 140.975 141.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 0.000256 4096 70 2600 35712 20.1959 13.8456 293.9 415.61 743.647 743.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 3.2e-05 1024 180 480 597760 41.9455 26.9367 449.497 837.812 1356.33 1356.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 6.4e-05 512 410 480 220160 18.4334 6.72512 85.0008 209.638 320.016 320.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.000512 512 250 240 5120 2.67104 0.818272 1.41619 26.4543 31.5125 31.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 0.000512 1024 300 600 35680 1.66739 24.5229 52.4436 78.6778 78.7354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 0.000256 4096 500 10240 66880 13.9775 3127 418.755 3559.78 3559.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 0.000128 2048 180 840 117120 23.8524 14.3702 299.96 419.137 757.45 757.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 6.4e-05 4096 245 1720 205440 100.721 55.6714 2194.7 1689.54 4040.77 4040.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 0.000256 1024 90 280 75920 3.41648 24.3712 157.287 185.119 185.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.000256 1024 230 560 62080 5.74662 3.39126 54.0099 104.102 167.378 167.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 0.000256 4096 70 2600 36480 20.2262 13.9244 548.783 417.635 1000.67 1000.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 3.2e-05 1024 180 480 597760 41.8943 26.9037 305.446 837.828 1212.22 1212.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 6.4e-05 512 410 480 215040 18.2086 6.61699 57.1646 206.237 288.456 288.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.000512 512 250 240 5120 2.67683 0.820768 1.18813 26.2397 31.0834 31.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 0.000512 1024 300 600 35520 1.66298 16.5999 52.3274 70.635 70.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 0.000256 4096 500 10240 66720 13.9817 2135.49 418.279 2567.79 2567.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 0.000128 2048 180 840 115200 23.7331 14.3318 201.741 415.948 655.889 656.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 6.4e-05 4096 245 1720 204800 100.7 55.5842 1494.24 1675.96 3326.63 3326.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 0.000256 1024 90 280 75840 3.41952 16.6851 157.305 177.454 177.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.000256 1024 230 560 61440 5.70624 3.36896 36.7005 103.343 149.247 149.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 0.000256 4096 70 2600 35840 20.1915 13.862 369.613 416.301 820.072 820.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 3.2e-05 1024 180 480 597120 42.0004 27.2041 256.834 838.015 1164.19 1164.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 6.4e-05 512 410 480 215040 18.249 6.62534 48.1708 206.504 279.759 279.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.000512 512 250 240 3840 2.73696 0.820832 1.19331 26.3146 31.2189 31.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 0.000512 1024 300 600 35520 1.67053 14.0148 52.4862 68.2143 68.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 0.000256 4096 500 10240 66720 13.9879 1780.41 419.148 2213.6 2213.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 0.000128 2048 180 840 115200 23.9309 14.3825 169.012 418.246 625.697 625.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 6.4e-05 4096 245 1720 203520 100.799 55.595 1240.92 1671.19 3068.63 3068.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 0.000256 1024 90 280 75600 3.41946 14.1025 155.568 173.133 173.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.000256 1024 230 560 61440 5.71907 3.3792 31.2155 103.556 143.999 144.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 0.000256 4096 70 2600 36480 20.2788 13.9537 316.216 418.94 769.489 769.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 3.2e-05 1024 180 480 596480 41.9742 26.9067 246.252 838.693 1153.97 1154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 6.4e-05 512 410 480 204800 19.0151 6.62323 44.6647 206.501 277.019 277.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 630 0.000512 512 250 240 0 0.755712 0.004096 24.6203 25.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 0.000512 1024 300 600 35200 2.4105 13.8232 76.7747 93.1282 67.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 0.000256 4096 500 10240 66560 13.9698 1795.78 418.606 2228.41 2228.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 0.000128 2048 180 840 112640 23.7892 14.2755 163.97 413.2 615.372 615.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 6.4e-05 4096 245 1720 202240 100.363 55.3257 1239.57 1664.94 3060.33 3060.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 0.000256 1024 90 280 75520 3.41741 13.709 154.17 171.339 171.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.000256 1024 230 560 61440 5.73162 3.37306 30.6292 103.636 143.497 143.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 0.000256 4096 70 2600 34560 20.1926 13.8097 300.221 414.048 748.375 748.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 3.2e-05 1024 180 480 597504 41.8919 26.8988 419.58 838.205 1326.72 1326.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 6.4e-05 512 410 480 215040 18.197 6.61427 78.0704 206.392 309.495 309.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.000512 512 250 240 4608 2.69354 0.818688 1.41037 26.2149 31.2931 31.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 0.000512 1024 300 600 35616 1.66483 22.9488 52.4165 77.0726 77.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 0.000256 4096 500 10240 66912 13.9978 2989.47 419.366 3422.88 3422.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 0.000128 2048 180 840 116736 23.7929 14.336 281.683 418.841 738.785 738.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 6.4e-05 4096 245 1720 205056 100.512 55.5828 2085.76 1674.46 3916.45 3916.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 0.000256 1024 90 280 75936 3.42426 22.9253 156.118 182.512 182.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.000256 1024 230 560 62208 5.75014 3.39987 50.9166 104.381 164.576 164.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 0.000256 4096 70 2600 36480 20.2392 13.9407 521.829 419.09 975.198 975.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 3.2e-05 1024 180 480 595968 42.0679 26.8865 300.546 836.579 1206.22 1206.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 6.4e-05 512 410 480 208896 18.6848 6.61789 54.0681 206.274 285.86 286.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.000512 512 250 240 3072 2.64877 0.774336 1.12288 25.0199 29.7213 29.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 0.000512 1024 300 600 35520 1.6649 16.3875 52.3757 70.4703 70.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 0.000256 4096 500 10240 66816 13.9936 2105.88 418.997 2538.93 2538.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 0.000128 2048 180 840 115200 23.8402 14.4212 198.766 416.68 653.833 653.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 6.4e-05 4096 245 1720 204288 100.849 55.5958 1471.91 1673.47 3301.95 3302.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 0.000256 1024 90 280 75840 3.42678 16.4856 157.126 177.082 177.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.000256 1024 230 560 61440 5.70758 3.36694 36.5907 103.394 149.188 149.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 0.000256 4096 70 2600 36096 20.2578 13.9093 366.72 417.197 818.188 818.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 3.2e-05 1024 180 480 596736 41.9567 26.8902 249.685 837.744 1156.42 1156.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 6.4e-05 512 410 480 202752 17.7465 6.54256 43.9806 198.102 266.589 266.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 630 0.000512 512 250 240 0 0.781312 0.004352 25.6098 26.4741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 0.000512 1024 300 600 35424 2.44944 13.7178 77.9855 94.2733 67.8551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 0.000256 4096 500 10240 66528 13.9701 1727.66 417.972 2159.66 2159.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 0.000128 2048 180 840 115200 23.6535 14.3725 165.233 415.183 618.582 618.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 6.4e-05 4096 245 1720 202752 100.844 55.5328 1201.18 1669.84 3027.54 3027.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 0.000256 1024 90 280 75744 3.42426 13.8114 154.75 172.028 172.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.000256 1024 230 560 59904 5.70845 3.34144 29.8103 102.494 141.48 141.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 0.000256 4096 70 2600 35712 20.1835 13.8469 298.514 415.659 748.308 748.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 3.2e-05 1024 180 480 595968 42.067 26.8812 234.49 836.664 1140.24 1140.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 6.4e-05 512 410 480 196608 18.2526 6.54038 40.3033 198.118 263.436 263.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 630 0.000512 512 250 240 0 0.78336 0.004384 25.6661 26.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 0.000512 1024 300 600 35328 2.44634 13.002 78.0292 93.6027 67.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 0.000256 4096 500 10240 66432 13.9811 1609.73 417.887 2041.65 2041.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 0.000128 2048 180 840 113664 23.6982 14.2786 152.713 412.988 603.817 603.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 6.4e-05 4096 245 1720 202752 100.666 55.4306 1123.61 1666.49 2946.32 2946.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 0.000256 1024 90 280 75648 3.42736 12.9828 155.421 171.873 171.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.000256 1024 230 560 61440 5.72947 3.37523 28.8935 103.624 141.754 141.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 0.000256 4096 70 2600 35328 20.1645 13.8092 278.793 414.013 726.881 726.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 3.2e-05 1024 180 480 598400 42.0799 26.9807 439.626 838.648 1347.47 1347.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 6.4e-05 512 410 480 217600 18.0447 6.63552 81.9727 206.362 313.232 313.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.000512 512 250 240 4800 2.69581 0.821248 1.48144 26.2183 31.3683 31.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 0.000512 1024 300 600 35700 1.66912 23.9186 52.5286 78.1596 78.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 0.000256 4096 500 10240 66900 13.9823 3059.5 419.266 3492.79 3492.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 0.000128 2048 180 840 116800 23.9485 14.4089 293.137 419.046 750.668 750.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 6.4e-05 4096 245 1720 205600 101.018 55.7596 2151.83 1677.1 3985.85 3985.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 0.000256 1024 90 280 75900 3.41834 24.0448 159.333 186.838 186.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.000256 1024 230 560 62400 5.7689 3.4136 53.5386 104.413 167.262 167.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 0.000256 4096 70 2600 36800 20.4022 13.9812 542.359 419.311 996.157 996.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 3.2e-05 1024 180 480 596800 42.152 26.9483 299.525 836.917 1205.69 1205.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 6.4e-05 512 410 480 217600 18.0626 6.63142 55.9472 206.234 287.094 287.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.000512 512 250 240 3200 2.76954 0.820544 1.16051 26.2592 31.1658 31.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 0.000512 1024 300 600 35600 1.66707 16.5174 52.483 70.713 70.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 0.000256 4096 500 10240 66800 13.9776 2076.21 418.861 2509.1 2509.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 0.000128 2048 180 840 115200 23.9453 14.3805 197.04 416.777 652.276 652.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 6.4e-05 4096 245 1720 204800 101.041 55.6974 1458.05 1674.14 3289.06 3289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 0.000256 1024 90 280 75800 3.41811 16.4698 157.182 177.113 177.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.000256 1024 230 560 60800 5.75539 3.37779 35.6391 103.383 148.284 148.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 0.000256 4096 70 2600 36000 20.3185 13.9407 360.586 417.312 812.261 812.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 3.2e-05 1024 180 480 597600 42.1063 26.9729 259.39 837.248 1165.85 1165.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 6.4e-05 512 410 480 211200 18.6234 6.63552 47.7827 206.355 279.607 279.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.000512 512 250 240 4800 2.71498 0.824704 1.42237 26.3333 31.4512 31.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 0.000512 1024 300 600 35400 1.66307 14.2932 52.3576 68.3561 68.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 0.000256 4096 500 10240 66600 13.9772 1839.74 418.423 2272.18 2272.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 0.000128 2048 180 840 112800 23.8675 14.293 168.569 412.979 619.837 619.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 6.4e-05 4096 245 1720 204000 101.415 55.7587 1293.3 1675.04 3125.65 3125.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 0.000256 1024 90 280 75600 3.42291 14.0688 159.173 176.707 176.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.000256 1024 230 560 60000 5.80982 3.38534 31.1501 104.45 144.923 145.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 0.000256 4096 70 2600 34800 20.3057 13.8367 311.988 413.663 759.897 759.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 3.2e-05 1024 180 480 595200 42.0381 26.9619 237.118 845.588 1151.85 1151.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 6.4e-05 512 410 480 204800 19.0384 6.62938 42.9888 208.439 277.309 277.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1950 3.2e-05 1024 180 480 595968 42.1507 26.9084 585.807 838.103 1493.12 1493.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 6.4e-05 512 410 480 215040 18.6844 6.7113 65.7307 208.917 300.257 300.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 630 0.000512 512 250 240 14848 2.32112 0.831296 4.04406 26.7494 34.1018 34.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 0.000512 1024 300 624 35616 1.66493 20.1421 52.4657 74.3154 74.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 0.000256 4096 500 10224 67008 13.9826 2519.26 419.094 2952.4 2952.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 0.000128 2048 180 864 116224 23.9411 14.349 450.769 419.082 908.277 908.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 820 6.4e-05 4096 245 1728 207616 100.254 55.5951 3247.18 1675.39 5078.55 5078.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 0.000256 1024 90 288 75936 3.42877 20.4411 150.528 174.441 174.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1110 0.000256 1024 230 576 61952 5.8135 3.41606 44.293 104.902 158.548 158.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 0.000256 4096 70 2640 37120 20.2748 13.95 455.379 419.095 908.801 908.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1950 3.2e-05 1024 180 480 595456 42.2735 26.8989 614.694 837.632 1521.64 1521.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 6.4e-05 512 410 480 212992 18.8302 6.70765 42.32 208.893 276.964 277.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 630 0.000512 512 250 240 14336 2.34438 0.832288 3.91523 26.3014 33.5513 33.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 0.000512 1024 300 624 35584 1.66733 13.2233 52.4521 67.387 67.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 0.000256 4096 500 10224 66944 13.9996 1609.42 418.834 2042.3 2042.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 0.000128 2048 180 864 116224 23.9832 14.334 446.385 419.088 903.92 904.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 820 6.4e-05 4096 245 1728 207360 100.535 55.6121 3659.23 1675.22 5490.73 5490.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1720 0.000256 1024 90 288 75904 3.42835 37.3089 157.619 198.402 198.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 0.000256 1024 230 576 61440 5.8135 3.41197 29.3403 104.577 143.272 143.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 340 0.000256 4096 70 2640 36864 20.2547 13.9158 289.424 417.801 741.496 741.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1950 3.2e-05 1024 180 480 595200 42.2401 26.9046 660.027 837.596 1566.91 1567.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 6.4e-05 512 410 480 208896 18.6544 6.61741 34.2274 206.234 265.963 266.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 630 0.000512 512 250 240 13824 2.33376 0.817152 3.79059 25.9898 33.0872 33.2153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 0.000512 1024 300 624 35520 1.66522 10.8725 52.4288 65.0094 65.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 0.000256 4096 500 10224 66912 13.9981 1330.91 418.967 1763.92 1763.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 800 0.000128 2048 180 864 115968 23.924 14.3392 452.437 418.672 909.505 909.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 820 6.4e-05 4096 245 1728 206592 100.364 55.5909 3650.83 1673.17 5480.09 5480.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1720 0.000256 1024 90 288 75840 3.41978 36.4794 155.298 195.239 195.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 0.000256 1024 230 576 61440 5.80496 3.40173 63.8485 104.307 177.496 177.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 340 0.000256 4096 70 2640 36864 20.233 13.9366 240.06 418.793 693.141 693.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1950 3.2e-05 1024 180 480 595840 42.1422 26.9699 357.068 838.138 1264.45 1264.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 6.4e-05 512 410 480 217600 18.66 6.72861 64.2097 209.598 299.409 299.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 630 0.000512 512 250 240 14080 2.32643 0.82032 2.37933 25.946 31.6312 31.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 0.000512 1024 300 624 35600 1.67059 19.5461 52.4502 73.7123 73.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 0.000256 4096 500 10224 67000 13.9841 2438.71 419.056 2871.81 2871.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 0.000128 2048 180 864 116160 24.0966 14.4781 410.704 419.002 868.41 868.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 820 6.4e-05 4096 245 1728 207680 100.651 55.7281 1802.29 1676.12 3634.92 3635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 0.000256 1024 90 288 75920 3.42294 19.3996 158.835 181.701 181.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.000256 1024 230 576 62080 5.83248 3.42266 42.7848 104.896 157.064 157.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 0.000256 4096 70 2640 37120 20.3946 13.9682 440.258 419.102 893.826 893.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1950 3.2e-05 1024 180 480 595200 42.0421 26.9406 241.764 837.585 1148.47 1148.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 6.4e-05 512 410 480 215040 18.8115 6.7263 41.9147 209.584 277.249 277.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 630 0.000512 512 250 240 14080 2.32723 0.818432 1.76688 25.9634 31.0371 31.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 0.000512 1024 300 624 35520 1.66502 12.8972 52.3878 66.9936 67.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 0.000256 4096 500 10224 66960 13.9831 1592.6 418.972 2025.6 2025.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 0.000128 2048 180 864 115840 24.0251 14.3709 396.13 419.116 853.773 853.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 820 6.4e-05 4096 245 1728 207360 100.512 55.681 2675.52 1675.19 4507.04 4507.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 0.000256 1024 90 288 75840 3.41834 12.841 161.069 177.373 177.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.000256 1024 230 576 61440 5.77014 3.3895 28.1072 104.077 141.475 141.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 0.000256 4096 70 2640 36800 20.2475 13.9313 285.995 417.514 737.789 737.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1950 3.2e-05 1024 180 480 594240 42.3896 26.9498 525.742 837.793 1433.01 1433.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 6.4e-05 512 410 480 207360 18.8574 6.63693 33.8228 206.415 265.949 266.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 630 0.000512 512 250 240 13440 2.35498 0.820896 3.3751 27.2839 33.9872 34.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 0.000512 1024 300 624 35520 1.6681 10.6431 52.5006 64.856 64.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 0.000256 4096 500 10224 66840 13.9796 1292.39 419.041 1725.48 1725.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 0.000128 2048 180 864 115200 24.0574 14.3649 390.956 418.021 847.535 847.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 820 6.4e-05 4096 245 1728 207360 100.768 55.7248 2652.19 1675.68 4484.5 4484.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 0.000256 1024 90 288 75840 3.4272 10.7011 161.434 175.604 175.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1110 0.000256 1024 230 576 61440 5.828 3.41584 23.6734 106.541 139.588 139.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 0.000256 4096 70 2640 36480 20.3152 13.949 232.783 418.243 685.391 685.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 3.2e-05 1024 180 480 595584 42.0146 26.9353 492.086 837.93 1399.11 1399.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 6.4e-05 512 410 480 215040 18.582 6.68826 87.7971 208.24 321.53 321.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.000512 512 250 240 14592 2.30365 0.81856 3.3135 25.9556 32.5455 32.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 0.000512 1024 300 624 35616 1.66912 27.7418 52.4867 81.9401 81.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 0.000256 4096 500 10224 66960 13.9711 3364.65 418.918 3797.59 3797.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 0.000128 2048 180 864 115968 23.9126 14.3647 336.368 418.371 793.148 793.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 820 6.4e-05 4096 245 1728 207360 100.403 55.6633 2495.76 1674.77 4326.72 4326.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 0.000256 1024 90 288 75888 3.42221 27.5178 157.19 188.173 188.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.000256 1024 230 576 61824 5.81069 3.41075 60.4916 104.747 174.587 174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 0.000256 4096 70 2640 36864 20.2624 13.9489 603.713 418.55 1056.58 1056.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1950 3.2e-05 1024 180 480 595200 41.9971 26.8923 327.545 838.444 1235.02 1235.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 6.4e-05 512 410 480 208896 18.6414 6.61504 55.0488 206.409 286.926 287.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 630 0.000512 512 250 240 13824 2.33533 0.817088 2.42134 26.2222 31.9536 32.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 0.000512 1024 300 624 35520 1.66464 17.3333 52.4698 71.5093 71.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 0.000256 4096 500 10224 66912 13.9735 2122.59 419.306 2555.91 2555.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 0.000128 2048 180 864 115968 23.8859 14.3641 531.938 418.901 989.221 989.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 820 6.4e-05 4096 245 1728 206592 100.259 55.5738 1620.84 1674.75 3451.55 3451.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 0.000256 1024 90 288 75840 3.41894 17.1709 158.188 178.821 178.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.000256 1024 230 576 61440 5.7753 3.40173 37.846 104.399 151.549 151.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 0.000256 4096 70 2640 36864 20.2199 13.9489 382.234 420.311 836.82 836.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1950 3.2e-05 1024 180 480 594432 42.0527 26.9321 272.712 838.12 1179.96 1180.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 6.4e-05 512 410 480 202752 18.8625 6.57613 44.1616 204.329 274.139 274.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 630 0.000512 512 250 240 11520 2.31853 0.775648 1.77878 25.0006 30.0322 30.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1750 0.000512 1024 300 624 35424 1.66134 14.1861 52.3899 68.2821 68.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 0.000256 4096 500 10224 66816 13.9737 1709.98 418.937 2142.94 2143.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 0.000128 2048 180 864 115200 23.8959 14.3476 551.596 417.87 1007.84 1007.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 820 6.4e-05 4096 245 1728 207360 100.341 55.6708 1343.81 1676.41 3176.38 3176.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 0.000256 1024 90 288 75744 3.42016 14.0451 157.284 174.791 174.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.000256 1024 230 576 61056 5.76464 3.39136 30.5394 103.926 143.748 143.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 0.000256 4096 70 2640 36288 20.2727 13.9385 305.948 418.251 758.513 758.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1950 3.2e-05 1024 180 480 594432 42.0861 26.8861 671.736 837.195 1578.04 1578.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 6.4e-05 512 410 480 208896 18.6995 6.62074 38.1621 206.421 270.125 270.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 630 0.000512 512 250 240 12288 2.29203 0.776192 4.27898 25.0369 32.5381 32.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1750 0.000512 1024 300 624 35328 1.65683 11.9908 52.3292 66.0193 66.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 0.000256 4096 500 10224 66816 13.9754 1445.64 419.209 1878.89 1878.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 0.000128 2048 180 864 115200 23.8648 14.3565 513.395 416.986 968.733 968.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 820 6.4e-05 4096 245 1728 205824 100.497 55.5949 3811.5 1674.66 5642.4 5642.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 0.000256 1024 90 288 75648 3.42016 11.7985 156.176 171.436 171.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1110 0.000256 1024 230 576 59904 5.78218 3.36896 26.1403 103.467 138.887 138.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 0.000256 4096 70 2640 36096 20.2551 13.9141 256.195 417.499 707.961 708.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 3.2e-05 1024 180 480 595392 42.1536 26.9656 457.269 837.739 1364.26 1364.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 6.4e-05 512 410 480 215040 18.7982 6.72797 82.0832 209.306 317.13 317.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.000512 512 250 240 14336 2.32717 0.817888 2.93379 26.486 32.7227 32.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 0.000512 1024 300 624 35616 1.66915 25.6778 52.5012 79.891 79.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 0.000256 4096 500 10224 66976 13.9737 3108.58 419.101 3541.7 3541.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 0.000128 2048 180 864 116032 23.992 14.369 311.007 418.441 767.94 768.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 6.4e-05 4096 245 1728 207424 100.641 55.6962 2238.6 1676.4 4071.47 4071.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 0.000256 1024 90 288 75880 3.41997 25.5224 156.165 185.149 185.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.000256 1024 230 576 61824 5.82656 3.42221 56.0616 104.775 170.213 170.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 0.000256 4096 70 2640 36960 20.3248 13.9633 559.291 418.585 1012.26 1012.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 3.2e-05 1024 180 480 594944 42.0338 26.9403 289.989 837.812 1196.92 1197.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 6.4e-05 512 410 480 207872 18.8878 6.64074 52.1505 206.942 284.837 285.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.000512 512 250 240 12544 2.32925 0.794624 1.9535 26.7829 32.0148 32.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 0.000512 1024 300 624 35504 1.66298 16.2243 52.4252 70.3557 70.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 0.000256 4096 500 10224 66864 13.9775 1970.58 418.811 2403.41 2403.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 0.000128 2048 180 864 115584 23.9529 14.3831 199.154 418.679 656.297 656.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 6.4e-05 4096 245 1728 206976 100.381 55.667 1426.79 1674.04 3257 3257.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 0.000256 1024 90 288 75824 3.41994 16.192 158.109 177.762 177.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.000256 1024 230 576 61824 5.81773 3.41811 36.0172 104.857 150.236 150.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 0.000256 4096 70 2640 36736 20.2658 13.9474 356.08 418.884 809.28 809.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 3.2e-05 1024 180 480 594048 42.1829 26.9394 237.119 837.256 1143.64 1143.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 6.4e-05 512 410 480 215040 18.8352 6.72835 44.0864 209.526 279.402 279.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.000512 512 250 240 13440 2.31082 0.798304 1.87184 25.5366 30.6724 30.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 0.000512 1024 300 624 35448 1.66442 13.3963 52.4663 67.5713 67.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 0.000256 4096 500 10224 66864 13.9777 1618.97 419.387 2052.38 2052.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 0.000128 2048 180 864 115584 24.0072 14.3851 162.934 419.127 620.592 620.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 820 6.4e-05 4096 245 1728 206976 100.735 55.7316 1272.22 1674.74 3103.57 3103.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 0.000256 1024 90 288 75768 3.42346 13.3178 155.36 172.143 172.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.000256 1024 230 576 61824 5.85069 3.42426 29.5362 104.997 143.936 144.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 0.000256 4096 70 2640 36960 20.3776 13.9817 294.01 419.483 747.958 748.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1950 3.2e-05 1024 180 480 593152 42.0355 26.8763 234.243 836.769 1140.06 1140.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 6.4e-05 512 410 480 200704 18.6143 6.56314 37.4071 202.205 265.003 265.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 630 0.000512 512 250 240 10752 2.28422 0.751392 1.5015 24.3555 29.0547 29.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 0.000512 1024 300 624 35392 1.66298 12.1908 52.4275 66.3255 66.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 0.000256 4096 500 10224 66752 13.9663 1459.37 418.808 1892.19 1892.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 0.000128 2048 180 864 114688 24.025 14.3994 501.793 418.901 959.254 959.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 820 6.4e-05 4096 245 1728 206080 100.293 55.5971 1158.73 1674.05 2988.81 2988.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 0.000256 1024 90 288 75712 3.42342 12.09 154.358 169.912 169.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.000256 1024 230 576 60928 5.75962 3.38378 26.0834 103.793 139.148 139.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 0.000256 4096 70 2640 35840 20.156 13.8277 258 414.698 706.787 706.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 3.2e-05 1024 180 480 595456 41.9878 26.9 442.075 838.579 1349.68 1349.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 6.4e-05 512 410 480 212992 18.8162 6.70797 80.1083 209.141 314.991 315.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.000512 512 250 240 14336 2.34672 0.830848 2.97789 27.8184 34.1279 34.2583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 0.000512 1024 300 624 35584 1.67082 24.7808 52.5127 79.0071 79.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 0.000256 4096 500 10224 66944 13.9763 2921.13 419.311 3354.46 3354.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 0.000128 2048 180 864 116224 23.9156 14.4352 301.408 419.486 759.375 759.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 6.4e-05 4096 245 1728 207360 100.32 55.5951 2174.1 1678.15 4008.3 4008.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 0.000256 1024 90 288 75904 3.43277 24.6238 158.468 186.568 186.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.000256 1024 230 576 61440 5.81318 3.41366 53.8304 104.702 167.888 167.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 0.000256 4096 70 2640 36864 20.2432 13.9305 542.944 418.283 995.504 995.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 3.2e-05 1024 180 480 594944 41.9999 26.905 284.195 837.86 1191.1 1191.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 6.4e-05 512 410 480 212992 18.8488 6.70563 51.8299 208.98 286.576 286.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.000512 512 250 240 14336 2.35443 0.833536 2.13293 26.3461 31.8216 31.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 0.000512 1024 300 624 35456 1.66707 15.964 52.3756 70.0501 70.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 0.000256 4096 500 10224 66816 13.9675 1844.19 418.562 2276.76 2276.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 0.000128 2048 180 864 115712 23.8805 14.3341 195.684 417.881 651.912 652.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 6.4e-05 4096 245 1728 206848 100.419 55.6237 1409.5 1675.85 3241.52 3241.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 0.000256 1024 90 288 75776 3.41766 16.0607 158.277 177.798 177.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.000256 1024 230 576 61440 5.82019 3.41027 34.8432 104.678 148.879 148.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 0.000256 4096 70 2640 36864 20.2277 13.932 353.534 418.221 806.016 806.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 3.2e-05 1024 180 480 594432 42.074 26.8817 240.242 836.601 1145.94 1146.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 6.4e-05 512 410 480 208896 18.7109 6.61811 42.2743 206.277 274.095 274.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.000512 512 250 240 12288 2.29501 0.776064 1.71693 25.2372 30.1799 30.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 0.000512 1024 300 624 35328 1.65894 13.57 52.2895 67.5622 67.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 0.000256 4096 500 10224 66816 13.9752 1515.68 418.914 1948.61 1948.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 0.000128 2048 180 864 115200 23.8396 14.3182 163.876 416.805 618.974 619.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 6.4e-05 4096 245 1728 205824 100.51 55.6189 1179.94 1673.49 3009.7 3009.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 0.000256 1024 90 288 75648 3.41811 13.4618 157.086 174.01 174.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.000256 1024 230 576 59904 5.77926 3.37056 29.0935 103.395 141.768 141.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 0.000256 4096 70 2640 36096 20.2518 13.9141 291.5 417.205 742.974 743.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 3.2e-05 1024 180 480 593920 42.0399 26.897 211.766 838.764 1119.61 1119.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 6.4e-05 512 410 480 212992 18.8563 6.7031 38.4406 209.234 273.452 273.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.000512 512 250 240 12288 2.30515 0.777088 1.79075 25.5273 30.5529 30.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 0.000512 1024 300 624 35328 1.66432 11.9378 52.4206 66.0633 66.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 0.000256 4096 500 10224 66560 13.9633 1340.74 418.231 1772.98 1773.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 0.000128 2048 180 864 114688 23.9874 14.34 144.637 418.673 601.765 601.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 820 6.4e-05 4096 245 1728 204800 100.478 55.5566 1121.23 1672.48 2949.88 2950
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 0.000256 1024 90 288 75520 3.4263 12.075 155.307 170.853 170.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.000256 1024 230 576 61440 5.83373 3.41322 26.3987 104.941 140.708 140.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 0.000256 4096 70 2640 36864 20.2622 13.9471 261.708 421.071 717.092 717.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 3.2e-05 1024 180 480 595008 42.122 26.9597 422.449 837.471 1329.14 1329.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 6.4e-05 512 410 480 211968 18.6824 6.66608 77.9364 207.232 310.734 310.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.000512 512 250 240 13824 2.31018 0.807712 2.89581 25.9606 32.1291 32.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 0.000512 1024 300 624 35568 1.6711 24.2284 52.4551 78.3968 78.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 0.000256 4096 500 10224 66960 13.9837 3015.5 419.11 3448.65 3448.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 0.000128 2048 180 864 115776 23.985 14.3924 293.531 419.603 751.641 751.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 6.4e-05 4096 245 1728 207360 100.67 55.7335 2145.14 1675.04 3976.72 3976.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 0.000256 1024 90 288 75888 3.42195 24.033 158.278 185.777 185.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.000256 1024 230 576 61632 5.81334 3.41456 52.5079 104.531 166.394 166.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 0.000256 4096 70 2640 36864 20.3612 13.9736 537.125 419.125 990.689 990.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 3.2e-05 1024 180 480 594432 42.0377 27.0722 296.388 838.348 1203.99 1204.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 6.4e-05 512 410 480 202752 18.8527 8.32912 52.1116 204.384 283.896 284.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.000512 512 250 240 11520 2.32083 0.774432 1.97283 25.0122 30.2363 30.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 0.000512 1024 300 624 35424 1.66502 16.9492 52.4073 71.0645 71.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 0.000256 4096 500 10224 66816 13.9715 2075.69 419.045 2508.75 2508.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 0.000128 2048 180 864 115200 23.8904 14.3811 202.062 417.986 658.449 658.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 6.4e-05 4096 245 1728 207360 100.351 55.6442 1479.2 1676.97 3312.3 3312.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 0.000256 1024 90 288 75744 3.41907 16.7025 156.67 176.834 176.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.000256 1024 230 576 61056 5.76582 3.38381 36.5071 103.95 149.734 149.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 0.000256 4096 70 2640 36288 20.2596 13.9376 365.398 418.461 818.16 818.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 3.2e-05 1024 180 480 594432 42.1621 26.9482 251.813 837.486 1158.55 1158.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 6.4e-05 512 410 480 207360 18.5558 6.58634 45.5263 204.381 275.265 275.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.000512 512 250 240 13824 2.32125 0.810912 2.00451 26.8977 32.1881 32.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 0.000512 1024 300 624 35424 1.66662 14.4036 52.4902 68.6033 68.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 0.000256 4096 500 10224 66744 13.9721 1752.14 418.962 2185.12 2185.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 0.000128 2048 180 864 114048 24.1109 14.3693 170.725 418.09 627.426 627.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 6.4e-05 4096 245 1728 205632 100.595 55.649 1247.31 1671.29 3074.97 3075.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 0.000256 1024 90 288 75600 3.41811 14.1168 156.644 174.221 174.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.000256 1024 230 576 60480 5.89181 3.41811 31.3774 104.787 145.597 145.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 0.000256 4096 70 2640 36288 20.3455 13.9539 311.462 418.671 764.529 764.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 3.2e-05 1024 180 480 594432 41.9484 26.8928 251.57 837.892 1158.44 1158.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 6.4e-05 512 410 480 184320 19.1296 6.53597 40.6377 198.132 264.644 264.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.000512 512 250 240 9216 2.42163 0.78032 1.85782 25.0854 30.2946 30.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 0.000512 1024 300 624 35136 1.64864 14.3872 52.1705 68.2485 68.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 0.000256 4096 500 10224 66528 13.9657 1749.69 417.95 2181.66 2181.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 0.000128 2048 180 864 112896 23.8932 14.3083 170.076 414.957 623.362 623.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 6.4e-05 4096 245 1728 205056 100.237 55.5151 1246.13 1670.16 3072.18 3072.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 0.000256 1024 90 288 75456 3.41952 14.5414 157.292 175.296 175.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.000256 1024 230 576 59904 5.71219 3.33696 30.9514 102.508 142.635 142.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 0.000256 4096 70 2640 35712 20.1938 13.8392 310.17 415.732 760.038 760.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 3.2e-05 1024 180 480 595200 42.0245 26.9353 418.059 838.512 1325.67 1325.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 6.4e-05 512 410 480 215040 18.8117 6.72154 77.5876 209.815 313.156 313.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.000512 512 250 240 14080 2.32467 0.817152 2.89152 25.9911 32.1756 32.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 0.000512 1024 300 624 35520 1.66282 23.9187 52.4421 78.0686 78.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 0.000256 4096 500 10224 66960 13.9841 2989.69 419.434 3423.16 3423.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 0.000128 2048 180 864 115840 23.947 14.382 289.79 419.493 747.741 747.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 6.4e-05 4096 245 1728 207360 100.375 55.6668 2124.89 1677.15 3958.22 3958.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 0.000256 1024 90 288 75840 3.42003 23.7556 156.283 183.5 183.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.000256 1024 230 576 61440 5.77622 3.38816 51.6152 107.348 168.256 168.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 0.000256 4096 70 2640 36800 20.2446 13.9276 530.998 417.976 983.25 983.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 3.2e-05 1024 180 480 595200 41.948 26.9007 301.933 837.906 1208.83 1208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 6.4e-05 512 410 480 204800 18.984 6.62253 53.4426 206.254 285.517 285.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.000512 512 250 240 12800 2.37626 0.819968 2.15866 26.2368 31.7474 31.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 0.000512 1024 300 624 35360 1.65504 17.2459 52.29 71.2345 71.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 0.000256 4096 500 10224 66880 13.9909 2117.33 419.074 2550.45 2550.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 0.000128 2048 180 864 113920 23.86 14.3155 204.893 415.911 659.114 659.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 6.4e-05 4096 245 1728 207360 100.204 55.5861 1513.34 1676.59 3345.86 3345.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 0.000256 1024 90 288 75680 3.41814 17.0215 156.129 176.613 176.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.000256 1024 230 576 60160 5.76301 3.36899 36.7845 103.347 149.392 149.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 0.000256 4096 70 2640 36480 20.2161 13.8668 377.192 416.334 827.713 827.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 3.2e-05 1024 180 480 593280 42.0906 26.9254 249.494 837.953 1156.61 1156.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 6.4e-05 512 410 480 199680 19.3863 6.62544 43.6949 206.512 276.429 276.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.000512 512 250 240 11520 2.4376 0.82144 1.94589 26.3135 31.672 31.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 0.000512 1024 300 624 35280 1.65818 14.3876 52.3384 68.4251 68.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 0.000256 4096 500 10224 66720 13.9725 1743.49 419.043 2176.55 2176.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 0.000128 2048 180 864 115200 23.9298 14.3602 171.971 418.243 628.636 628.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 6.4e-05 4096 245 1728 205440 100.384 55.5889 1234.83 1672.68 3063.62 3063.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 0.000256 1024 90 288 75600 3.41866 14.0345 156.702 174.197 174.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.000256 1024 230 576 59520 5.81456 3.37885 30.519 103.558 143.398 143.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 0.000256 4096 70 2640 36480 20.2854 13.9491 312.322 418.896 765.553 765.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 3.2e-05 1024 180 480 593920 42.0086 26.9015 233.226 838.815 1141.09 1141.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 6.4e-05 512 410 480 204800 19.0272 6.61904 41.8358 206.53 274.228 274.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.000512 512 250 240 10240 2.31312 0.751168 1.91696 24.4367 29.5712 29.6978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 0.000512 1024 300 624 35200 1.6583 13.6029 52.3332 67.6385 67.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 0.000256 4096 500 10224 66560 13.9715 1613.12 418.56 2045.7 2045.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 0.000128 2048 180 864 112640 23.7652 14.2597 158.178 413.25 609.581 609.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 6.4e-05 4096 245 1728 204800 99.9839 55.3041 1146.05 1664.54 2966.01 2966.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 0.000256 1024 90 288 75520 3.41818 13.0327 156.316 172.808 172.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.000256 1024 230 576 58880 5.84253 3.37101 28.2952 103.651 141.288 141.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 0.000256 4096 70 2640 35840 20.1396 13.8057 284.586 414.113 732.745 732.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1950 3.2e-05 1024 180 500 594688 42.1786 27.57 626.067 837.9 1533.87 1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 6.4e-05 512 410 500 212992 18.8027 6.71283 69.9512 208.875 304.559 304.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 630 0.000512 512 250 250 13824 2.35962 0.832544 3.9081 26.7533 34.0036 34.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1750 0.000512 1024 300 600 35744 1.6711 20.3281 52.4488 74.4946 74.5431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 0.000256 4096 500 10250 66976 13.9469 2641.08 418.964 3074.06 3074.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 0.000128 2048 180 850 114944 24.0652 14.6661 454.737 418.911 912.521 912.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 820 6.4e-05 4096 245 1750 204288 100.879 55.5906 3236.33 1674.99 5067.92 5068.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 0.000256 1024 90 300 75840 3.42835 22.1848 158.947 184.603 184.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1110 0.000256 1024 230 600 62464 5.78925 3.42355 48.2948 104.87 162.504 162.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 0.000256 4096 70 2600 36224 20.2926 13.9407 463.454 418.99 916.779 916.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1950 3.2e-05 1024 180 500 594432 42.2917 26.8937 656.714 838.389 1564.43 1564.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 6.4e-05 512 410 500 212992 18.8328 6.7112 45.4201 209.081 280.255 280.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 630 0.000512 512 250 250 13312 2.38656 0.829888 3.79763 26.7611 33.9287 34.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1750 0.000512 1024 300 600 35712 1.66707 13.1796 52.4946 67.3853 67.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 0.000256 4096 500 10250 66944 13.9626 1674.74 419.356 2108.11 2108.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 0.000128 2048 180 850 114688 24.1412 14.3541 447.316 419.506 905.449 905.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 820 6.4e-05 4096 245 1750 204288 101.112 55.6029 3610.37 1676.84 5444.05 5444.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1720 0.000256 1024 90 300 75776 3.42221 36.8324 160.835 201.132 201.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 0.000256 1024 230 600 61952 5.79261 3.40752 31.3099 104.675 145.313 145.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 340 0.000256 4096 70 2600 35840 20.263 13.9366 291.244 418.175 743.721 743.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1950 3.2e-05 1024 180 500 593664 42.2643 26.9005 698.73 837.488 1605.52 1605.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 6.4e-05 512 410 500 208896 18.6653 6.73936 36.763 206.194 268.592 268.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 630 0.000512 512 250 250 12288 2.39734 0.819136 3.51462 26.1907 33.0777 33.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1750 0.000512 1024 300 600 35616 1.66298 10.8476 52.369 64.9225 64.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 0.000256 4096 500 10250 66912 13.9672 1370.29 419.029 1803.34 1803.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 800 0.000128 2048 180 850 114432 24.0756 14.3524 454.799 418.585 911.946 912.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 820 6.4e-05 4096 245 1750 203520 101.084 55.564 3599.57 1672.84 5429.19 5429.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1720 0.000256 1024 90 300 75744 3.41789 36.9819 157.642 198.084 198.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 0.000256 1024 230 600 61440 5.80502 3.39763 67.3391 104.29 180.96 181.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 340 0.000256 4096 70 2600 36096 20.2371 13.9367 241.836 418.708 694.835 694.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1950 3.2e-05 1024 180 500 594560 42.1468 26.9763 374.135 838.963 1282.36 1282.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 6.4e-05 512 410 500 215040 18.8528 6.72845 66.3452 209.804 301.945 302.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 630 0.000512 512 250 250 13440 2.35133 0.81792 2.34966 26.5551 32.2383 32.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 0.000512 1024 300 600 35760 1.66675 18.9969 52.5394 73.2471 73.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 0.000256 4096 500 10250 66960 13.9714 2456.66 419.415 2890.09 2890.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 0.000128 2048 180 850 114880 24.2349 14.3997 399.351 419.487 857.599 857.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 820 6.4e-05 4096 245 1750 204480 101.279 55.7131 1801.49 1678.43 3637.05 3637.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 0.000256 1024 90 300 75840 3.42698 20.3743 160.719 184.564 184.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.000256 1024 230 600 62400 5.81856 3.42426 44.4249 105.005 158.8 158.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 0.000256 4096 70 2600 36320 20.3955 13.9688 431.253 419.528 885.245 885.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1950 3.2e-05 1024 180 500 593920 42.0519 26.9353 248.404 838.414 1155.94 1156.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 6.4e-05 512 410 500 215040 18.8083 6.72512 42.8514 209.776 278.376 278.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 630 0.000512 512 250 250 12800 2.37226 0.817152 1.70746 25.9892 31.044 31.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1750 0.000512 1024 300 600 35680 1.66752 12.331 52.4733 66.5167 66.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 0.000256 4096 500 10250 66880 13.9485 1572.67 419.102 2005.77 2005.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 0.000128 2048 180 850 114560 24.2048 14.3524 384.332 432.6 855.625 855.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 820 6.4e-05 4096 245 1750 204160 101.178 55.6892 2671.93 1677.77 4506.72 4506.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 0.000256 1024 90 300 75760 3.42118 13.2307 158.062 174.755 174.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.000256 1024 230 600 61440 5.77018 3.39354 28.6019 104.177 142.068 142.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 0.000256 4096 70 2600 35840 20.2473 13.9238 274.098 417.927 726.302 726.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1950 3.2e-05 1024 180 500 593280 42.5213 26.9476 540.035 837.062 1446.7 1446.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 6.4e-05 512 410 500 207360 18.8527 6.63539 35.0131 206.226 266.935 267.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 630 0.000512 512 250 250 13440 2.35549 0.8192 3.49078 26.212 33.0309 33.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1750 0.000512 1024 300 600 35640 1.6695 10.3803 52.4367 64.5265 64.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 0.000256 4096 500 10250 66840 13.953 1305.19 418.802 1738.01 1738.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 0.000128 2048 180 850 114240 24.194 14.4241 381.585 417.653 837.986 838.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 820 6.4e-05 4096 245 1750 203520 101.537 55.7036 2634.13 1674.1 4465.61 4465.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 0.000256 1024 90 300 75720 3.41878 11.16 161.312 175.935 175.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1110 0.000256 1024 230 600 61440 5.83792 3.41446 24.4487 104.587 138.414 138.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 0.000256 4096 70 2600 36000 20.3247 13.9444 230.655 417.833 682.859 682.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1950 3.2e-05 1024 180 500 593920 42.3536 26.9033 586.054 838.553 1494.01 1494.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 6.4e-05 512 410 500 204800 18.9827 6.61546 29.9404 206.402 262.151 262.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 630 0.000512 512 250 250 12800 2.37667 0.82096 3.29702 26.2588 32.9104 33.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1750 0.000512 1024 300 600 35520 1.66298 9.00099 52.3671 63.0775 63.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 0.000256 4096 500 10250 66720 13.9555 1125.41 418.692 1558.1 1558.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 0.000128 2048 180 850 112640 24.0971 14.3094 394.264 416.231 849.041 849.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 820 6.4e-05 4096 245 1750 203520 101.15 55.593 3109.8 1677.76 4944.43 4944.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1720 0.000256 1024 90 300 75680 3.42032 32.592 161.718 197.774 197.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 0.000256 1024 230 600 60160 5.76067 3.37053 20.7241 103.432 133.418 133.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 0.000256 4096 70 2600 35200 20.2036 13.8568 194.09 416.655 644.906 645.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 3.2e-05 1024 180 500 594432 42.0388 26.9394 501.938 838.542 1409.61 1409.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 6.4e-05 512 410 500 211968 18.7952 6.68499 87.9497 208.383 322.032 322.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.000512 512 250 250 13056 2.36115 0.818976 2.85706 27.3848 33.5797 33.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 0.000512 1024 300 600 35712 1.66912 26.4135 52.474 80.5997 80.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 0.000256 4096 500 10250 66960 13.9466 3310.03 419.36 3743.38 3743.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 0.000128 2048 180 850 114816 23.9984 14.3544 324.411 418.759 781.651 781.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 820 6.4e-05 4096 245 1750 204288 100.913 55.6756 2438.54 1675.93 4271.19 4271.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 0.000256 1024 90 300 75840 3.42656 28.17 155.632 187.272 187.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.000256 1024 230 600 62208 5.78867 3.42141 61.2282 104.823 175.387 175.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 0.000256 4096 70 2600 36096 20.2757 13.9556 580.569 418.988 1033.89 1033.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 3.2e-05 1024 180 500 593664 41.9915 26.9022 310.62 837.509 1217.16 1217.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 6.4e-05 512 410 500 208896 18.6508 6.6217 55.2463 206.222 286.961 287.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 630 0.000512 512 250 250 12288 2.39558 0.817696 2.10422 25.9832 31.4532 31.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 0.000512 1024 300 600 35616 1.66755 16.3556 52.3725 70.4411 70.4982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 0.000256 4096 500 10250 66912 13.9493 2072.01 419.059 2505.06 2505.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 0.000128 2048 180 850 114432 24.0228 14.3508 258.429 418.494 715.424 715.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 820 6.4e-05 4096 245 1750 203520 100.801 55.5957 1570.05 1673.03 3399.61 3399.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 0.000256 1024 90 300 75744 3.42365 17.4098 155.98 176.855 176.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.000256 1024 230 600 61440 5.78614 3.40486 37.601 104.295 151.209 151.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 0.000256 4096 70 2600 36096 20.2448 13.9366 363.604 418.747 816.636 816.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1950 3.2e-05 1024 180 500 593280 42.1135 26.9287 277.464 837.542 1184.19 1184.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 6.4e-05 512 410 500 202752 18.869 6.57136 44.4156 204.183 274.246 274.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 630 0.000512 512 250 250 11520 2.31997 0.775392 1.80032 26.0682 31.1231 31.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1750 0.000512 1024 300 600 35568 1.6633 13.3273 52.3735 67.4058 67.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 0.000256 4096 500 10250 66816 13.9565 1685.04 418.8 2117.84 2117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 0.000128 2048 180 850 114048 24.0391 14.3954 525.722 417.591 981.878 981.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 820 6.4e-05 4096 245 1750 203904 101.056 55.6608 1313.32 1675.27 3145.45 3145.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 0.000256 1024 90 300 75744 3.42966 14.3664 157.541 175.38 175.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.000256 1024 230 600 61056 5.77139 3.3831 30.6179 103.844 143.743 143.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 0.000256 4096 70 2600 35712 20.2768 13.9373 294.66 417.967 746.942 747.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1950 3.2e-05 1024 180 500 592896 42.0806 26.9236 240.512 837.4 1147.06 1147.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 6.4e-05 512 410 500 208896 18.6989 6.61626 38.8442 206.469 270.842 271.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 630 0.000512 512 250 250 9216 2.41504 0.77824 3.27642 26.3154 32.9413 33.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1750 0.000512 1024 300 600 35520 1.66502 11.3546 52.4244 65.487 65.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 0.000256 4096 500 10250 66816 13.9522 1434.76 419.458 1868.24 1868.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 0.000128 2048 180 850 113664 24.0084 14.3408 505.115 417.082 960.691 960.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 820 6.4e-05 4096 245 1750 202752 101.113 55.5966 3677.53 1675.04 5509.42 5509.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 0.000256 1024 90 300 75648 3.42016 12.1707 157.382 173.014 173.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1110 0.000256 1024 230 600 59904 5.77907 3.37306 26.5496 103.496 139.332 139.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 0.000256 4096 70 2600 35328 20.2679 13.9162 249.047 417.591 700.927 701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 3.2e-05 1024 180 500 594048 42.1635 26.9669 465.445 837.726 1372.44 1372.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 6.4e-05 512 410 500 215040 18.7996 6.72768 82.4763 209.438 317.658 317.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.000512 512 250 250 13440 2.3623 0.819296 2.86342 26.0462 32.2416 32.3673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 0.000512 1024 300 600 35728 1.66605 24.2374 52.4789 78.4243 78.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 0.000256 4096 500 10250 66920 13.937 0 418.949 432.896 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 3.2e-05 1024 180 500 594048 42.0552 26.9373 295.346 837.581 1202.06 1202.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 6.4e-05 512 410 500 207872 18.8892 6.64573 52.9375 206.889 285.581 285.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.000512 512 250 250 12544 2.33443 0.797856 1.99699 25.727 31.0111 31.1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 0.000512 1024 300 600 35616 1.66534 15.4938 52.3882 69.5919 69.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 0.000256 4096 500 10250 66864 13.9384 0 418.836 432.783 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 3.2e-05 1024 180 500 592704 42.194 26.9414 241.426 837.251 1147.96 1148.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 6.4e-05 512 410 500 215040 18.8021 6.73398 44.6115 209.522 279.886 280.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.000512 512 250 250 10752 2.41827 0.80016 1.57178 25.9812 30.9239 31.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 0.000512 1024 300 600 35616 1.66928 12.67 52.5156 66.8964 66.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 0.000256 4096 500 10250 66696 13.953 1586.73 418.653 2019.39 2019.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 0.000128 2048 180 850 114240 24.2032 14.3699 157.338 419.043 615.085 615.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 820 6.4e-05 4096 245 1750 202944 101.416 55.7261 1236.56 1674.76 3068.6 3068.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 0.000256 1024 90 300 75600 3.42426 13.5905 155.304 172.363 172.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.000256 1024 230 600 61824 5.84918 3.42502 29.4613 104.996 143.864 143.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 0.000256 4096 70 2600 35616 20.4291 13.9755 277.883 419.489 731.879 731.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1950 3.2e-05 1024 180 500 593152 42.0272 26.8751 236.975 836.432 1142.44 1142.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 6.4e-05 512 410 500 200704 18.6191 6.57056 37.5602 202.124 265.089 265.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 630 0.000512 512 250 250 10752 2.28726 0.749568 1.51136 24.3472 29.0536 29.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 0.000512 1024 300 600 35392 1.6535 11.2592 52.2302 65.1844 65.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 0.000256 4096 500 10250 66752 13.9359 0 418.784 432.728 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 3.2e-05 1024 180 500 594432 41.982 26.9025 455.548 837.813 1362.4 1362.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 6.4e-05 512 410 500 212992 18.8372 6.70515 82.3689 208.93 317.063 317.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.000512 512 250 250 13312 2.38422 0.832192 2.95334 26.7439 33.07 33.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 0.000512 1024 300 600 35712 1.67181 23.8087 52.4599 77.9849 78.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 0.000256 4096 500 10250 66944 13.9549 2929.71 419.06 3362.77 3362.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 0.000128 2048 180 850 114688 24.0736 14.3442 296.094 419.086 753.73 753.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 6.4e-05 4096 245 1750 204288 100.892 55.6063 2160.65 1675.67 3992.96 3993.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 0.000256 1024 90 300 75776 3.42426 25.4388 157.264 186.171 186.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.000256 1024 230 600 61952 5.78963 3.41002 54.987 104.605 168.923 169.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 0.000256 4096 70 2600 35840 20.2631 13.921 525.868 417.882 978.045 978.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 3.2e-05 1024 180 500 593920 42.0183 26.8996 294.983 837.774 1201.82 1201.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 6.4e-05 512 410 500 212992 18.8297 6.7073 53.5216 208.958 288.233 288.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.000512 512 250 250 12288 2.43331 0.830464 2.07872 26.3448 31.8395 31.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 0.000512 1024 300 600 35584 1.66298 15.6105 52.3721 69.6893 69.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 0.000256 4096 500 10250 66816 13.9365 1908.64 418.668 2341.29 2341.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 0.000128 2048 180 850 113664 24.1039 14.3503 191.101 417.842 647.526 647.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 6.4e-05 4096 245 1750 203776 101.011 55.5897 1405.02 1675.65 3237.41 3237.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 0.000256 1024 90 300 75648 3.42211 16.7072 157.164 177.336 177.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.000256 1024 230 600 61440 5.82506 3.40787 35.6927 104.672 149.725 149.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 0.000256 4096 70 2600 35840 20.2599 13.927 343.331 418.184 795.803 795.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 3.2e-05 1024 180 500 592896 42.0411 26.8841 251.975 837.21 1158.25 1158.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 6.4e-05 512 410 500 208896 18.6864 6.61978 44.4865 206.425 276.435 276.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.000512 512 250 250 9216 2.41274 0.776352 1.6009 25.0378 29.9817 30.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 0.000512 1024 300 600 35520 1.66502 13.2362 52.4156 67.3603 67.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 0.000256 4096 500 10250 66816 13.9476 1561.18 419.372 1994.55 1994.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 0.000128 2048 180 850 113664 23.9764 14.3196 163.868 417.004 619.301 619.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 6.4e-05 4096 245 1750 202752 101.116 55.6141 1186 1675.39 3018.26 3018.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 0.000256 1024 90 300 75648 3.42288 14.1599 156.092 173.716 173.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.000256 1024 230 600 59904 5.77795 3.37098 30.2574 103.47 143.002 143.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 0.000256 4096 70 2600 35328 20.2685 13.9124 288.376 417.509 740.172 740.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 3.2e-05 1024 180 500 593920 42.0394 26.9005 224.291 837.966 1131.34 1131.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 6.4e-05 512 410 500 212992 18.858 6.7031 40.4597 209.045 275.283 275.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.000512 512 250 250 8192 2.45824 0.779904 1.62848 25.5102 30.5306 30.6561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 0.000512 1024 300 600 35328 1.64493 11.7211 52.1933 65.6027 65.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 0.000256 4096 500 10250 66560 13.9284 1360.38 417.984 1792.34 1792.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 0.000128 2048 180 850 112640 24.249 14.3555 144.242 418.177 601.151 601.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 820 6.4e-05 4096 245 1750 202752 100.944 55.5377 1140.11 1672.31 2969.03 2969.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 0.000256 1024 90 300 75520 3.41901 12.8105 157.506 173.779 173.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.000256 1024 230 600 61440 5.82986 3.6648 27.5789 104.842 142.045 142.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 0.000256 4096 70 2600 35840 20.292 13.9344 260.088 418.863 713.275 713.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 3.2e-05 1024 180 500 593856 42.1477 26.9592 461.42 838.078 1368.75 1368.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 6.4e-05 512 410 500 211968 18.7036 6.6593 83.6245 207.372 316.58 316.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.000512 512 250 250 12672 2.35558 0.810464 2.83517 27.0312 33.184 33.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 0.000512 1024 300 600 35712 1.66736 24.4122 52.5123 78.6332 78.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 0.000256 4096 500 10250 66888 13.963 3126.81 419.111 3559.93 3559.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 0.000128 2048 180 850 114624 24.1254 14.4388 301.195 419.253 759.148 759.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 6.4e-05 4096 245 1750 203904 101.325 55.722 2209.95 1676.25 4043.39 4043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 0.000256 1024 90 300 75816 3.43274 25.9953 157.324 186.793 186.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.000256 1024 230 600 62208 5.78458 3.4153 56.4223 104.596 170.341 170.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 0.000256 4096 70 2600 36288 20.389 13.9709 548.235 419.44 1002.14 1002.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 3.2e-05 1024 180 500 593280 42.0662 26.9316 328.128 838.178 1235.45 1235.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 6.4e-05 512 410 500 202752 18.8573 6.57824 57.2412 204.343 287.239 287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.000512 512 250 250 11520 2.31696 0.776064 2.12438 25.0042 30.3751 30.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 0.000512 1024 300 600 35568 1.66147 17.3619 52.4182 71.4868 71.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 0.000256 4096 500 10250 66816 13.9583 2226.93 419.113 2660.04 2660.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 0.000128 2048 180 850 114048 24.0165 14.4391 214.86 417.903 671.346 671.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 6.4e-05 4096 245 1750 203904 101.079 55.6623 1575.14 1676.61 3408.62 3408.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 0.000256 1024 90 300 75744 3.42845 18.6184 157.403 179.493 179.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.000256 1024 230 600 61056 5.76784 3.38474 39.7681 103.921 152.966 153.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 0.000256 4096 70 2600 35712 20.274 13.9414 385.37 419.795 839.482 839.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 3.2e-05 1024 180 500 592704 42.2194 26.9474 271.341 836.89 1177.54 1177.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 6.4e-05 512 410 500 207360 18.5559 6.58656 48.8887 204.234 278.488 278.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.000512 512 250 250 10368 2.4639 0.813248 1.90886 25.8317 31.1705 31.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 0.000512 1024 300 600 35424 1.65632 14.1252 52.2752 68.1012 68.1593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 0.000256 4096 500 10250 66744 13.9514 1829.43 418.806 2262.24 2262.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 0.000128 2048 180 850 114048 24.1206 14.4011 177.906 417.791 634.353 634.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 6.4e-05 4096 245 1750 202176 101.386 55.6477 1290 1670.08 3117.25 3117.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 0.000256 1024 90 300 75600 3.42214 15.266 156.685 175.416 175.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.000256 1024 230 600 62208 5.80835 3.4193 33.9074 104.711 147.971 148.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 0.000256 4096 70 2600 35424 20.3932 13.963 316.271 418.367 769.098 769.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 3.2e-05 1024 180 500 592128 42.0359 26.8989 258.054 838.532 1165.66 1165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 6.4e-05 512 410 500 184320 19.1306 6.53517 41.46 198.295 265.631 265.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.000512 512 250 250 9216 2.41984 0.780096 1.95488 25.1066 30.4142 30.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 0.000512 1024 300 600 35424 1.66496 13.6212 52.425 67.7537 67.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 0.000256 4096 500 10250 66528 13.9344 1719.35 418.425 2151.76 2151.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 0.000128 2048 180 850 112896 23.8837 14.2986 166.677 415.278 620.269 620.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 6.4e-05 4096 245 1750 202752 100.815 55.542 1221.09 1671.43 3049.02 3049.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 0.000256 1024 90 300 75456 3.42157 14.7123 155.867 174.047 174.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.000256 1024 230 600 59904 5.71222 3.33898 30.833 102.592 142.604 142.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 0.000256 4096 70 2600 34560 20.2405 13.8445 291.173 416.053 741.413 741.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 3.2e-05 1024 180 500 590400 42.1427 26.8971 236.333 835.332 1140.85 1140.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 6.4e-05 512 410 500 184320 19.7492 6.56979 37.9898 201.375 265.897 266.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.000512 512 250 250 5760 2.39773 0.712704 1.7736 23.6049 28.6422 28.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 0.000512 1024 300 600 35280 1.65798 12.7463 52.3142 66.7625 66.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 0.000256 4096 500 10250 66600 13.953 1574.01 419.097 2007.11 2007.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 0.000128 2048 180 850 112320 24.3562 14.4222 153.426 418.463 610.8 610.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 820 6.4e-05 4096 245 1750 201600 101.511 55.6974 1184.23 1671.38 3012.96 3013.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 0.000256 1024 90 300 75240 3.41802 13.4961 158.155 175.114 175.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.000256 1024 230 600 60480 5.89962 3.42221 29.8257 104.982 144.253 144.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 0.000256 4096 70 2600 36000 20.3883 13.9741 280.358 419.421 734.244 734.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 3.2e-05 1024 180 500 593920 42.027 26.9353 448.573 838.52 1356.2 1356.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 6.4e-05 512 410 500 215040 18.8115 6.72195 82.4286 209.815 317.995 318.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.000512 512 250 250 12800 2.37459 0.817152 2.85821 26.4738 32.6807 32.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 0.000512 1024 300 600 35680 1.66851 23.5929 52.4817 77.7846 77.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 0.000256 4096 500 10250 66880 13.9551 3029.5 419.156 3462.66 3462.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 0.000128 2048 180 850 114560 24.1076 14.4323 293.548 419.491 751.706 751.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 6.4e-05 4096 245 1750 204160 100.981 55.6552 2145 1677.21 3978.99 3979.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 0.000256 1024 90 300 75760 3.41885 25.2535 155.243 183.959 184.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.000256 1024 230 600 61440 5.77258 3.39021 54.7752 104.19 168.255 168.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 0.000256 4096 70 2600 35840 20.2447 13.9284 524.313 417.981 976.57 976.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 3.2e-05 1024 180 500 593920 41.9733 26.9025 309.86 838.047 1216.92 1217.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 6.4e-05 512 410 500 204800 18.9841 6.61891 54.2948 206.294 286.406 286.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.000512 512 250 250 12800 2.3767 0.820704 2.21629 26.2416 31.8104 31.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 0.000512 1024 300 600 35520 1.66138 16.4106 52.3349 70.4498 70.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 0.000256 4096 500 10250 66720 13.9387 2069.12 418.553 2501.66 2501.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 0.000128 2048 180 850 112640 24.0353 14.3071 198.249 415.982 652.705 652.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 6.4e-05 4096 245 1750 203520 100.911 55.5827 1467 1676.32 3299.94 3300.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 0.000256 1024 90 300 75680 3.42019 17.3278 157.328 178.119 178.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.000256 1024 230 600 60160 5.76432 3.37155 36.6789 103.366 149.311 149.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 0.000256 4096 70 2600 35200 20.2243 13.8547 355.119 416.402 805.704 805.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 3.2e-05 1024 180 500 593280 42.0831 26.921 262.135 837.971 1169.25 1169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 6.4e-05 512 410 500 199680 19.3761 6.62458 45.4383 206.511 278.16 278.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.000512 512 250 250 11520 2.43731 0.821248 2.00576 26.3155 31.7336 31.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 0.000512 1024 300 600 35520 1.66893 14.0885 52.4881 68.287 68.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 0.000256 4096 500 10250 66720 13.9593 1785.32 419.208 2218.53 2218.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 0.000128 2048 180 850 113280 24.1523 14.3439 169.702 418.25 626.575 626.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 6.4e-05 4096 245 1750 201600 101.138 55.5926 1246.4 1671.21 3074.47 3074.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 0.000256 1024 90 300 75600 3.42176 14.758 156.818 175.041 175.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.000256 1024 230 600 59520 5.81469 3.37382 31.527 103.557 144.397 144.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 0.000256 4096 70 2600 35520 20.3186 13.9593 306.978 418.89 760.246 760.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 3.2e-05 1024 180 500 593920 42.0333 26.9087 242.364 838.118 1149.56 1149.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 6.4e-05 512 410 500 204800 19.0213 6.62128 43.1893 206.353 275.394 275.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.000512 512 250 250 10240 2.31578 0.757024 2.04387 24.4165 29.6891 29.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 0.000512 1024 300 600 35200 1.64752 12.8764 52.1162 66.6831 66.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 0.000256 4096 500 10250 66560 13.9284 1618.49 418.365 2050.82 2050.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 0.000128 2048 180 850 110080 24.0641 14.2684 153.684 412.939 605.086 605.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 6.4e-05 4096 245 1750 199680 100.954 55.2951 1130.03 1663.82 2950.24 2950.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 0.000256 1024 90 300 75520 3.42429 13.6526 157.255 174.375 174.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.000256 1024 230 600 58880 5.84426 3.37306 29.0971 103.563 142.006 142.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 0.000256 4096 70 2600 34560 20.1959 13.8085 274.875 413.762 722.743 722.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 3.2e-05 1024 180 500 592000 42.1211 26.9846 229.459 838.079 1136.78 1136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 6.4e-05 512 410 500 204800 19.0386 6.63094 41.5371 206.584 274.006 274.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.000512 512 250 250 12800 2.40061 0.828544 2.37552 26.2078 31.9635 32.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 0.000512 1024 300 600 35200 1.65478 12.3956 52.2679 66.3613 66.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 0.000256 4096 500 10250 66400 13.9405 1570.5 418.415 2002.9 2002.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 0.000128 2048 180 850 112000 23.8768 14.273 150.333 413.48 602.092 602.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 6.4e-05 4096 245 1750 201600 101.044 55.5103 1100.5 1669.7 2926.88 2926.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 0.000256 1024 90 300 75200 3.41811 13.1913 154.402 171.055 171.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.000256 1024 230 600 60800 5.77395 3.38125 28.6465 103.76 141.69 141.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 0.000256 4096 70 2600 33600 20.2793 13.8342 259.862 414.543 708.618 708.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1950 3.2e-05 1024 180 480 596992 42.2393 26.9025 555.649 838.067 1462.99 1463.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 6.4e-05 512 410 480 231424 17.4212 6.70672 68.2444 208.904 301.486 301.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 630 0.000512 512 250 240 9216 2.53984 0.828832 2.46547 26.2885 32.2727 32.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1750 0.000512 1024 300 600 35744 1.66691 18.7249 52.4556 72.8899 72.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 0.000256 4096 500 10260 66976 13.9981 2438.02 419.111 2871.2 2871.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 0.000128 2048 180 840 116736 23.9021 14.465 395.913 418.993 853.404 853.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 820 6.4e-05 4096 245 1740 203776 101.043 55.5954 2819.96 1675.3 4652.04 4652.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 0.000256 1024 90 300 75840 3.42371 20.3406 158.746 182.552 182.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1110 0.000256 1024 230 600 60672 5.86342 3.41517 43.5187 104.893 157.815 157.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 0.000256 4096 70 2640 36608 20.2975 13.9424 433.519 419.073 886.933 887.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1950 3.2e-05 1024 180 480 596480 42.2747 26.8973 526.093 838.584 1433.98 1434.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 6.4e-05 512 410 480 229376 17.5894 6.70515 44.6042 209.138 278.247 278.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 630 0.000512 512 250 240 9216 2.54579 0.830368 2.45187 27.8251 33.8031 33.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1750 0.000512 1024 300 600 35712 1.66502 12.5241 52.5109 66.7428 66.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 0.000256 4096 500 10260 66944 13.994 1589.36 419.526 2022.94 2022.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 0.000128 2048 180 840 116736 23.9405 14.3626 404.231 419.6 862.264 862.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 820 6.4e-05 4096 245 1740 203776 101.407 55.5948 3117.48 1677.12 4951.74 4951.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1720 0.000256 1024 90 300 75776 3.41987 32.7827 160.248 196.493 196.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 0.000256 1024 230 600 60416 5.86467 3.40582 29.1052 104.7 143.201 143.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 0.000256 4096 70 2640 36352 20.2325 13.9203 281.766 418.274 734.298 734.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1950 3.2e-05 1024 180 480 595968 42.3054 26.8964 612.339 838.211 1519.89 1520.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 6.4e-05 512 410 480 227328 17.2599 6.61914 36.9462 206.392 267.452 267.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 630 0.000512 512 250 240 7680 2.56947 0.819968 2.07869 26.0067 31.6307 31.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1750 0.000512 1024 300 600 35616 1.66538 10.1592 52.4205 64.2873 64.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 0.000256 4096 500 10260 66912 14.0168 1282.28 419.48 1715.82 1715.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 0.000128 2048 180 840 115968 23.9639 14.4328 403.779 418.971 861.281 861.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 820 6.4e-05 4096 245 1740 202752 101.239 55.5786 3110.03 1675.04 4942.02 4942.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1720 0.000256 1024 90 300 75744 3.41757 32.27 159.754 195.486 195.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 0.000256 1024 230 600 59904 5.88499 3.39651 59.316 104.387 173.116 173.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 340 0.000256 4096 70 2640 36480 20.2424 13.9387 230.232 419.105 683.621 683.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1950 3.2e-05 1024 180 480 595968 42.367 26.9066 608.977 838.379 1516.77 1516.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1240 6.4e-05 512 410 480 229376 17.5966 6.7072 32.1882 209.102 265.818 265.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 630 0.000512 512 250 240 8192 2.58896 0.835584 2.1905 26.3643 32.1377 32.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1750 0.000512 1024 300 600 35584 1.66586 8.76544 52.4051 62.8804 62.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 0.000256 4096 500 10260 66816 14.0064 1113.11 419.043 1546.21 1546.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 800 0.000128 2048 180 840 115712 23.9859 14.3342 406.029 418.222 862.703 862.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 820 6.4e-05 4096 245 1740 203776 101.417 55.5883 3110.17 1676.88 4944.19 4944.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1720 0.000256 1024 90 300 75648 3.41891 32.3133 161.8 197.576 197.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 0.000256 1024 230 600 60416 5.91024 3.40963 59.0205 104.748 173.217 173.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 340 0.000256 4096 70 2640 36352 20.2568 13.9466 198.853 418.502 651.661 651.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1950 3.2e-05 1024 180 480 597120 42.0822 26.9682 492.414 838.8 1400.41 1400.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 6.4e-05 512 410 480 232960 17.4757 6.73066 93.4224 209.757 327.605 327.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 630 0.000512 512 250 240 8960 2.52723 0.816224 2.29184 25.966 31.7562 31.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 0.000512 1024 300 600 35760 1.6695 26.4316 52.5309 80.6767 80.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 0.000256 4096 500 10260 66960 13.9932 3327.61 419.385 3761.04 3761.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 0.000128 2048 180 840 116480 23.9868 14.3745 562.888 419.344 1020.73 1020.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 820 6.4e-05 4096 245 1740 203840 101.271 55.7188 2439.27 1676.65 4273.06 4273.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 0.000256 1024 90 300 75840 3.43069 28.2626 156.658 188.395 188.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.000256 1024 230 600 60800 5.88406 3.42384 60.5442 104.985 174.968 175.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 0.000256 4096 70 2640 36640 20.3689 13.9687 592.771 419.441 1046.65 1046.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1950 3.2e-05 1024 180 480 596480 42.0013 26.9442 315.255 837.808 1222.15 1222.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 6.4e-05 512 410 480 230400 17.6457 6.71949 59.4724 209.634 293.674 293.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 630 0.000512 512 250 240 8960 2.52893 0.816416 1.67731 26.45 31.6307 31.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1750 0.000512 1024 300 600 35680 1.66685 16.3776 52.4636 70.5508 70.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 0.000256 4096 500 10260 66880 13.9862 2074.53 418.859 2507.43 2507.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 0.000128 2048 180 840 116480 23.9196 14.3584 534.845 419.129 992.383 992.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 820 6.4e-05 4096 245 1740 203520 101.103 55.6819 3782.61 1676.38 5615.91 5616.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 0.000256 1024 90 300 75760 3.4176 17.4108 156.57 177.44 177.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.000256 1024 230 600 60160 5.83475 3.38842 37.3982 104.1 150.846 150.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 0.000256 4096 70 2640 36160 20.2487 13.9278 366.663 417.633 818.575 818.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1950 3.2e-05 1024 180 480 596160 42.2126 26.9472 707.2 836.822 1613.32 1613.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 6.4e-05 512 410 480 222720 17.6912 6.63142 47.5634 206.176 278.274 278.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 630 0.000512 512 250 240 7680 2.57648 0.81888 2.94125 26.2079 32.6968 32.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1750 0.000512 1024 300 600 35640 1.67008 13.3898 52.4318 67.5355 67.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 0.000256 4096 500 10260 66840 13.9837 1685.67 418.767 2118.49 2118.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 0.000128 2048 180 840 115200 23.997 14.3654 522.249 417.426 978.164 978.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 820 6.4e-05 4096 245 1740 203520 101.391 55.7014 3716.45 1673.73 5547.4 5547.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 0.000256 1024 90 300 75720 3.41485 14.3824 157.722 175.562 175.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1110 0.000256 1024 230 600 60480 5.88723 3.412 31.6562 104.561 145.644 145.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 0.000256 4096 70 2640 36000 20.3262 13.9485 299.385 417.75 751.512 751.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1950 3.2e-05 1024 180 480 596480 42.0122 26.8923 647.442 837.921 1554.41 1554.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 6.4e-05 512 410 480 225280 17.4573 6.61709 40.9657 206.25 271.5 271.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 630 0.000512 512 250 240 7680 2.56947 0.817152 2.8065 27.2917 33.6356 33.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1750 0.000512 1024 300 600 35520 1.66608 11.3345 52.3307 65.3728 65.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 0.000256 4096 500 10260 66720 13.9754 1427.43 418.43 1859.9 1859.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 0.000128 2048 180 840 115200 23.7699 14.334 529.862 415.918 984.011 984.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 820 6.4e-05 4096 245 1740 203520 100.894 55.584 3670.1 1676.18 5502.88 5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 0.000256 1024 90 300 75680 3.4201 12.1795 156.692 172.333 172.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1110 0.000256 1024 230 600 58880 5.81286 3.3679 26.2711 103.352 138.928 139.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 0.000256 4096 70 2640 35840 20.1902 13.8636 252.284 416.341 702.787 702.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 3.2e-05 1024 180 480 596736 42.0107 26.9811 440.691 837.713 1347.53 1347.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 6.4e-05 512 410 480 230400 17.4001 6.68605 84.7429 208.185 317.233 317.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.000512 512 250 240 8448 2.53936 0.817632 2.02211 25.9431 31.4737 31.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 0.000512 1024 300 600 35712 1.66762 24.2708 52.4288 78.4109 78.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 0.000256 4096 500 10260 66960 14.0006 3053.06 419.01 3486.12 3486.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 0.000128 2048 180 840 116352 23.8672 14.3659 299.652 418.255 756.268 756.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 6.4e-05 4096 245 1740 203520 101.012 55.6564 2165.35 1674.43 3996.58 3996.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 0.000256 1024 90 300 75840 3.42925 25.9906 158.282 187.744 187.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.000256 1024 230 600 60672 5.86957 3.41187 55.7236 104.718 169.849 169.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 0.000256 4096 70 2640 36480 20.28 13.9508 541.016 418.591 993.937 994.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 3.2e-05 1024 180 480 595968 41.9874 26.8903 276.672 837.373 1183.07 1183.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 6.4e-05 512 410 480 227328 17.2465 6.62221 55.9731 206.189 286.246 286.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.000512 512 250 240 7680 2.56726 0.820704 1.45382 26.1911 31.1868 31.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 0.000512 1024 300 600 35616 1.66688 15.2341 52.3658 69.3127 69.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 0.000256 4096 500 10260 66912 13.9939 1920.41 419.058 2353.51 2353.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 0.000128 2048 180 840 115968 23.8815 14.3373 189.904 418.433 646.684 646.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 820 6.4e-05 4096 245 1740 202752 100.946 55.5788 1443.05 1673.49 3273.2 3273.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 0.000256 1024 90 300 75744 3.42003 16.4598 154.57 174.494 174.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.000256 1024 230 600 59904 5.85331 3.40378 34.8925 104.287 148.566 148.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 0.000256 4096 70 2640 36480 20.2496 13.9362 342.002 418.685 794.974 795.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1950 3.2e-05 1024 180 480 595584 42.06 26.9297 243.914 838.259 1151.3 1151.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 6.4e-05 512 410 480 221184 17.4635 6.57802 44.3122 204.354 272.924 273.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 630 0.000512 512 250 240 6912 2.49779 0.775264 1.13226 26.0868 30.6498 30.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 0.000512 1024 300 600 35568 1.66477 12.581 52.4163 66.7045 66.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 0.000256 4096 500 10260 66816 13.9817 1577.31 419.209 2010.55 2010.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 0.000128 2048 180 840 115200 23.9232 14.3602 466.841 417.998 923.256 923.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 820 6.4e-05 4096 245 1740 202752 101.223 55.6462 1210.31 1676.67 3043.99 3044.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 0.000256 1024 90 300 75744 3.43245 13.3665 157.046 173.887 173.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.000256 1024 230 600 59904 5.81632 3.38819 28.7726 103.932 142.04 142.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 0.000256 4096 70 2640 36288 20.2678 13.9341 279.766 418.326 732.396 732.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1950 3.2e-05 1024 180 480 594432 42.0666 26.8818 221.656 837.375 1128.12 1128.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 6.4e-05 512 410 480 221184 17.7566 6.61939 39.6916 206.47 270.753 270.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 630 0.000512 512 250 240 6144 2.53328 0.7768 0.9824 26.3151 30.7696 30.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1750 0.000512 1024 300 600 35520 1.66394 11.4153 52.423 65.5452 65.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 0.000256 4096 500 10260 66816 13.9915 1422.58 419.521 1856.14 1856.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 0.000128 2048 180 840 115200 23.8617 14.4018 465.579 417.081 921.055 921.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 820 6.4e-05 4096 245 1740 202752 101.192 55.5926 3194.03 1675.91 5026.88 5027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 0.000256 1024 90 300 75648 3.42022 11.921 157.766 173.151 173.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.000256 1024 230 600 58368 5.85933 3.37066 25.0646 103.496 137.914 138.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 0.000256 4096 70 2640 36096 20.2449 13.9137 253.186 418.526 705.977 706.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1950 3.2e-05 1024 180 480 595200 42.1498 27.0108 607.603 837.87 1514.78 1514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 6.4e-05 512 410 480 215040 18.261 6.63552 33.8776 206.479 265.468 265.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 630 0.000512 512 250 240 7680 2.58528 0.822432 2.60074 26.1022 32.2635 32.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1750 0.000512 1024 300 600 35520 1.66896 9.70298 52.4842 63.8971 63.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 0.000256 4096 500 10260 66720 13.9842 1229.39 419.267 1662.71 1662.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 0.000128 2048 180 840 115200 23.9607 14.379 462.172 418.193 918.835 918.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 820 6.4e-05 4096 245 1740 201600 101.148 55.594 3145.3 1671.03 4973.2 4973.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 0.000256 1024 90 300 75600 3.42221 10.6576 156.459 170.582 170.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1110 0.000256 1024 230 600 59520 5.80096 3.3792 23.1078 103.544 135.958 136.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 0.000256 4096 70 2640 35520 20.3184 13.9448 215.356 418.849 668.569 668.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 3.2e-05 1024 180 480 596736 42.2134 26.9703 418.963 837.422 1325.71 1325.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 6.4e-05 512 410 480 232960 17.428 6.72947 84.6734 209.223 318.271 318.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.000512 512 250 240 8960 2.53523 0.818944 2.13907 26.0353 31.6844 31.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 0.000512 1024 300 600 35728 1.66912 23.0776 52.4588 77.2485 77.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 0.000256 4096 500 10260 66920 13.9857 2919.24 418.847 3352.13 3352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 0.000128 2048 180 840 116480 23.9148 14.3691 286.077 418.394 742.884 743.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 6.4e-05 4096 245 1740 203840 101.354 55.7023 2077.99 1675.92 3911.1 3911.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 0.000256 1024 90 300 75824 3.42992 24.6188 155.106 183.197 183.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.000256 1024 230 600 60480 5.88976 3.41827 52.4615 104.731 166.63 166.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 0.000256 4096 70 2640 36512 20.3459 13.9796 518.513 418.541 971.483 971.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 3.2e-05 1024 180 480 596736 42.0751 26.9343 266.7 838.471 1174.31 1174.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 6.4e-05 512 410 480 229376 17.2403 6.64275 53.5795 207.106 284.782 284.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.000512 512 250 240 7168 2.53555 0.796544 1.31011 25.754 30.5501 30.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 0.000512 1024 300 600 35616 1.6665 14.6582 52.4437 68.8098 68.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 0.000256 4096 500 10260 66864 13.982 1857.38 419.34 2290.75 2290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 0.000128 2048 180 840 116480 23.8531 14.3912 183.051 418.932 640.356 640.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 6.4e-05 4096 245 1740 203392 101.03 55.6624 1321.74 1674.6 3153.16 3153.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 0.000256 1024 90 300 75712 3.42765 15.7106 156.052 175.233 175.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.000256 1024 230 600 60032 5.90304 3.41658 33.2686 104.934 147.649 147.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 0.000256 4096 70 2640 36288 20.2983 13.9469 329.405 419.224 782.975 783.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 3.2e-05 1024 180 480 595392 42.2087 26.9463 226.737 836.353 1132.39 1132.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 6.4e-05 512 410 480 225792 17.9866 6.73382 44.6786 209.292 278.906 279.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.000512 512 250 240 8064 2.51338 0.798336 1.42378 25.9511 30.8441 30.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 0.000512 1024 300 600 35616 1.66912 12.5328 52.4574 66.6997 66.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 0.000256 4096 500 10260 66696 13.9794 1553.46 418.247 1985.73 1985.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 0.000128 2048 180 840 115584 24.0119 14.3676 154.889 418.684 612.081 612.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 6.4e-05 4096 245 1740 202944 101.438 55.7228 1114.2 1673.55 2945.05 2945.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 0.000256 1024 90 300 75600 3.42221 13.5898 157.114 174.169 174.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.000256 1024 230 600 60480 5.90653 3.42576 28.6911 104.879 143.032 143.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 0.000256 4096 70 2640 36288 20.3776 13.9655 280.802 419.089 734.334 734.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 3.2e-05 1024 180 480 594944 42.0503 26.8815 198.792 837.601 1105.47 1105.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 6.4e-05 512 410 480 215040 17.5249 6.56384 37.6084 202.365 264.281 264.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 630 0.000512 512 250 240 3584 2.55635 0.7512 0.720768 24.3749 28.557 28.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 0.000512 1024 300 600 35392 1.65747 10.9288 52.2929 64.92 64.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 0.000256 4096 500 10260 66752 13.983 1366.79 419.343 1800.16 1800.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 0.000128 2048 180 840 116480 23.8305 14.3401 136.516 419.339 594.156 594.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 820 6.4e-05 4096 245 1740 202496 101.067 55.6172 1064.4 1675.71 2896.93 2897.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 0.000256 1024 90 300 75488 3.42269 11.6695 157.242 172.38 172.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.000256 1024 230 600 59136 5.85046 3.37827 24.5729 103.874 137.807 137.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 0.000256 4096 70 2640 34944 20.1667 13.826 236.976 415.013 686.087 686.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1950 3.2e-05 1024 180 480 593600 42.1661 26.9028 194.762 835.498 1099.46 1099.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 6.4e-05 512 410 480 215040 17.9715 6.59366 33.5616 204.615 262.954 263.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 630 0.000512 512 250 240 4480 2.53414 0.751616 0.845408 25.4717 29.7648 29.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 0.000512 1024 300 600 35280 1.64816 9.57664 52.1692 63.4334 63.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 0.000256 4096 500 10260 66640 13.9796 1202.76 418.648 1635.44 1635.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 0.000128 2048 180 840 114240 23.9718 14.3694 428.468 415.39 882.332 882.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 820 6.4e-05 4096 245 1740 201600 101.54 55.703 959.24 1671.53 2788.14 2788.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 0.000256 1024 90 300 75600 3.42506 10.4808 160.504 174.453 174.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.000256 1024 230 600 58240 5.81434 3.34701 22.1763 102.658 134.124 134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 0.000256 4096 70 2640 35840 20.2952 13.881 214.046 417.923 666.249 666.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 3.2e-05 1024 180 480 596480 42.0515 26.894 395.371 837.799 1302.26 1302.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 6.4e-05 512 410 480 229376 17.5964 6.70925 80.1136 208.941 313.577 313.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.000512 512 250 240 9216 2.54413 0.826336 2.20403 26.875 32.6066 32.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 0.000512 1024 300 600 35712 1.66704 22.2474 52.4585 76.4162 76.4723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 0.000256 4096 500 10260 66944 13.9956 2655.89 419.118 3089.05 3089.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 0.000128 2048 180 840 116736 23.85 14.5371 273.895 419.102 731.511 731.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 6.4e-05 4096 245 1740 203776 100.995 55.5827 1979.43 1675.55 3811.7 3811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 0.000256 1024 90 300 75776 3.4201 23.6864 157.268 184.418 184.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.000256 1024 230 600 60416 5.86486 3.4089 50.2424 104.597 164.239 164.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 0.000256 4096 70 2640 36352 20.2361 13.916 492.156 417.889 944.3 944.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 3.2e-05 1024 180 480 595968 42.0072 26.8955 272.192 837.886 1179.12 1179.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 6.4e-05 512 410 480 229376 17.5942 6.73798 54.0664 209.412 288.028 288.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.000512 512 250 240 8192 2.58557 0.833984 1.46909 26.3485 31.3948 31.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 0.000512 1024 300 600 35584 1.66298 14.8419 52.3765 68.9244 68.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 0.000256 4096 500 10260 66816 13.9837 1774.84 418.765 2207.64 2207.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 0.000128 2048 180 840 115712 23.8883 14.397 187.015 417.937 643.367 643.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 6.4e-05 4096 245 1740 203776 100.999 55.6031 1355.83 1676.62 3189.19 3189.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 0.000256 1024 90 300 75648 3.42026 16.1197 156.116 175.7 175.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.000256 1024 230 600 60416 5.86454 3.41027 34.4018 104.677 148.482 148.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 0.000256 4096 70 2640 36352 20.2468 13.9273 338.475 418.221 790.975 791.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 3.2e-05 1024 180 480 594432 42.0679 26.878 226.625 836.701 1132.41 1132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 6.4e-05 512 410 480 221184 17.759 6.61709 43.3463 206.301 274.243 274.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.000512 512 250 240 6144 2.53325 0.779136 1.33482 25.2403 30.043 30.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 0.000512 1024 300 600 35520 1.66502 12.5686 52.3843 66.664 66.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 0.000256 4096 500 10260 66816 13.9953 1465.06 419.176 1898.28 1898.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 0.000128 2048 180 840 115200 23.8422 14.3237 154.628 416.885 609.813 609.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 6.4e-05 4096 245 1740 202752 101.125 55.591 1119.17 1673.72 2949.75 2949.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 0.000256 1024 90 300 75648 3.42128 13.2953 156.496 173.255 173.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.000256 1024 230 600 58368 5.85421 3.36678 27.8772 103.41 140.631 140.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 0.000256 4096 70 2640 36096 20.2422 13.9121 280.341 417.315 731.912 732.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 3.2e-05 1024 180 480 595968 42.0045 26.9861 211.866 838.05 1119.04 1119.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 6.4e-05 512 410 480 229376 17.6304 6.7072 41.4438 209.063 275.066 275.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.000512 512 250 240 4096 2.6145 0.780288 1.30906 25.5086 30.3699 30.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 0.000512 1024 300 600 35328 1.65056 11.6364 52.1976 65.5258 65.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 0.000256 4096 500 10260 66560 13.9772 1297.16 418.091 1729.27 1729.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 0.000128 2048 180 840 114688 23.979 14.4889 143.544 418.333 600.473 600.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 6.4e-05 4096 245 1740 202752 100.998 55.5438 1038.25 1671.75 2866.66 2866.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 0.000256 1024 90 300 75520 3.42365 12.4737 159.903 175.843 175.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.000256 1024 230 600 59392 5.92803 3.41123 26.8916 104.856 141.214 141.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 0.000256 4096 70 2640 35840 20.2987 13.9448 257.627 418.91 710.881 710.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 3.2e-05 1024 180 480 596480 42.0113 26.904 193.402 838.126 1100.59 1100.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 6.4e-05 512 410 480 225280 17.4905 6.62266 37.1654 206.358 267.859 268.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.000512 512 250 240 5120 2.51274 0.751616 1.47757 24.6401 29.5351 29.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 0.000512 1024 300 600 35200 1.65011 10.7846 52.1137 64.5917 64.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 0.000256 4096 500 10260 66560 13.985 1194.18 418.436 1626.65 1626.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 0.000128 2048 180 840 112640 23.7719 14.2598 128.462 413.482 580.104 580.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 820 6.4e-05 4096 245 1740 199680 100.913 55.2963 1010.91 1663.18 2830.44 2830.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 0.000256 1024 90 300 75520 3.41981 11.6183 156.752 171.835 171.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.000256 1024 230 600 58880 5.84739 3.37456 24.9284 103.565 137.841 137.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 0.000256 4096 70 2640 34560 20.1934 13.8056 226.195 413.762 674.06 674.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1950 3.2e-05 1024 180 512 595200 42.2676 26.904 567.191 838.101 1474.61 1474.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 6.4e-05 512 410 512 227328 17.7223 6.70746 69.242 208.918 302.806 302.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 630 0.000512 512 250 256 7680 2.60538 0.831488 2.16768 26.8329 32.5866 32.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 0.000512 1024 300 640 35552 1.66906 19.6668 52.4943 73.8759 73.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 0.000256 4096 500 10240 66976 13.995 2393.71 419.019 2826.78 2826.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 0.000128 2048 180 832 115968 23.9863 14.4009 368.079 419.016 825.62 825.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 820 6.4e-05 4096 245 1728 206336 100.549 55.6028 2767.41 1676.54 4600.24 4600.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 0.000256 1024 90 320 75680 3.42394 21.362 159.884 184.712 184.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1110 0.000256 1024 230 576 61440 5.83149 3.41635 42.3137 104.898 156.587 156.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 0.000256 4096 70 2624 36864 20.2778 13.9448 427.223 422.26 883.812 883.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1950 3.2e-05 1024 180 512 594944 42.3231 26.8984 537.41 838.494 1445.26 1445.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 6.4e-05 512 410 512 225280 17.9099 6.7072 44.3637 209.109 278.299 278.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 630 0.000512 512 250 256 7168 2.62922 0.830016 2.01571 26.3291 31.9537 32.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 0.000512 1024 300 640 35520 1.66893 12.7621 52.5378 67.0102 67.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 0.000256 4096 500 10240 66944 13.9885 1531.99 419.361 1965.41 1965.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 0.000128 2048 180 832 115712 24.0675 14.4453 378.98 419.575 837.197 837.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 820 6.4e-05 4096 245 1728 206336 100.866 55.6033 3063.86 1677.59 4898.05 4898.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1720 0.000256 1024 90 320 75648 3.42426 35.0743 158.206 196.747 196.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 0.000256 1024 230 576 60928 5.83568 3.40608 27.4462 104.688 141.501 141.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 0.000256 4096 70 2624 36608 20.2317 13.9203 273.656 418.243 726.15 726.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1950 3.2e-05 1024 180 512 594432 42.3663 26.895 627.461 838.179 1535.04 1535.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 6.4e-05 512 410 512 221184 17.7327 6.62118 36.7678 206.375 267.719 267.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 630 0.000512 512 250 256 6144 2.62832 0.818848 1.76394 26.0042 31.3676 31.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 0.000512 1024 300 640 35424 1.66314 10.6558 52.448 64.8111 64.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 0.000256 4096 500 10240 66912 14.0083 1257.64 419.361 1691.05 1691.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 0.000128 2048 180 832 115200 24.0265 14.3838 378.208 418.969 835.718 835.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 820 6.4e-05 4096 245 1728 205824 100.68 55.5971 3061.57 1674.34 4892.34 4892.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1720 0.000256 1024 90 320 75552 3.42208 35.2092 159.912 198.586 198.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 0.000256 1024 230 576 60672 5.85203 3.39968 56.0441 104.387 169.807 169.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 340 0.000256 4096 70 2624 36480 20.2487 13.9365 225.805 419.099 679.192 679.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1950 3.2e-05 1024 180 512 594944 42.4211 26.9041 625.794 837.873 1533.14 1533.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 6.4e-05 512 410 512 221184 18.2237 6.71062 31.8003 208.979 265.945 266.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 630 0.000512 512 250 256 6144 2.67411 0.834848 1.75552 27.8368 33.2543 33.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 0.000512 1024 300 640 35456 1.67322 9.16746 52.4915 63.3748 63.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 0.000256 4096 500 10240 66816 14.0031 1091.68 418.669 1524.4 1524.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 800 0.000128 2048 180 832 114688 24.0668 14.3619 382.045 417.889 838.498 838.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 820 6.4e-05 4096 245 1728 205824 101.017 55.6004 3055.94 1675.87 4888.57 4888.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1720 0.000256 1024 90 320 75520 3.42016 35.0056 160.244 198.715 198.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 0.000256 1024 230 576 60416 5.90656 3.40806 54.6057 104.688 168.737 168.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 340 0.000256 4096 70 2624 36352 20.2624 13.9257 194.882 418.231 647.421 647.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1950 3.2e-05 1024 180 512 595200 42.0748 26.9663 500.658 838.98 1408.82 1408.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 6.4e-05 512 410 512 227840 17.8896 6.73552 91.559 209.805 326.204 326.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 630 0.000512 512 250 256 7040 2.6017 0.816736 1.87235 25.9684 31.4184 31.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 0.000512 1024 300 640 35520 1.66717 26.8423 52.5115 81.0643 81.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 0.000256 4096 500 10240 66960 13.9788 3203.38 419.355 3636.76 3636.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 0.000128 2048 180 832 115840 24.0282 14.3729 524.751 420.041 983.323 983.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 820 6.4e-05 4096 245 1728 206400 100.853 55.7067 2347.71 1676.96 4181.38 4181.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 0.000256 1024 90 320 75680 3.42477 28.7892 157.777 190.034 190.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.000256 1024 230 576 61440 5.85146 3.42861 56.8134 105.003 171.23 171.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 0.000256 4096 70 2624 36800 20.3695 13.9775 571.06 419.519 1025.03 1025.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1950 3.2e-05 1024 180 512 594560 42.0263 26.9394 318.552 838.506 1226.16 1226.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 6.4e-05 512 410 512 225280 18.022 6.72227 58.2829 209.816 293.056 293.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 630 0.000512 512 250 256 6400 2.6231 0.817408 1.33693 26.4746 31.4068 31.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 0.000512 1024 300 640 35440 1.66534 16.5936 52.4506 70.7529 70.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 0.000256 4096 500 10240 66880 13.9796 1950.63 419.092 2383.75 2383.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 0.000128 2048 180 832 115840 23.9787 14.3588 495.464 419.486 953.424 953.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 820 6.4e-05 4096 245 1728 206080 100.622 55.6896 3578.85 1677.11 5412.42 5412.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 0.000256 1024 90 320 75600 3.4217 17.6501 158.859 179.974 180.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.000256 1024 230 576 60800 5.8103 3.38947 34.8155 104.187 148.328 148.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 0.000256 4096 70 2624 36480 20.2278 13.9251 345.136 417.981 797.372 797.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1950 3.2e-05 1024 180 512 594240 42.1479 26.9459 263.675 837.697 1170.61 1170.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 6.4e-05 512 410 512 222720 17.6929 6.62733 47.1697 206.402 278.1 278.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 630 0.000512 512 250 256 5760 2.65354 0.819584 2.27318 26.233 32.1354 32.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 0.000512 1024 300 640 35400 1.66717 13.6335 52.4477 67.791 67.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 0.000256 4096 500 10240 66840 13.9877 1614.63 419.104 2047.79 2047.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 0.000128 2048 180 832 115200 23.9954 14.3609 488.489 418.5 945.477 945.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 820 6.4e-05 4096 245 1728 205440 100.955 55.7136 3478.38 1675.51 5310.7 5310.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 0.000256 1024 90 320 75600 3.42406 14.6041 157.725 175.795 175.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1110 0.000256 1024 230 576 60480 5.8847 3.41302 29.0654 104.68 143.167 143.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 0.000256 4096 70 2624 36480 20.3018 13.9467 287.681 418.19 740.222 740.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1950 3.2e-05 1024 180 512 593920 42.0493 26.9087 660.634 838.857 1568.59 1568.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 6.4e-05 512 410 512 215040 18.224 6.61568 39.7164 206.427 271.197 271.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 630 0.000512 512 250 256 5120 2.67565 0.8192 1.9217 26.2611 31.8308 31.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 0.000512 1024 300 640 35360 1.66525 11.7391 52.4516 65.8979 65.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 0.000256 4096 500 10240 66720 13.9758 1382.34 418.677 1815.06 1815.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 0.000128 2048 180 832 113920 23.8908 14.3124 470.647 416.268 925.252 925.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 820 6.4e-05 4096 245 1728 206080 100.462 55.5991 3493.35 1677.52 5327.07 5327.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 0.000256 1024 90 320 75520 3.42397 12.6259 157.919 174.012 174.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1110 0.000256 1024 230 576 60160 5.76973 3.36944 25.4311 103.438 138.138 138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 0.000256 4096 70 2624 35840 20.1917 13.8568 242.45 416.695 693.293 693.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1950 3.2e-05 1024 180 512 593600 42.2209 26.9453 717.115 837.83 1624.25 1624.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 6.4e-05 512 410 512 217600 18.066 6.63546 36.1309 206.452 267.502 267.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 630 0.000512 512 250 256 6400 2.63091 0.8192 2.56653 26.2844 32.452 32.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 0.000512 1024 300 640 35200 1.65632 10.5389 52.2895 64.5256 64.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 0.000256 4096 500 10240 66800 13.9774 1262.15 419.324 1695.52 1695.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 0.000128 2048 180 832 113600 24.1376 14.35 526.73 417.237 982.588 982.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 820 6.4e-05 4096 245 1728 204800 101.114 55.7 4104.53 1675.96 5937.45 5937.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1720 0.000256 1024 90 320 75400 3.42426 46.889 159.815 210.174 210.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 0.000256 1024 230 576 59200 5.82874 3.3792 23.0281 103.496 135.861 135.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 0.000256 4096 70 2624 36000 20.3283 13.9387 223.141 417.765 675.28 675.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 3.2e-05 1024 180 512 594816 41.9952 26.9379 452.819 838.555 1360.45 1360.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 6.4e-05 512 410 512 227328 17.6084 6.68854 84.3831 208.388 317.288 317.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.000512 512 250 256 6912 2.60125 0.817856 1.85702 25.9694 31.3983 31.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 0.000512 1024 300 640 35520 1.67139 24.7697 52.5111 78.9941 79.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 0.000256 4096 500 10240 66960 13.995 2946.37 419.317 3379.73 3379.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 0.000128 2048 180 832 115584 23.9248 14.4327 283.055 418.673 740.216 740.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 6.4e-05 4096 245 1728 206208 100.495 55.6831 2096.92 1676.1 3929.34 3929.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 0.000256 1024 90 320 75648 3.41923 26.5397 155.165 185.166 185.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.000256 1024 230 576 61056 5.84877 3.4152 52.3852 104.831 166.61 166.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 0.000256 4096 70 2624 36672 20.2576 13.951 523.566 418.799 976.676 976.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 3.2e-05 1024 180 512 594432 41.964 26.901 283.986 838.297 1191.29 1191.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 6.4e-05 512 410 512 221184 17.7292 6.6152 54.9605 206.414 285.939 286.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.000512 512 250 256 6144 2.6328 0.818336 1.21098 26.2197 31.032 31.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 0.000512 1024 300 640 35424 1.66666 15.66 52.4587 69.8304 69.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 0.000256 4096 500 10240 66912 13.9901 1840.51 419.406 2273.96 2274.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 0.000128 2048 180 832 115200 23.938 14.4111 178.52 418.886 635.885 636.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 820 6.4e-05 4096 245 1728 205824 100.353 55.5913 1393.19 1674.6 3223.88 3223.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 0.000256 1024 90 320 75552 3.42054 16.681 157.71 177.856 177.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.000256 1024 230 576 60672 5.82461 3.40467 33.0588 104.397 146.816 146.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 0.000256 4096 70 2624 36480 20.2363 13.9353 327.498 419.136 780.91 781.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1950 3.2e-05 1024 180 512 594432 42.0465 26.9293 250.04 838.265 1157.48 1157.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 6.4e-05 512 410 512 221184 17.4571 6.58138 44.4237 204.35 273.022 273.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 630 0.000512 512 250 256 4608 2.5816 0.777536 0.864256 25.0041 29.3811 29.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 0.000512 1024 300 640 35424 1.67731 12.9229 52.5146 67.1568 67.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 0.000256 4096 500 10240 66816 13.9817 1514.05 419.106 1947.19 1947.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 0.000128 2048 180 832 115200 23.9159 14.3761 438.342 418.04 894.806 894.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 820 6.4e-05 4096 245 1728 206208 100.572 55.6581 1170.08 1676.67 3003.11 3003.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 0.000256 1024 90 320 75456 3.42234 13.7155 155.881 173.062 173.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.000256 1024 230 576 59904 5.83021 3.38528 27.1027 103.933 140.376 140.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 0.000256 4096 70 2624 36288 20.2706 13.9355 268.459 418.331 721.1 721.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1950 3.2e-05 1024 180 512 592896 42.0758 26.8796 223.79 836.693 1129.58 1129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 6.4e-05 512 410 512 221184 17.76 6.61885 39.2899 206.301 270.185 270.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 630 0.000512 512 250 256 3072 2.65069 0.777344 0.661376 25.2388 29.4876 29.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1750 0.000512 1024 300 640 35328 1.66566 11.5727 52.4128 65.6948 65.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 0.000256 4096 500 10240 66816 13.9817 1347.51 419.06 1780.6 1780.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 0.000128 2048 180 832 113664 24.0277 14.3355 429.503 417.196 885.189 885.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 820 6.4e-05 4096 245 1728 205824 100.493 55.5982 1049.56 1673.69 2879.47 2879.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 0.000256 1024 90 320 75456 3.41946 12.0216 156.069 171.552 171.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.000256 1024 230 576 59904 5.78749 3.37168 24.034 103.41 136.729 136.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 0.000256 4096 70 2624 36096 20.2545 13.9109 236.971 419.575 690.813 690.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1950 3.2e-05 1024 180 512 593280 42.1044 26.9252 199.428 837.15 1105.75 1105.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 6.4e-05 512 410 512 215040 18.2554 6.62736 33.8919 206.304 265.287 265.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 630 0.000512 512 250 256 3840 2.73709 0.819904 1.36038 26.2882 31.3605 31.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1750 0.000512 1024 300 640 35280 1.66448 9.9351 52.4063 64.0496 64.1063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 0.000256 4096 500 10240 66720 13.9856 1182.33 418.741 1615.12 1615.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 0.000128 2048 180 832 115200 23.9424 14.3579 432.881 417.84 889.155 889.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 820 6.4e-05 4096 245 1728 203520 100.872 55.5929 2971.8 1670.62 4799.01 4799.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 0.000256 1024 90 320 75360 3.42266 10.9649 157.608 172.037 172.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.000256 1024 230 576 59520 5.82022 3.37485 21.0007 106.339 136.669 136.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 0.000256 4096 70 2624 36480 20.2904 13.9506 211.187 418.462 663.992 664.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 3.2e-05 1024 180 512 594496 42.1481 26.9618 423.272 838.235 1330.75 1330.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 6.4e-05 512 410 512 229376 17.6936 6.73014 82.5277 209.431 316.598 316.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.000512 512 250 256 7168 2.60842 0.819488 1.69005 26.0585 31.3258 31.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 0.000512 1024 300 640 35504 1.66509 23.3324 52.5027 77.54 77.5965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 0.000256 4096 500 10240 66920 13.9858 2777.98 419.139 3211.16 3211.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 0.000128 2048 180 832 115584 24.0145 14.3665 264.445 418.692 721.646 721.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 6.4e-05 4096 245 1728 206080 100.919 55.7138 1968.91 1676.51 3802.19 3802.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 0.000256 1024 90 320 75656 3.4193 24.9467 155.185 183.593 183.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.000256 1024 230 576 61376 5.85203 3.4184 49.5802 104.833 163.814 163.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 0.000256 4096 70 2624 36736 20.3213 13.9617 495.28 420.711 950.378 950.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 3.2e-05 1024 180 512 594048 42.0763 26.9403 270.339 837.684 1177.19 1177.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 6.4e-05 512 410 512 222208 17.8099 6.64442 51.6004 206.921 283.196 283.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.000512 512 250 256 5376 2.60912 0.794912 1.16099 25.4775 30.1967 30.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 0.000512 1024 300 640 35392 1.66986 14.8087 52.3889 68.9118 68.9705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 0.000256 4096 500 10240 66864 13.9847 1765.96 418.833 2198.82 2198.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 0.000128 2048 180 832 115584 23.9382 14.3618 170.32 418.582 627.328 627.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 6.4e-05 4096 245 1728 205184 100.713 55.6813 1259.89 1673.74 3090.17 3090.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 0.000256 1024 90 320 75600 3.42074 16.0162 158.104 177.584 177.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.000256 1024 230 576 60928 5.86307 3.41606 31.0721 104.833 145.318 145.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 0.000256 4096 70 2624 36736 20.2633 13.951 316.464 418.834 769.619 769.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 3.2e-05 1024 180 512 592704 42.2128 26.9467 229.192 837.321 1135.81 1135.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 6.4e-05 512 410 512 225792 17.993 6.73178 44.4805 209.543 278.967 279.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.000512 512 250 256 5376 2.62422 0.798944 1.24998 25.9812 30.8113 30.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 0.000512 1024 300 640 35280 1.66074 12.4307 52.3589 66.4946 66.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 0.000256 4096 500 10240 66696 13.9782 1486.11 418.626 1918.77 1918.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 0.000128 2048 180 832 115584 23.9908 14.7526 145.518 419.394 603.788 603.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 6.4e-05 4096 245 1728 205632 100.94 55.764 1067.17 1674.92 2898.94 2899.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 0.000256 1024 90 320 75432 3.42221 13.8039 155.989 173.258 173.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.000256 1024 230 576 60480 5.90435 3.42576 26.7495 105.006 141.215 141.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 0.000256 4096 70 2624 36288 20.3817 13.9745 265.696 419.521 719.677 719.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 3.2e-05 1024 180 512 593152 42.0346 26.876 202.271 836.425 1107.75 1107.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 6.4e-05 512 410 512 215040 17.5349 6.5665 37.5605 202.128 264.006 264.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.000512 512 250 256 3584 2.55725 0.747904 1.20653 24.3445 29.0114 29.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 0.000512 1024 300 640 35168 1.65821 11.2227 52.2231 65.146 65.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 0.000256 4096 500 10240 66752 13.9796 1304.63 418.74 1737.4 1737.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 0.000128 2048 180 832 114688 24.0008 14.3356 126.622 418.734 583.824 583.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 820 6.4e-05 4096 245 1728 204288 100.764 55.6216 1014.42 1673.24 2844.17 2844.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 0.000256 1024 90 320 75488 3.4224 11.9322 158.63 174.028 174.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.000256 1024 230 576 59136 5.85066 3.38298 22.7566 103.756 135.871 135.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 0.000256 4096 70 2624 35840 20.1492 13.824 228.817 414.679 677.569 677.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1950 3.2e-05 1024 180 512 591360 42.1593 26.9117 199.447 836.223 1104.88 1105.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 6.4e-05 512 410 512 215040 17.9835 6.58694 33.5874 204.786 263.16 263.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 630 0.000512 512 250 256 4480 2.53373 0.75136 0.861504 24.4437 28.7516 28.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 0.000512 1024 300 640 35280 1.67302 9.81606 52.5065 64.0388 64.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 0.000256 4096 500 10240 66640 13.979 1154.9 418.892 1587.82 1587.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 0.000128 2048 180 832 114240 23.9942 14.3385 400.605 415.856 854.931 855.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 820 6.4e-05 4096 245 1728 203840 101.149 55.7015 923.936 1673.39 2754.31 2754.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 0.000256 1024 90 320 75320 3.42016 10.709 157.167 171.339 171.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.000256 1024 230 576 58240 5.81498 3.35053 21.1181 102.741 133.148 133.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 0.000256 4096 70 2624 35840 20.3032 13.8916 205.761 416.581 656.638 656.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 3.2e-05 1024 180 512 594944 41.9685 26.9011 423.056 838.492 1330.56 1330.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 6.4e-05 512 410 512 225280 17.9057 6.70925 80.7396 209.121 314.697 314.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.000512 512 250 256 7168 2.62234 0.82944 1.73834 26.3302 31.6759 31.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 0.000512 1024 300 640 35520 1.66986 23.0894 52.5383 77.3415 77.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 0.000256 4096 500 10240 66944 13.9865 2643 419.36 3076.4 3076.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 0.000128 2048 180 832 115712 23.9651 14.3307 264.463 419.453 722.344 722.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 6.4e-05 4096 245 1728 206336 100.467 55.6109 1961.32 1677.12 3794.66 3794.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 0.000256 1024 90 320 75648 3.42083 24.7758 155.274 183.513 183.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.000256 1024 230 576 60928 5.83994 3.40886 48.5102 104.684 162.571 162.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 0.000256 4096 70 2624 36608 20.2322 13.9263 487.691 418.247 940.197 940.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 3.2e-05 1024 180 512 594944 41.992 26.9078 284.431 838.684 1192.16 1192.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 6.4e-05 512 410 512 221184 18.209 6.71744 53.117 209.183 287.446 287.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.000512 512 250 256 6144 2.67856 0.833536 1.32854 26.3727 31.371 31.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 0.000512 1024 300 640 35456 1.66954 15.4993 52.5459 69.7587 69.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 0.000256 4096 500 10240 66816 13.9756 1714.41 419.058 2147.49 2147.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 0.000128 2048 180 832 114688 23.9515 14.3553 176.772 418.282 633.498 633.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 6.4e-05 4096 245 1728 205824 100.62 55.5892 1320.2 1678.09 3154.63 3154.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 0.000256 1024 90 320 75520 3.41888 16.7443 155.154 175.36 175.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.000256 1024 230 576 60416 5.86637 3.40858 32.4383 104.78 146.618 146.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 0.000256 4096 70 2624 36352 20.2461 13.9284 327.281 418.628 780.187 780.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 3.2e-05 1024 180 512 592896 42.0864 26.88 235.777 837.375 1142.25 1142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 6.4e-05 512 410 512 221184 17.762 6.61523 44.0415 206.463 275.098 275.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.000512 512 250 256 3072 2.65187 0.776064 1.1265 25.0404 29.7467 29.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 0.000512 1024 300 640 35328 1.66515 13.0499 52.457 67.2143 67.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 0.000256 4096 500 10240 66816 13.9878 1412.97 419.399 1846.41 1846.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 0.000128 2048 180 832 113664 23.9675 14.4104 146.775 417.138 602.424 602.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 6.4e-05 4096 245 1728 205824 100.478 55.6133 1099.35 1675.04 2930.62 2930.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 0.000256 1024 90 320 75456 3.42038 13.8443 157.11 174.417 174.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.000256 1024 230 576 59904 5.78118 3.3703 27.5101 103.491 140.278 140.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 0.000256 4096 70 2624 36096 20.2596 13.9071 270.325 417.585 722.177 722.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 3.2e-05 1024 180 512 593920 42.0332 26.9046 218.24 838.762 1126.08 1126.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 6.4e-05 512 410 512 212992 18.8558 6.7049 39.1911 209.238 274.208 274.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.000512 512 250 256 4096 2.61597 0.778624 1.33632 26.5811 31.4662 31.5913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 0.000512 1024 300 640 35328 1.67264 12.0069 52.5352 66.2575 66.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 0.000256 4096 500 10240 66560 13.9741 1256.18 418.327 1688.53 1688.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 0.000128 2048 180 832 114688 23.9864 14.3541 136.563 418.663 593.698 593.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 6.4e-05 4096 245 1728 204800 100.559 55.5438 1007.47 1672.48 2836.18 2836.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 0.000256 1024 90 320 75264 3.41792 12.878 156.853 173.19 173.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.000256 1024 230 576 59392 5.92861 3.4103 25.0169 104.943 139.428 139.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 0.000256 4096 70 2624 35840 20.3106 13.9353 247.899 419.267 701.524 701.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 3.2e-05 1024 180 512 593920 42.0447 26.9044 201.074 838.139 1108.3 1108.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 6.4e-05 512 410 512 204800 19.0254 6.62586 34.9286 206.358 267.149 267.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 630 0.000512 512 250 256 0 0.752608 0.005664 24.3656 25.2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 0.000512 1024 300 640 35200 2.41558 11.2391 76.7729 90.5523 65.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 0.000256 4096 500 10240 66560 13.9735 1158.59 418.322 1590.93 1590.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 0.000128 2048 180 832 112640 23.7832 14.2848 123.62 412.907 574.729 574.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 820 6.4e-05 4096 245 1728 202240 100.435 55.2905 988.287 1663.74 2807.89 2808.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 0.000256 1024 90 320 75200 3.42003 12.1367 157.99 173.589 173.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.000256 1024 230 576 58880 5.84739 3.37533 23.4548 103.565 136.369 136.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 0.000256 4096 70 2624 34560 20.1921 13.8076 222.047 413.842 669.986 670.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1950 3.2e-05 1024 180 512 592896 42.0895 26.8877 206.299 836.789 1112.21 1112.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 6.4e-05 512 410 512 196608 18.2631 6.53782 31.7883 198.152 254.976 255.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 630 0.000512 512 250 256 0 0.783136 0.00576 25.0925 25.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 0.000512 1024 300 640 34944 2.43178 10.5011 77.2344 90.2916 64.3854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 0.000256 4096 500 10240 66432 13.9796 1059.19 417.951 1491.17 1491.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 0.000128 2048 180 832 110592 24.0956 14.2994 360.887 413.066 812.485 812.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 820 6.4e-05 4096 245 1728 202752 100.608 55.4414 944.324 1666.5 2767.01 2767.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 0.000256 1024 90 320 75264 3.42138 11.5507 157.301 172.316 172.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.000256 1024 230 576 58368 5.87478 3.37482 22.758 103.64 135.779 135.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 0.000256 4096 70 2624 35328 20.1673 13.8124 216.597 414.077 664.754 664.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1950 3.2e-05 1024 180 512 589056 42.8177 26.9374 698.964 838.841 1607.7 1607.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1240 6.4e-05 512 410 512 186368 21.0222 6.72358 67.3678 209.785 305.129 305.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1950 3.2e-05 1024 180 512 589056 42.6 26.9094 626.847 838.887 1535.39 1535.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 6.4e-05 512 410 512 184320 21.0186 6.70762 66.6764 209.11 303.722 303.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1950 3.2e-05 1024 180 512 588800 42.6365 26.9147 586.294 837.795 1493.78 1493.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 6.4e-05 512 410 512 184320 21.0459 6.7113 45.7183 208.938 282.628 282.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1950 3.2e-05 1024 180 512 588288 42.6705 26.8964 574.074 837.472 1481.26 1481.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 6.4e-05 512 410 512 178176 21.0269 6.61504 36.4022 206.207 270.463 270.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1950 3.2e-05 1024 180 512 588800 42.6404 26.8964 566.663 838.663 1475.01 1475.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 6.4e-05 512 410 512 180224 21.3642 6.70646 32.8365 209.175 270.294 270.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1950 3.2e-05 1024 180 512 588800 42.6356 26.9069 650.064 838.608 1558.36 1558.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 6.4e-05 512 410 512 174080 21.408 6.62118 28.7217 206.424 263.387 263.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1950 3.2e-05 1024 180 512 586752 42.7598 26.882 685.674 837.171 1592.63 1592.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 6.4e-05 512 410 512 172032 21.5431 6.61875 26.8868 206.416 261.697 261.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1950 3.2e-05 1024 180 512 587776 42.691 26.8788 688.09 836.759 1594.56 1594.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 6.4e-05 512 410 512 172032 20.8247 6.56499 25.6164 202.208 255.447 255.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1950 3.2e-05 1024 180 512 587776 42.6452 26.9026 685.172 837.961 1592.83 1592.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 6.4e-05 512 410 512 180224 21.3922 6.70922 25.7841 209.039 263.147 263.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1950 3.2e-05 1024 180 480 594944 42.377 26.8825 610.084 836.627 1516.12 1516.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 6.4e-05 512 410 480 215040 17.5167 6.56397 36.6701 202.173 263.158 263.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 0.000512 512 250 240 3584 2.55344 0.749568 1.01501 24.636 29.1061 29.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 0.000512 1024 300 600 35392 1.65613 30.9315 52.2464 84.8764 84.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 0.000256 4096 500 10260 66752 13.9796 922.512 418.944 1355.48 1355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 800 0.000128 2048 180 840 116480 23.8869 14.3299 409.045 418.823 866.22 866.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 820 6.4e-05 4096 245 1740 202496 101.367 55.6052 3092.07 1674.1 4923.29 4923.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1720 0.000256 1024 90 300 75488 3.42016 32.4055 161.499 197.367 197.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.000256 1024 230 600 59136 5.87299 3.37875 70.5156 103.778 183.676 183.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 340 0.000256 4096 70 2640 34944 20.2483 13.823 716.342 414.62 1165.14 1165.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1950 3.2e-05 1024 180 512 593152 42.4186 26.8843 623.339 837.325 1530.11 1530.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 6.4e-05 512 410 512 215040 17.5149 6.56614 35.8358 202.344 262.493 262.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 0.000512 512 250 256 3584 2.55715 0.750368 1.04944 24.3714 28.882 29.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 0.000512 1024 300 640 35168 1.65274 31.019 52.2791 84.992 85.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 0.000256 4096 500 10240 66752 13.9783 899.508 419.187 1332.72 1332.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 800 0.000128 2048 180 832 114688 24.0816 14.3356 381.131 419.179 838.863 838.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 820 6.4e-05 4096 245 1728 204288 101.001 55.5889 3027.63 1675.05 4859.4 4859.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1720 0.000256 1024 90 320 75488 3.42166 35.2897 157.446 196.202 196.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.000256 1024 230 576 59136 5.87091 3.38176 65.2764 103.875 178.536 178.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 340 0.000256 4096 70 2624 35840 20.2 13.8184 726.987 414.971 1176.08 1176.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1950 3.2e-05 1024 180 500 591360 42.5785 26.9101 639.5 836.175 1545.31 1545.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1240 6.4e-05 512 410 500 197120 19.3188 6.5919 33.5028 204.765 264.399 264.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 0.000512 512 250 250 8960 2.36678 0.753664 2.41402 24.4105 30.0955 30.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 0.000512 1024 300 600 35280 1.64659 29.0311 52.2078 82.9278 82.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 0.000256 4096 500 10250 66640 13.962 923.785 418.895 1356.69 1356.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 800 0.000128 2048 180 850 112000 24.3038 14.3742 405.49 415.684 859.988 860.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 820 6.4e-05 4096 245 1750 201600 102.092 55.7046 3094.85 1672.78 4925.58 4925.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1720 0.000256 1024 90 300 75600 3.43382 33.8687 148.169 185.514 185.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.000256 1024 230 600 60480 5.75936 3.35162 72.8952 102.734 184.868 184.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 340 0.000256 4096 70 2600 34720 20.4194 13.8794 722.288 416.436 1173.13 1173.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1950 3.2e-05 1024 180 480 593600 42.4692 26.9189 622.956 835.416 1527.91 1528.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1240 6.4e-05 512 410 480 197120 19.328 6.59062 32.919 204.591 263.659 263.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 0.000512 512 250 240 8960 2.36547 0.753056 2.33238 24.3894 29.9924 30.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 0.000512 1024 300 624 35280 1.66358 31.8306 52.3411 85.8786 85.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 0.000256 4096 500 10224 66640 13.9932 917.438 418.401 1349.89 1350.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 800 0.000128 2048 180 864 114240 24.0367 14.3237 419.217 415.335 873.047 873.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 820 6.4e-05 4096 245 1728 206080 101.073 55.7035 3123.81 1671.36 4952.09 4952.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1720 0.000256 1024 90 288 75600 3.41792 32.5755 157.704 193.74 193.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.000256 1024 230 576 58240 5.85552 3.34848 68.6992 102.649 180.682 180.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 340 0.000256 4096 70 2640 35840 20.3846 13.9107 743.564 416.076 1194.04 1194.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1950 3.2e-05 1024 180 480 598016 42.3858 26.9258 600.154 837.723 1507.34 1507.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 6.4e-05 512 410 480 229376 17.609 6.70829 40.0532 208.94 273.54 273.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 0.000512 512 250 256 12288 2.42912 0.829696 3.14746 28.0807 34.6393 34.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 0.000512 1024 300 608 35584 1.66707 31.0129 52.4249 85.1503 85.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 0.000256 4096 500 10208 66816 13.99 1061.92 418.399 1494.36 1494.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 800 0.000128 2048 180 832 114688 24.0519 14.3432 389.202 417.814 845.553 845.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 820 6.4e-05 4096 245 1728 208896 100.617 55.5868 3095.09 1675.95 4927.38 4927.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1720 0.000256 1024 90 288 75776 3.42131 32.0819 163.145 198.693 198.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.000256 1024 230 576 63488 5.76762 3.40787 70.4913 104.665 184.464 184.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 0.000256 4096 70 2624 36352 20.357 13.9235 740.128 418.143 1192.66 1192.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1950 3.2e-05 1024 180 480 595200 41.9046 26.8431 790.749 835.029 1694.68 1694.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1240 6.4e-05 512 410 480 215040 18.2498 6.62506 51.3793 206.5 282.99 283.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 0.000512 512 250 256 7680 2.59802 0.828192 2.80922 26.2435 32.6432 32.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1750 0.000512 1024 300 608 35040 1.65229 45.0928 52.1857 98.973 99.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 0.000256 4096 500 10208 66240 13.9584 1590.38 417.336 2021.72 2021.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 800 0.000128 2048 180 832 111360 23.9499 14.293 546.852 413.41 998.645 998.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 820 6.4e-05 4096 245 1728 207360 100.154 55.5418 4312.59 1671.15 6139.58 6139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1720 0.000256 1024 90 288 75360 3.41795 46.696 157.1 207.258 207.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 0.000256 1024 230 576 61440 5.74518 3.3792 94.1163 103.799 207.165 207.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 340 0.000256 4096 70 2624 34560 20.181 13.8202 851.781 414.695 1300.58 1300.68
