transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/altera/Verilog\ Proj\ 374 {C:/altera/Verilog Proj 374/reg_32_bits.v}

