Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6128046eae645d2a7d22df49ad0d928 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_74138_dataflow_tb_behav xil_defaultlib.decoder_74138_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'x' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/decoder_74138_dataflow_tb.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'x' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_1_2/lab3_1_2.srcs/sources_1/new/decoder_74138.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3to8
Compiling module xil_defaultlib.decoder_74138
Compiling module xil_defaultlib.decoder_74138_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_74138_dataflow_tb_behav
