DEFINE	Units/verilog-2001.d/input.v	/^`define DEFINE$/;"	k
DEF_VALUE	Units/verilog-2001.d/input.v	/^`define DEF_VALUE   1'd100$/;"	k
LOCALPARAM	Units/verilog-2001.d/input.v	/^localparam LOCALPARAM = 2**2;$/;"	k	module:mod
PARAM1	Units/verilog-2001.d/input.v	/^    parameter PARAM1 = 10,$/;"	k	module:mod
PARAM2	Units/verilog-2001.d/input.v	/^    parameter PARAM2 = 2.0$/;"	k	module:mod
STATE1	Units/verilog-2001.d/input.v	/^localparam STATE1 = 4'h0,$/;"	k	module:mod
STATE2	Units/verilog-2001.d/input.v	/^           STATE2 = 4'h1,$/;"	k	module:mod
STATE3	Units/verilog-2001.d/input.v	/^           STATE3 = 4'h2,$/;"	k	module:mod
STATE4	Units/verilog-2001.d/input.v	/^           STATE4 = 4'h5    ,$/;"	k	module:mod
STATE5	Units/verilog-2001.d/input.v	/^           STATE5 = 4'h6    ,$/;"	k	module:mod
STATE6	Units/verilog-2001.d/input.v	/^           STATE6 = 4'h7    ,$/;"	k	module:mod
STATE7	Units/verilog-2001.d/input.v	/^           STATE7 = 4'h8;$/;"	k	module:mod
a	Units/verilog-2001.d/input.v	/^    input wire a,$/;"	p	module:mod
add	Units/verilog-2001.d/input.v	/^task add ($/;"	t	module:mod
b	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
c	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
d	Units/verilog-2001.d/input.v	/^    d ,$/;"	p	module:mod
e	Units/verilog-2001.d/input.v	/^    output wire e ,$/;"	p	module:mod
f	Units/verilog-2001.d/input.v	/^    output reg f,$/;"	p	module:mod
g	Units/verilog-2001.d/input.v	/^    inout wire g$/;"	p	module:mod
k	Units/verilog-2001.d/input.v	/^real k;$/;"	r	module:mod
l	Units/verilog-2001.d/input.v	/^integer l;$/;"	r	module:mod
mod	Units/verilog-2001.d/input.v	/^module mod#($/;"	m
mod.LOCALPARAM	Units/verilog-2001.d/input.v	/^localparam LOCALPARAM = 2**2;$/;"	k	module:mod
mod.PARAM1	Units/verilog-2001.d/input.v	/^    parameter PARAM1 = 10,$/;"	k	module:mod
mod.PARAM2	Units/verilog-2001.d/input.v	/^    parameter PARAM2 = 2.0$/;"	k	module:mod
mod.STATE1	Units/verilog-2001.d/input.v	/^localparam STATE1 = 4'h0,$/;"	k	module:mod
mod.STATE2	Units/verilog-2001.d/input.v	/^           STATE2 = 4'h1,$/;"	k	module:mod
mod.STATE3	Units/verilog-2001.d/input.v	/^           STATE3 = 4'h2,$/;"	k	module:mod
mod.STATE4	Units/verilog-2001.d/input.v	/^           STATE4 = 4'h5    ,$/;"	k	module:mod
mod.STATE5	Units/verilog-2001.d/input.v	/^           STATE5 = 4'h6    ,$/;"	k	module:mod
mod.STATE6	Units/verilog-2001.d/input.v	/^           STATE6 = 4'h7    ,$/;"	k	module:mod
mod.STATE7	Units/verilog-2001.d/input.v	/^           STATE7 = 4'h8;$/;"	k	module:mod
mod.a	Units/verilog-2001.d/input.v	/^    input wire a,$/;"	p	module:mod
mod.add	Units/verilog-2001.d/input.v	/^task add ($/;"	t	module:mod
mod.add.x	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
mod.add.y	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
mod.add.z	Units/verilog-2001.d/input.v	/^    output z$/;"	p	task:mod.add
mod.b	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
mod.c	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
mod.d	Units/verilog-2001.d/input.v	/^    d ,$/;"	p	module:mod
mod.e	Units/verilog-2001.d/input.v	/^    output wire e ,$/;"	p	module:mod
mod.f	Units/verilog-2001.d/input.v	/^    output reg f,$/;"	p	module:mod
mod.g	Units/verilog-2001.d/input.v	/^    inout wire g$/;"	p	module:mod
mod.k	Units/verilog-2001.d/input.v	/^real k;$/;"	r	module:mod
mod.l	Units/verilog-2001.d/input.v	/^integer l;$/;"	r	module:mod
mod.mult	Units/verilog-2001.d/input.v	/^function mult ($/;"	f	module:mod
mod.mult.x	Units/verilog-2001.d/input.v	/^    input x,$/;"	p	function:mod.mult
mod.mult.y	Units/verilog-2001.d/input.v	/^    input y);$/;"	p	function:mod.mult
mod.scounter	Units/verilog-2001.d/input.v	/^reg signed [3:0] scounter;$/;"	r	module:mod
mult	Units/verilog-2001.d/input.v	/^function mult ($/;"	f	module:mod
scounter	Units/verilog-2001.d/input.v	/^reg signed [3:0] scounter;$/;"	r	module:mod
x	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
x	Units/verilog-2001.d/input.v	/^    input x,$/;"	p	function:mod.mult
y	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
y	Units/verilog-2001.d/input.v	/^    input y);$/;"	p	function:mod.mult
z	Units/verilog-2001.d/input.v	/^    output z$/;"	p	task:mod.add
