# Reading D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/tcl/vsim/pref.tcl
# do calculette_v3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on Sep 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add4bits
# -- Compiling architecture archi_add4bits of add4bits
# End time: 21:22:31 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on Sep 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multi4bits
# -- Compiling architecture archi_multi4bits of multi4bits
# End time: 21:22:31 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on Sep 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ErorControlAdd
# -- Compiling architecture archi_errorAdd of ErorControlAdd
# End time: 21:22:31 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on Sep 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ErorControlMulti
# -- Compiling architecture archi_errorMulti of ErorControlMulti
# End time: 21:22:31 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/preCLA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:31 on Sep 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/preCLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity preCLA
# -- Compiling architecture archi_preCLA of preCLA
# -- Loading package NUMERIC_STD
# -- Loading entity add4bits
# -- Loading entity ErorControlAdd
# ** Error: C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/preCLA.vhd(122): (vcom-1339) Case statement choices cover only 2 out of 9 cases.
# ** Error: C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/preCLA.vhd(138): VHDL Compiler exiting
# End time: 21:22:31 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./calculette_v3_run_msim_rtl_vhdl.do line 12
# D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/preCLA.vhd}"
vsim work.precla
# vsim work.precla 
# Start time: 21:22:39 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
vsim work.precla
# End time: 21:22:39 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.precla 
# Start time: 21:22:39 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
# End time: 21:22:39 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.precla
# vsim work.precla 
# Start time: 21:23:57 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
vsim work.precla
# End time: 21:23:57 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.precla 
# Start time: 21:23:57 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
# End time: 21:23:57 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.add4bits
# vsim work.add4bits 
# Start time: 21:24:00 on Sep 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add4bits(archi_add4bits)
vsim work.precla
# End time: 21:24:28 on Sep 21,2021, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim work.precla 
# Start time: 21:24:28 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
# End time: 21:24:29 on Sep 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.precla
# vsim work.precla 
# Start time: 21:24:32 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
vsim work.precla
# End time: 21:24:32 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.precla 
# Start time: 21:24:32 on Sep 21,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/simulation/modelsim/rtl_work.precla' has no architecture.
# Error loading design
# End time: 21:24:32 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.add4bits
# vsim work.add4bits 
# Start time: 21:24:43 on Sep 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add4bits(archi_add4bits)
force -freeze sim:/add4bits/A 1011 0
force -freeze sim:/add4bits/B 0101 0
force -drive sim:/add4bits/A 1011 0
force -freeze sim:/add4bits/mode 0 0
force -freeze sim:/add4bits/ResTemp 1 0, 0 {50 ps} -r 100
# Value length (1) does not equal array index length (5).
# 
# ** Error: (vsim-4011) Invalid force value: 1 0, 0 {50 ps}.
# 
force -drive sim:/add4bits/ResTemp UUUUU 0
force -freeze sim:/add4bits/mode 0 0
force -freeze sim:/add4bits/A 1011 0
step -over
step -over
step -over
step -over
step -over
step -over
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4bits
step -over
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4bits
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over -current
# ** Error: (vsim-12081) The specified scope, sim:/add4bits, is not a process or thread.
# 
step -over -current
# ** Error: (vsim-12081) The specified scope, sim:/add4bits, is not a process or thread.
# 
step -out
# Nothing left to do.
step -out
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
step -over
# Nothing left to do.
# End time: 21:29:30 on Sep 21,2021, Elapsed time: 0:04:47
# Errors: 3, Warnings: 2
