// Seed: 4007998314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  function automatic integer id_5;
    input integer id_6;
    input id_7;
    begin
      $display;
    end
  endfunction
  always @* begin
    id_6 <= 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4
    , id_19,
    input wire id_5
    , id_20,
    output wand id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wand id_12,
    output tri1 id_13,
    output tri0 id_14,
    input wand id_15,
    input supply1 id_16,
    output tri id_17
);
  id_21(
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(1 & (id_16 || 1 + 1) / {1, id_9, $display(1 == id_5), 1, id_10, 1, id_8, 1 & id_0} - 1),
      .id_3(1'd0),
      .id_4(1),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_7),
      .id_8(1 != 1'b0)
  );
  logic [7:0] id_22, id_23, id_24;
  wire id_25;
  assign id_24[1] = 1'b0;
  initial begin
    id_20 <= 1 <= 1;
  end
  module_0(
      id_25, id_25, id_25, id_25
  );
endmodule
