

================================================================
== Vivado HLS Report for 'dummy_fe'
================================================================
* Date:           Sun Feb  4 23:54:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |   21|   22|   21|   21| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   21|   21|         2|          1|          1|    21|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      74|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      99|
|Register         |        -|      -|      24|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      24|     173|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_139_p2                       |     +    |      0|  0|  15|           5|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_78                   |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_145_p2                     |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  74|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_113_p6  |  15|          3|    1|          3|
    |ap_phi_mux_i1_phi_fu_129_p6       |  15|          3|    5|         15|
    |config_out_V_blk_n                |   9|          2|    1|          2|
    |i1_reg_125                        |   9|          2|    5|         10|
    |in_V_blk_n                        |   9|          2|    1|          2|
    |out_V_blk_n                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  99|         21|   17|         41|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  2|   0|    2|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |config_in_V_read_reg_153  |  8|   0|    8|          0|
    |do_init_reg_109           |  1|   0|    1|          0|
    |i1_reg_125                |  5|   0|    5|          0|
    |i_reg_158                 |  5|   0|    5|          0|
    |tmp_reg_163               |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 24|   0|   24|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_done              | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|in_V_dout            |  in |   16|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n         |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read            | out |    1|   ap_fifo  |     in_V     |    pointer   |
|out_V_din            | out |   16|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n         |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write          | out |    1|   ap_fifo  |     out_V    |    pointer   |
|config_out_V_din     | out |    8|   ap_fifo  | config_out_V |    pointer   |
|config_out_V_full_n  |  in |    1|   ap_fifo  | config_out_V |    pointer   |
|config_out_V_write   | out |    1|   ap_fifo  | config_out_V |    pointer   |
|config_in_V          |  in |    8|   ap_none  |  config_in_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

