# Fri Sep 25 15:33:33 2020

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":1781:6:1781:9|ROM slave_select_waddrch_m_xhdl15_xhdl43_cnst[16:12] (in view: work.axi_wrmatrix_4Mto1S(translated)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":1781:6:1781:9|ROM slave_select_waddrch_m_xhdl15_xhdl43_cnst[16:12] (in view: work.axi_wrmatrix_4Mto1S(translated)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":1781:6:1781:9|Found ROM .delname. (in view: work.axi_wrmatrix_4Mto1S(translated)) with 16 words by 5 bits.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":1892:6:1892:9|ROM slave_select_raddrch_m_xhdl15_xhdl30_cnst[16:12] (in view: work.axi_rdmatrix_4Mto1S(translated)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":1892:6:1892:9|ROM slave_select_raddrch_m_xhdl15_xhdl30_cnst[16:12] (in view: work.axi_rdmatrix_4Mto1S(translated)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":1892:6:1892:9|Found ROM .delname. (in view: work.axi_rdmatrix_4Mto1S(translated)) with 16 words by 5 bits.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_3(rtl)) with 0 words by 6 bits.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_2(rtl)) with 0 words by 6 bits.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_1(rtl)) with 0 words by 6 bits.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_0(rtl)) with 0 words by 6 bits.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":307:6:307:7|Removing sequential instance count[1:0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":1974:6:1974:7|Removing sequential instance SLAVE_SELECT_WADDRCH_M_r[16:12] (in view: work.axi_wrmatrix_4Mto1S(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":472:6:472:7|Removing sequential instance rd_wdcntr_xhdl18[3:0] (in view: work.axi_rdmatrix_4Mto1S(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":501:6:501:7|Removing sequential instance rd_rdcntr_xhdl17[3:0] (in view: work.axi_rdmatrix_4Mto1S(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":2088:6:2088:7|Removing sequential instance SLAVE_SELECT_RADDRCH_M_r[16:12] (in view: work.axi_rdmatrix_4Mto1S(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 158MB)

Encoding state machine COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[0:5] (in view: work.top_sb(rtl))
original code -> new code
   00000 -> 000001
   01101 -> 000010
   01110 -> 000100
   01111 -> 001000
   10000 -> 010000
   10001 -> 100000
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_16sto1m.vhd":533:6:533:7|Register bit COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_16sto1m.vhd":533:6:533:7|Register bit COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_16sto1m.vhd":533:6:533:7|Register bit COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[3] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_16sto1m.vhd":533:6:533:7|Register bit COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance COREAXI_0.L23\.slave_stage16.AWSIZE_S_xhdl15[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance COREAXI_0.L23\.slave_stage16.ARSIZE_S_xhdl30[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":406:6:406:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM_xhdl2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":308:6:308:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_wd_channel.MST_GNT_NUM_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":308:6:308:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_wd_channel.MST_GNT_NUM_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":308:6:308:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_wd_channel.MST_GNT_NUM_r[3] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Register bit COREAXI_0.L3\.master_stage0.ARBURST_M_INPFF1[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Register bit COREAXI_0.L3\.master_stage0.AWBURST_M_INPFF1[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Register bit COREAXI_0.L3\.master_stage0.ARLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Register bit COREAXI_0.L3\.master_stage0.AWLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1504:6:1504:7|Register bit COREAXI_0.L3\.master_stage0.BRESP_M_pulse[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":8251:6:8251:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.AWADDR_IS16_gated_r[25] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":8251:6:8251:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.AWADDR_IS16_gated_r[24] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing instance top_sb_0.COREAXI_0.L3.master_stage0.AWVALID_M_INPFF1 because it is equivalent to instance top_sb_0.COREAXI_0.L3.master_stage0.AWBURST_M_INPFF1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[3] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[2] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[1] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HMASTLOCK_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HWRITE_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[2] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[2] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[3] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[4] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[5] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[6] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[8] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[9] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[10] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[11] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[12] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[13] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[14] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[15] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[16] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[17] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[18] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[19] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[20] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[21] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[22] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[23] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[24] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[25] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[26] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[27] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[28] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[29] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[30] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[31] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":254:6:254:7|Removing sequential instance latchahbcmd_undef_r (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_r_xhdl10[0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HWRITE_d_xhdl14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX403 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":358:57:359:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated))
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":348:44:348:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated))
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[1] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing sequential instance burst_count_r_sync[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX403 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|Property "block_ram" or "no_rw_check" found for RAM U_RDCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":313:57:314:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated))
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":303:44:303:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated))
Encoding state machine wr_curr_state[0:12] (in view: work.axi_WA_ARBITER(translated))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1010 -> 0001000000000
   1011 -> 0010000000000
   1100 -> 0100000000000
   1101 -> 1000000000000
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd":176:6:176:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_wa_channel.L1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_curr_state[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd":176:6:176:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_wa_channel.L1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_curr_state[4] is reduced to a combinational gate by constant propagation.
Encoding state machine rd_curr_state[0:13] (in view: work.axi_RA_ARBITER(translated))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd":195:6:195:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_ra_channel.L1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd":195:6:195:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_ra_channel.L1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd":195:6:195:7|Sequential instance top_sb_0.COREAXI_0.L2.u_interconnect_ntom.L27.inst_matrix_S16.inst_ra_channel.L1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[4] is reduced to a combinational gate by constant propagation.
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":643:4:643:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.sa[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":643:4:643:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.sa[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":432:4:432:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.bcount[3] is reduced to a combinational gate by constant propagation.
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.3\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.0\.un1_line_i_0 (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.1\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.2\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[13] (in view view:coresdr_axi_lib.openbank(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[12] (in view view:coresdr_axi_lib.openbank(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 160MB)

@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[3] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[2] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance U_AHBAccCntrl.HSIZE_d_xhdl17[2] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance U_AXIAccCntrl.latch_wr_resp[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing sequential instance U_AXIAccCntrl.burst_count_r_sync[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":256:8:256:9|Removing sequential instance SA[12] (in view: coresdr_axi_lib.CORESDR(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWSIZE_IS_xhdl9[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARSIZE_IS_xhdl8[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARBURST_IS_xhdl9[1] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARBURST_IS_int[1] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWSIZE_IS_int[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARSIZE_IS_int[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance COREAXI_0.L3\.master_stage0.AWSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance COREAXI_0.L3\.master_stage0.ARSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 169MB)

@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HSIZE_sync[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[10] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Removing sequential instance top_sb_0.MSS_SMC_0.aburst_reg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWBURST_S_xhdl16[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARBURST_S_xhdl31[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Removing sequential instance top_sb_0.MSS_SMC_0.aburst_reg[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWBURST_S_xhdl16[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWBURST_IS_xhdl10[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWBURST_IS_int[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[12] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[12] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 167MB peak: 171MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 171MB)

@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[9] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 165MB peak: 171MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 171MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 171MB)

@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":588:6:588:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.axi_wstrb[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[8] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 171MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 190MB peak: 194MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -3.29ns		2670 /      2435
   2		0h:00m:09s		    -3.29ns		2515 /      2435

   3		0h:00m:10s		    -3.29ns		2521 /      2435


   4		0h:00m:10s		    -3.29ns		2523 /      2435
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.AWADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1063:6:1063:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.ARADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.AWADDR_S_xhdl13[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":503:6:503:7|Removing sequential instance top_sb_0.COREAXI_0.L23\.slave_stage16.ARADDR_S_xhdl28[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[23] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":535:6:535:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_xhdl6[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_rdmatrix_4mto1s.vhd":621:6:621:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_ra_channel.L1\.inst_rdmatrix_4Mto1S.ARADDR_IS_int_xhdl14[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":479:6:479:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_xhdl6[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wrmatrix_4mto1s.vhd":538:6:538:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.L27\.inst_matrix_S16.inst_wa_channel.L1\.inst_wrmatrix_4Mto1S.AWADDR_IS_int_xhdl7[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":459:6:459:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.latch_wr_resp[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":406:6:406:7|Removing sequential instance top_sb_0.COREAXI_0.L2\.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM_xhdl2[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":2305:6:2305:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.BRESP_M_xhdl4[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1371:6:1371:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.BRESP_M_INPFF1[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\actel\directcore\coreaxi\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":1504:6:1504:7|Removing sequential instance top_sb_0.COREAXI_0.L3\.master_stage0.BRESP_M_pulse[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net N_172 on CLKINT  I_1 
@N: FP130 |Promoting Net top_sb_0.MSS_READY on CLKINT  I_629 
@N: FP130 |Promoting Net top_sb_0.COREAHBLTOAXI_0.ARESET_n on CLKINT  I_630 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 191MB peak: 195MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 192MB peak: 195MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2379 clock pin(s) of sequential element(s)
0 instances converted, 2379 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_sb_0.CCC_0.CCC_INST     CCC                    2379       top_sb_0.MSS_SMC_0.R_VALID     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 195MB)

Writing Analyst data base C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 183MB peak: 195MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\top.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 184MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 182MB peak: 195MB)

@W: MT246 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\work\top_sb\osc_0\top_sb_osc_0_osc.vhd":36:4:36:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andre\desktop\github\harsh\fpga_soc\component\work\top_sb\ccc_0\top_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:top_sb_0.CCC_0.GL2_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Sep 25 15:33:47 2020
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Andre\Desktop\github\HARSH\fpga_soc\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.434

                                             Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     87.5 MHz      10.000        11.434        -1.434     inferred     Inferred_clkgroup_0
System                                       100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_CCC_0_FCCC|GL2_net_inferred_clock  top_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      -1.434  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_sb_CCC_0_FCCC|GL2_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                                                                             Arrival           
Instance                                                           Reference                                    Type        Pin                      Net                                                Time        Slack 
                                                                   Clock                                                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BRESP_HRESP0[1]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]     4.945       -1.434
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[30]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[30]     3.857       -1.321
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[29]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[29]     3.830       -1.213
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[28]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[28]     4.105       -0.635
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[31]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]     3.837       -0.432
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                               top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BVALID                 top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HLOCK         3.969       0.198 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[3]                                     0.108       0.996 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[7]                                     0.108       1.083 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[4]                                     0.108       1.091 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[5]                                     0.108       1.165 
==========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                             Required           
Instance                                                     Reference                                    Type     Pin     Net                                    Time         Slack 
                                                             Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[0]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[1]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[1]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[2]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[2]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[3]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[3]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[4]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[4]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[5]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[6]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[7]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[8]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[8]     9.745        -1.434
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[9]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       CoreAHBLite_0_AHBmslave10_HADDR[9]     9.745        -1.434
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[8] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                   Pin               Arrival     No. of    
Name                                                                                                Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                      Net         -                     -       1.129     -           4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        B                     In      -         6.074       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        Y                     Out     0.165     6.238       -         
N_92                                                                                                Net         -                     -       0.792     -           7         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        C                     In      -         7.031       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        Y                     Out     0.203     7.234       -         
xhdl1221[10]                                                                                        Net         -                     -       0.875     -           12        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        B                     In      -         8.109       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        Y                     Out     0.165     8.273       -         
masterAddrInProg[0]                                                                                 Net         -                     -       1.347     -           140       
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        A                     In      -         9.620       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        Y                     Out     0.077     9.697       -         
hsel2                                                                                               Net         -                     -       1.051     -           32        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNI050O                                  CFG4        D                     In      -         10.748      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNI050O                                  CFG4        Y                     Out     0.271     11.020      -         
CoreAHBLite_0_AHBmslave10_HADDR[8]                                                                  Net         -                     -       0.159     -           1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[8]                                            SLE         D                     In      -         11.178      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 11.434 is 6.081(53.2%) logic and 5.352(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[27] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                   Pin               Arrival     No. of    
Name                                                                                                Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                      Net         -                     -       1.129     -           4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        B                     In      -         6.074       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        Y                     Out     0.165     6.238       -         
N_92                                                                                                Net         -                     -       0.792     -           7         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        C                     In      -         7.031       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        Y                     Out     0.203     7.234       -         
xhdl1221[10]                                                                                        Net         -                     -       0.875     -           12        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        B                     In      -         8.109       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        Y                     Out     0.165     8.273       -         
masterAddrInProg[0]                                                                                 Net         -                     -       1.347     -           140       
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        A                     In      -         9.620       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        Y                     Out     0.077     9.697       -         
hsel2                                                                                               Net         -                     -       1.051     -           32        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIHR2T                                  CFG4        D                     In      -         10.748      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIHR2T                                  CFG4        Y                     Out     0.271     11.020      -         
CoreAHBLite_0_AHBmslave10_HADDR[27]                                                                 Net         -                     -       0.159     -           1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[27]                                           SLE         D                     In      -         11.178      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 11.434 is 6.081(53.2%) logic and 5.352(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[26] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                   Pin               Arrival     No. of    
Name                                                                                                Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                      Net         -                     -       1.129     -           4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        B                     In      -         6.074       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        Y                     Out     0.165     6.238       -         
N_92                                                                                                Net         -                     -       0.792     -           7         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        C                     In      -         7.031       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        Y                     Out     0.203     7.234       -         
xhdl1221[10]                                                                                        Net         -                     -       0.875     -           12        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        B                     In      -         8.109       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        Y                     Out     0.165     8.273       -         
masterAddrInProg[0]                                                                                 Net         -                     -       1.347     -           140       
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        A                     In      -         9.620       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        Y                     Out     0.077     9.697       -         
hsel2                                                                                               Net         -                     -       1.051     -           32        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIGQ2T                                  CFG4        D                     In      -         10.748      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIGQ2T                                  CFG4        Y                     Out     0.271     11.020      -         
CoreAHBLite_0_AHBmslave10_HADDR[26]                                                                 Net         -                     -       0.159     -           1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[26]                                           SLE         D                     In      -         11.178      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 11.434 is 6.081(53.2%) logic and 5.352(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[25] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                   Pin               Arrival     No. of    
Name                                                                                                Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                      Net         -                     -       1.129     -           4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        B                     In      -         6.074       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        Y                     Out     0.165     6.238       -         
N_92                                                                                                Net         -                     -       0.792     -           7         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        C                     In      -         7.031       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        Y                     Out     0.203     7.234       -         
xhdl1221[10]                                                                                        Net         -                     -       0.875     -           12        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        B                     In      -         8.109       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        Y                     Out     0.165     8.273       -         
masterAddrInProg[0]                                                                                 Net         -                     -       1.347     -           140       
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        A                     In      -         9.620       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        Y                     Out     0.077     9.697       -         
hsel2                                                                                               Net         -                     -       1.051     -           32        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIFP2T                                  CFG4        D                     In      -         10.748      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIFP2T                                  CFG4        Y                     Out     0.271     11.020      -         
CoreAHBLite_0_AHBmslave10_HADDR[25]                                                                 Net         -                     -       0.159     -           1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[25]                                           SLE         D                     In      -         11.178      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 11.434 is 6.081(53.2%) logic and 5.352(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.178
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[24] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                   Pin               Arrival     No. of    
Name                                                                                                Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                      Net         -                     -       1.129     -           4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        B                     In      -         6.074       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m2                                    CFG3        Y                     Out     0.165     6.238       -         
N_92                                                                                                Net         -                     -       0.792     -           7         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        C                     In      -         7.031       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SADDRSEL_0_a2[10]                                   CFG4        Y                     Out     0.203     7.234       -         
xhdl1221[10]                                                                                        Net         -                     -       0.875     -           12        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        B                     In      -         8.109       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNILR3D1[12]     CFG4        Y                     Out     0.165     8.273       -         
masterAddrInProg[0]                                                                                 Net         -                     -       1.347     -           140       
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        A                     In      -         9.620       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2                                          CFG2        Y                     Out     0.077     9.697       -         
hsel2                                                                                               Net         -                     -       1.051     -           32        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIEO2T                                  CFG4        D                     In      -         10.748      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.hsel2_0_a2_RNIEO2T                                  CFG4        Y                     Out     0.271     11.020      -         
CoreAHBLite_0_AHBmslave10_HADDR[24]                                                                 Net         -                     -       0.159     -           1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[24]                                           SLE         D                     In      -         11.178      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 11.434 is 6.081(53.2%) logic and 5.352(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                Arrival          
Instance                    Reference     Type       Pin        Net                                 Time        Slack
                            Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC     System        XTLOSC     CLKOUT     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000       8.883
=====================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                              Required          
Instance                    Reference     Type     Pin        Net                                 Time         Slack
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
top_sb_0.CCC_0.CCC_INST     System        CCC      XTLOSC     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     10.000       8.883
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          top_sb_0.OSC_0.I_XTLOSC / CLKOUT
    Ending point:                            top_sb_0.CCC_0.CCC_INST / XTLOSC
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin        Pin               Arrival     No. of    
Name                                Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC             XTLOSC     CLKOUT     Out     0.000     0.000       -         
OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     Net        -          -       1.117     -           1         
top_sb_0.CCC_0.CCC_INST             CCC        XTLOSC     In      -         1.117       -         
==================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 182MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 182MB peak: 195MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2s025vf400std
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_025         1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           12 uses
CFG2           712 uses
CFG3           554 uses
CFG4           857 uses

Carry cells:
ARI1            269 uses - used for arithmetic functions


Sequential Cells: 
SLE            2360 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 74
I/O primitives: 72
BIBUF          41 uses
INBUF          3 uses
OUTBUF         24 uses
TRIBUFF        4 uses


Global Clock Buffers: 3 of 8 (37%)


RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 6 of 34 (17%)

Total LUTs:    2404

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 216; LUTs = 216;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2360 + 216 + 0 + 0 = 2576;
Total number of LUTs after P&R:  2404 + 216 + 0 + 0 = 2620;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 38MB peak: 195MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Fri Sep 25 15:33:48 2020

###########################################################]
