ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB78:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "string.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include "wiegand.h"
  28:Core/Src/main.c **** #include <stdarg.h>
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** UART_HandleTypeDef huart1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** void UART_Printf(const char *fmt, ...);
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** volatile uint8_t wig_flag_inrt = 1;
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****   * @brief  The application entry point.
  68:Core/Src/main.c ****   * @retval int
  69:Core/Src/main.c ****   */
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_USART1_UART_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Infinite loop */
 100:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 101:Core/Src/main.c ****   while (1)
 102:Core/Src/main.c ****   {
 103:Core/Src/main.c ****     if(wig_available())
 104:Core/Src/main.c ****     {
 105:Core/Src/main.c ****       wig_flag_inrt = 0;
 106:Core/Src/main.c ****       uint32_t wcode = getCode();
 107:Core/Src/main.c ****       wig_flag_inrt = 1;
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GreenLed_1_Pin, RESET);
 110:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****       if(wcode == 12563593){
 113:Core/Src/main.c ****         char s[] = "Door was opened by key. Key ID: ";
 114:Core/Src/main.c ****         char code[16];
 115:Core/Src/main.c ****         sprintf(code,"%lu", wcode);
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****         strcat(s, code);
 118:Core/Src/main.c ****         strcat(s, ".\r\n");
 119:Core/Src/main.c ****         UART_Printf(s);
 120:Core/Src/main.c ****       }
 121:Core/Src/main.c ****       else
 122:Core/Src/main.c ****       {
 123:Core/Src/main.c ****         UART_Printf("Attempted to open the door with a wrong key.");
 124:Core/Src/main.c ****       }
 125:Core/Src/main.c ****     }
 126:Core/Src/main.c ****     /* USER CODE END WHILE */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c ****   /* USER CODE END 3 */
 131:Core/Src/main.c **** }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /**
 134:Core/Src/main.c ****   * @brief System Clock Configuration
 135:Core/Src/main.c ****   * @retval None
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c **** void SystemClock_Config(void)
 138:Core/Src/main.c **** {
 139:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 143:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 4


 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 151:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     Error_Handler();
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /**
 171:Core/Src/main.c ****   * @brief USART1 Initialization Function
 172:Core/Src/main.c ****   * @param None
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 176:Core/Src/main.c **** {
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 185:Core/Src/main.c ****   huart1.Instance = USART1;
 186:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 187:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 188:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 189:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 190:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 191:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 192:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 193:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief GPIO Initialization Function
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 5


 205:Core/Src/main.c ****   * @param None
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** static void MX_GPIO_Init(void)
 209:Core/Src/main.c **** {
  26              		.loc 1 209 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 210:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 210 3 view .LVU1
  41              		.loc 1 210 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 213:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 213 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 213 3 view .LVU4
  50              		.loc 1 213 3 view .LVU5
  51 000e 364B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F01002 		orr	r2, r2, #16
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 213 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F01002 		and	r2, r2, #16
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 213 3 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE4:
  62              		.loc 1 213 3 view .LVU8
 214:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  63              		.loc 1 214 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 214 3 view .LVU10
  66              		.loc 1 214 3 view .LVU11
  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F00802 		orr	r2, r2, #8
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 214 3 view .LVU12
  71 002a 9A69     		ldr	r2, [r3, #24]
  72 002c 02F00802 		and	r2, r2, #8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 6


  73 0030 0292     		str	r2, [sp, #8]
  74              		.loc 1 214 3 view .LVU13
  75 0032 029A     		ldr	r2, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 214 3 view .LVU14
 215:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 215 3 view .LVU15
  79              	.LBB6:
  80              		.loc 1 215 3 view .LVU16
  81              		.loc 1 215 3 view .LVU17
  82 0034 9A69     		ldr	r2, [r3, #24]
  83 0036 42F00402 		orr	r2, r2, #4
  84 003a 9A61     		str	r2, [r3, #24]
  85              		.loc 1 215 3 view .LVU18
  86 003c 9B69     		ldr	r3, [r3, #24]
  87 003e 03F00403 		and	r3, r3, #4
  88 0042 0393     		str	r3, [sp, #12]
  89              		.loc 1 215 3 view .LVU19
  90 0044 039B     		ldr	r3, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 215 3 view .LVU20
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 218:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, Zumer1_Pin|Zumer2_Pin|GreenLed_1_Pin|GreenLed_2_Pin, GPIO_PIN_SET);
  93              		.loc 1 218 3 view .LVU21
  94 0046 294D     		ldr	r5, .L3+4
  95 0048 0122     		movs	r2, #1
  96 004a 4FF44C41 		mov	r1, #52224
  97 004e 2846     		mov	r0, r5
  98 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL0:
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /*Configure GPIO pins : D_01_Pin D_11_Pin D_02_Pin D_12_Pin
 221:Core/Src/main.c ****                            Door_Pin */
 222:Core/Src/main.c ****   GPIO_InitStruct.Pin = D_01_Pin|D_11_Pin|D_02_Pin|D_12_Pin
 100              		.loc 1 222 3 view .LVU22
 101              		.loc 1 222 23 is_stmt 0 view .LVU23
 102 0054 40F2C313 		movw	r3, #451
 103 0058 0493     		str	r3, [sp, #16]
 223:Core/Src/main.c ****                           |Door_Pin;
 224:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 104              		.loc 1 224 3 is_stmt 1 view .LVU24
 105              		.loc 1 224 24 is_stmt 0 view .LVU25
 106 005a 254B     		ldr	r3, .L3+8
 107 005c 0593     		str	r3, [sp, #20]
 225:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 108              		.loc 1 225 3 is_stmt 1 view .LVU26
 109              		.loc 1 225 24 is_stmt 0 view .LVU27
 110 005e 0694     		str	r4, [sp, #24]
 226:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 111              		.loc 1 226 3 is_stmt 1 view .LVU28
 112 0060 244E     		ldr	r6, .L3+12
 113 0062 04A9     		add	r1, sp, #16
 114 0064 3046     		mov	r0, r6
 115 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL1:
 227:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 7


 228:Core/Src/main.c ****   /*Configure GPIO pins : BT_0_Pin BT_1_Pin */
 229:Core/Src/main.c ****   GPIO_InitStruct.Pin = BT_0_Pin|BT_1_Pin;
 117              		.loc 1 229 3 view .LVU29
 118              		.loc 1 229 23 is_stmt 0 view .LVU30
 119 006a 0C23     		movs	r3, #12
 120 006c 0493     		str	r3, [sp, #16]
 230:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 121              		.loc 1 230 3 is_stmt 1 view .LVU31
 122              		.loc 1 230 24 is_stmt 0 view .LVU32
 123 006e 224B     		ldr	r3, .L3+16
 124 0070 0593     		str	r3, [sp, #20]
 231:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 231 3 is_stmt 1 view .LVU33
 126              		.loc 1 231 24 is_stmt 0 view .LVU34
 127 0072 0694     		str	r4, [sp, #24]
 232:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 128              		.loc 1 232 3 is_stmt 1 view .LVU35
 129 0074 04A9     		add	r1, sp, #16
 130 0076 3046     		mov	r0, r6
 131 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL2:
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /*Configure GPIO pins : Zumer1_Pin Zumer2_Pin GreenLed_1_Pin GreenLed_2_Pin */
 235:Core/Src/main.c ****   GPIO_InitStruct.Pin = Zumer1_Pin|Zumer2_Pin|GreenLed_1_Pin|GreenLed_2_Pin;
 133              		.loc 1 235 3 view .LVU36
 134              		.loc 1 235 23 is_stmt 0 view .LVU37
 135 007c 4FF44C43 		mov	r3, #52224
 136 0080 0493     		str	r3, [sp, #16]
 236:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 137              		.loc 1 236 3 is_stmt 1 view .LVU38
 138              		.loc 1 236 24 is_stmt 0 view .LVU39
 139 0082 0123     		movs	r3, #1
 140 0084 0593     		str	r3, [sp, #20]
 237:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 141              		.loc 1 237 3 is_stmt 1 view .LVU40
 142              		.loc 1 237 24 is_stmt 0 view .LVU41
 143 0086 0694     		str	r4, [sp, #24]
 238:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 144              		.loc 1 238 3 is_stmt 1 view .LVU42
 145              		.loc 1 238 25 is_stmt 0 view .LVU43
 146 0088 0223     		movs	r3, #2
 147 008a 0793     		str	r3, [sp, #28]
 239:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148              		.loc 1 239 3 is_stmt 1 view .LVU44
 149 008c 04A9     		add	r1, sp, #16
 150 008e 2846     		mov	r0, r5
 151 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL3:
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* EXTI interrupt init*/
 242:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 153              		.loc 1 242 3 view .LVU45
 154 0094 2246     		mov	r2, r4
 155 0096 2146     		mov	r1, r4
 156 0098 0620     		movs	r0, #6
 157 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL4:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 8


 243:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 159              		.loc 1 243 3 view .LVU46
 160 009e 0620     		movs	r0, #6
 161 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL5:
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 163              		.loc 1 245 3 view .LVU47
 164 00a4 2246     		mov	r2, r4
 165 00a6 2146     		mov	r1, r4
 166 00a8 0720     		movs	r0, #7
 167 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 168              	.LVL6:
 246:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 169              		.loc 1 246 3 view .LVU48
 170 00ae 0720     		movs	r0, #7
 171 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL7:
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 173              		.loc 1 248 3 view .LVU49
 174 00b4 2246     		mov	r2, r4
 175 00b6 2146     		mov	r1, r4
 176 00b8 0820     		movs	r0, #8
 177 00ba FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178              	.LVL8:
 249:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 179              		.loc 1 249 3 view .LVU50
 180 00be 0820     		movs	r0, #8
 181 00c0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 182              	.LVL9:
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 183              		.loc 1 251 3 view .LVU51
 184 00c4 2246     		mov	r2, r4
 185 00c6 2146     		mov	r1, r4
 186 00c8 0920     		movs	r0, #9
 187 00ca FFF7FEFF 		bl	HAL_NVIC_SetPriority
 188              	.LVL10:
 252:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 189              		.loc 1 252 3 view .LVU52
 190 00ce 0920     		movs	r0, #9
 191 00d0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 192              	.LVL11:
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 193              		.loc 1 254 3 view .LVU53
 194 00d4 2246     		mov	r2, r4
 195 00d6 2146     		mov	r1, r4
 196 00d8 1720     		movs	r0, #23
 197 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
 198              	.LVL12:
 255:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 199              		.loc 1 255 3 view .LVU54
 200 00de 1720     		movs	r0, #23
 201 00e0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 202              	.LVL13:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 9


 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** }
 203              		.loc 1 257 1 is_stmt 0 view .LVU55
 204 00e4 08B0     		add	sp, sp, #32
 205              	.LCFI2:
 206              		.cfi_def_cfa_offset 16
 207              		@ sp needed
 208 00e6 70BD     		pop	{r4, r5, r6, pc}
 209              	.L4:
 210              		.align	2
 211              	.L3:
 212 00e8 00100240 		.word	1073876992
 213 00ec 000C0140 		.word	1073810432
 214 00f0 00002110 		.word	270598144
 215 00f4 00100140 		.word	1073811456
 216 00f8 00001110 		.word	269549568
 217              		.cfi_endproc
 218              	.LFE78:
 220              		.section	.text.UART_Printf,"ax",%progbits
 221              		.align	1
 222              		.global	UART_Printf
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	UART_Printf:
 229              	.LVL14:
 230              	.LFB80:
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 262:Core/Src/main.c **** {
 263:Core/Src/main.c ****   if(GPIO_Pin == BT_0_Pin || GPIO_Pin == BT_1_Pin)
 264:Core/Src/main.c ****   {
 265:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_1_Pin, RESET);
 266:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     UART_Printf("Door was opened by a button.\r\n");
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   else if(GPIO_Pin == Door_Pin)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_1_Pin, SET);
 273:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, SET);
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****     UART_Printf("Door was closed.\r\n");
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c ****   else if(wig_flag_inrt && GPIO_Pin == D_01_Pin)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     ReadD0();
 280:Core/Src/main.c ****   }
 281:Core/Src/main.c ****   else if(wig_flag_inrt && GPIO_Pin == D_11_Pin)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     ReadD1();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   else
 286:Core/Src/main.c ****   {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 10


 287:Core/Src/main.c ****     __NOP();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** void UART_Printf(const char *fmt, ...)
 292:Core/Src/main.c **** {
 231              		.loc 1 292 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 4, pretend = 16, frame = 264
 234              		@ frame_needed = 0, uses_anonymous_args = 1
 235              		.loc 1 292 1 is_stmt 0 view .LVU57
 236 0000 0FB4     		push	{r0, r1, r2, r3}
 237              	.LCFI3:
 238              		.cfi_def_cfa_offset 16
 239              		.cfi_offset 0, -16
 240              		.cfi_offset 1, -12
 241              		.cfi_offset 2, -8
 242              		.cfi_offset 3, -4
 243 0002 00B5     		push	{lr}
 244              	.LCFI4:
 245              		.cfi_def_cfa_offset 20
 246              		.cfi_offset 14, -20
 247 0004 C3B0     		sub	sp, sp, #268
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 288
 250 0006 44AB     		add	r3, sp, #272
 251 0008 53F8042B 		ldr	r2, [r3], #4
 293:Core/Src/main.c ****   char buff[256];
 252              		.loc 1 293 3 is_stmt 1 view .LVU58
 294:Core/Src/main.c ****   va_list args;
 253              		.loc 1 294 3 view .LVU59
 295:Core/Src/main.c ****   va_start(args, fmt);
 254              		.loc 1 295 3 view .LVU60
 255 000c 0193     		str	r3, [sp, #4]
 296:Core/Src/main.c ****   vsnprintf(buff, sizeof(buff), fmt, args);
 256              		.loc 1 296 3 view .LVU61
 257 000e 4FF48071 		mov	r1, #256
 258 0012 02A8     		add	r0, sp, #8
 259 0014 FFF7FEFF 		bl	vsnprintf
 260              	.LVL15:
 297:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t *)buff, strlen(buff), HAL_MAX_DELAY);
 261              		.loc 1 297 3 view .LVU62
 262              		.loc 1 297 47 is_stmt 0 view .LVU63
 263 0018 02A8     		add	r0, sp, #8
 264 001a FFF7FEFF 		bl	strlen
 265              	.LVL16:
 266              		.loc 1 297 3 view .LVU64
 267 001e 4FF0FF33 		mov	r3, #-1
 268 0022 82B2     		uxth	r2, r0
 269 0024 02A9     		add	r1, sp, #8
 270 0026 0448     		ldr	r0, .L7
 271 0028 FFF7FEFF 		bl	HAL_UART_Transmit
 272              	.LVL17:
 298:Core/Src/main.c ****   va_end(args);
 273              		.loc 1 298 3 is_stmt 1 view .LVU65
 299:Core/Src/main.c **** }
 274              		.loc 1 299 1 is_stmt 0 view .LVU66
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 11


 275 002c 43B0     		add	sp, sp, #268
 276              	.LCFI6:
 277              		.cfi_def_cfa_offset 20
 278              		@ sp needed
 279 002e 5DF804EB 		ldr	lr, [sp], #4
 280              	.LCFI7:
 281              		.cfi_restore 14
 282              		.cfi_def_cfa_offset 16
 283 0032 04B0     		add	sp, sp, #16
 284              	.LCFI8:
 285              		.cfi_restore 3
 286              		.cfi_restore 2
 287              		.cfi_restore 1
 288              		.cfi_restore 0
 289              		.cfi_def_cfa_offset 0
 290 0034 7047     		bx	lr
 291              	.L8:
 292 0036 00BF     		.align	2
 293              	.L7:
 294 0038 00000000 		.word	.LANCHOR0
 295              		.cfi_endproc
 296              	.LFE80:
 298              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 299              		.align	2
 300              	.LC0:
 301 0000 446F6F72 		.ascii	"Door was opened by a button.\015\012\000"
 301      20776173 
 301      206F7065 
 301      6E656420 
 301      62792061 
 302 001f 00       		.align	2
 303              	.LC1:
 304 0020 446F6F72 		.ascii	"Door was closed.\015\012\000"
 304      20776173 
 304      20636C6F 
 304      7365642E 
 304      0D0A00
 305              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_GPIO_EXTI_Callback
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 311              		.fpu softvfp
 313              	HAL_GPIO_EXTI_Callback:
 314              	.LVL18:
 315              	.LFB79:
 262:Core/Src/main.c ****   if(GPIO_Pin == BT_0_Pin || GPIO_Pin == BT_1_Pin)
 316              		.loc 1 262 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 262:Core/Src/main.c ****   if(GPIO_Pin == BT_0_Pin || GPIO_Pin == BT_1_Pin)
 320              		.loc 1 262 1 is_stmt 0 view .LVU68
 321 0000 10B5     		push	{r4, lr}
 322              	.LCFI9:
 323              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 12


 324              		.cfi_offset 4, -8
 325              		.cfi_offset 14, -4
 263:Core/Src/main.c ****   {
 326              		.loc 1 263 3 is_stmt 1 view .LVU69
 263:Core/Src/main.c ****   {
 327              		.loc 1 263 5 is_stmt 0 view .LVU70
 328 0002 0428     		cmp	r0, #4
 329 0004 10D0     		beq	.L10
 263:Core/Src/main.c ****   {
 330              		.loc 1 263 27 discriminator 1 view .LVU71
 331 0006 0828     		cmp	r0, #8
 332 0008 0ED0     		beq	.L10
 270:Core/Src/main.c ****   {
 333              		.loc 1 270 8 is_stmt 1 view .LVU72
 270:Core/Src/main.c ****   {
 334              		.loc 1 270 10 is_stmt 0 view .LVU73
 335 000a B0F5807F 		cmp	r0, #256
 336 000e 1CD0     		beq	.L17
 277:Core/Src/main.c ****   {
 337              		.loc 1 277 8 is_stmt 1 view .LVU74
 277:Core/Src/main.c ****   {
 338              		.loc 1 277 11 is_stmt 0 view .LVU75
 339 0010 194B     		ldr	r3, .L20
 340 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 277:Core/Src/main.c ****   {
 341              		.loc 1 277 10 view .LVU76
 342 0014 0BB1     		cbz	r3, .L14
 277:Core/Src/main.c ****   {
 343              		.loc 1 277 25 discriminator 1 view .LVU77
 344 0016 0128     		cmp	r0, #1
 345 0018 28D0     		beq	.L18
 346              	.L14:
 281:Core/Src/main.c ****   {
 347              		.loc 1 281 8 is_stmt 1 view .LVU78
 281:Core/Src/main.c ****   {
 348              		.loc 1 281 11 is_stmt 0 view .LVU79
 349 001a 174B     		ldr	r3, .L20
 350 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 281:Core/Src/main.c ****   {
 351              		.loc 1 281 10 view .LVU80
 352 001e 0BB1     		cbz	r3, .L15
 281:Core/Src/main.c ****   {
 353              		.loc 1 281 25 discriminator 1 view .LVU81
 354 0020 0228     		cmp	r0, #2
 355 0022 26D0     		beq	.L19
 356              	.L15:
 287:Core/Src/main.c ****   }
 357              		.loc 1 287 5 is_stmt 1 view .LVU82
 358              		.syntax unified
 359              	@ 287 "Core/Src/main.c" 1
 360 0024 00BF     		nop
 361              	@ 0 "" 2
 289:Core/Src/main.c **** 
 362              		.loc 1 289 1 is_stmt 0 view .LVU83
 363              		.thumb
 364              		.syntax unified
 365 0026 0FE0     		b	.L9
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 13


 366              	.L10:
 265:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 367              		.loc 1 265 5 is_stmt 1 view .LVU84
 368 0028 144C     		ldr	r4, .L20+4
 369 002a 0022     		movs	r2, #0
 370 002c 4FF48041 		mov	r1, #16384
 371 0030 2046     		mov	r0, r4
 372              	.LVL19:
 265:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 373              		.loc 1 265 5 is_stmt 0 view .LVU85
 374 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 375              	.LVL20:
 266:Core/Src/main.c **** 
 376              		.loc 1 266 5 is_stmt 1 view .LVU86
 377 0036 0022     		movs	r2, #0
 378 0038 4FF40041 		mov	r1, #32768
 379 003c 2046     		mov	r0, r4
 380 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 381              	.LVL21:
 268:Core/Src/main.c ****   }
 382              		.loc 1 268 5 view .LVU87
 383 0042 0F48     		ldr	r0, .L20+8
 384 0044 FFF7FEFF 		bl	UART_Printf
 385              	.LVL22:
 386              	.L9:
 289:Core/Src/main.c **** 
 387              		.loc 1 289 1 is_stmt 0 view .LVU88
 388 0048 10BD     		pop	{r4, pc}
 389              	.LVL23:
 390              	.L17:
 272:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, SET);
 391              		.loc 1 272 5 is_stmt 1 view .LVU89
 392 004a 0C4C     		ldr	r4, .L20+4
 393 004c 0122     		movs	r2, #1
 394 004e 4FF48041 		mov	r1, #16384
 395 0052 2046     		mov	r0, r4
 396              	.LVL24:
 272:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, SET);
 397              		.loc 1 272 5 is_stmt 0 view .LVU90
 398 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 399              	.LVL25:
 273:Core/Src/main.c **** 
 400              		.loc 1 273 5 is_stmt 1 view .LVU91
 401 0058 0122     		movs	r2, #1
 402 005a 4FF40041 		mov	r1, #32768
 403 005e 2046     		mov	r0, r4
 404 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 405              	.LVL26:
 275:Core/Src/main.c ****   }
 406              		.loc 1 275 5 view .LVU92
 407 0064 0748     		ldr	r0, .L20+12
 408 0066 FFF7FEFF 		bl	UART_Printf
 409              	.LVL27:
 410 006a EDE7     		b	.L9
 411              	.LVL28:
 412              	.L18:
 279:Core/Src/main.c ****   }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 14


 413              		.loc 1 279 5 view .LVU93
 414 006c FFF7FEFF 		bl	ReadD0
 415              	.LVL29:
 279:Core/Src/main.c ****   }
 416              		.loc 1 279 5 is_stmt 0 view .LVU94
 417 0070 EAE7     		b	.L9
 418              	.LVL30:
 419              	.L19:
 283:Core/Src/main.c ****   }
 420              		.loc 1 283 5 is_stmt 1 view .LVU95
 421 0072 FFF7FEFF 		bl	ReadD1
 422              	.LVL31:
 283:Core/Src/main.c ****   }
 423              		.loc 1 283 5 is_stmt 0 view .LVU96
 424 0076 E7E7     		b	.L9
 425              	.L21:
 426              		.align	2
 427              	.L20:
 428 0078 00000000 		.word	.LANCHOR1
 429 007c 000C0140 		.word	1073810432
 430 0080 00000000 		.word	.LC0
 431 0084 20000000 		.word	.LC1
 432              		.cfi_endproc
 433              	.LFE79:
 435              		.section	.text.Error_Handler,"ax",%progbits
 436              		.align	1
 437              		.global	Error_Handler
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 441              		.fpu softvfp
 443              	Error_Handler:
 444              	.LFB81:
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** /* USER CODE END 4 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 305:Core/Src/main.c ****   * @retval None
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c **** void Error_Handler(void)
 308:Core/Src/main.c **** {
 445              		.loc 1 308 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ Volatile: function does not return.
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 309:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 310:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 311:Core/Src/main.c ****   __disable_irq();
 451              		.loc 1 311 3 view .LVU98
 452              	.LBB7:
 453              	.LBI7:
 454              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 15


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 16


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 17


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 455              		.loc 2 140 27 view .LVU99
 456              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 457              		.loc 2 142 3 view .LVU100
 458              		.syntax unified
 459              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 460 0000 72B6     		cpsid i
 461              	@ 0 "" 2
 462              		.thumb
 463              		.syntax unified
 464              	.L23:
 465              	.LBE8:
 466              	.LBE7:
 312:Core/Src/main.c ****   while (1)
 467              		.loc 1 312 3 discriminator 1 view .LVU101
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****   }
 468              		.loc 1 314 3 discriminator 1 view .LVU102
 312:Core/Src/main.c ****   while (1)
 469              		.loc 1 312 9 discriminator 1 view .LVU103
 470 0002 FEE7     		b	.L23
 471              		.cfi_endproc
 472              	.LFE81:
 474              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 475              		.align	1
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 479              		.fpu softvfp
 481              	MX_USART1_UART_Init:
 482              	.LFB77:
 176:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 18


 483              		.loc 1 176 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 08B5     		push	{r3, lr}
 488              	.LCFI10:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 3, -8
 491              		.cfi_offset 14, -4
 185:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 492              		.loc 1 185 3 view .LVU105
 185:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 493              		.loc 1 185 19 is_stmt 0 view .LVU106
 494 0002 0A48     		ldr	r0, .L28
 495 0004 0A4B     		ldr	r3, .L28+4
 496 0006 0360     		str	r3, [r0]
 186:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 497              		.loc 1 186 3 is_stmt 1 view .LVU107
 186:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 498              		.loc 1 186 24 is_stmt 0 view .LVU108
 499 0008 4FF4E133 		mov	r3, #115200
 500 000c 4360     		str	r3, [r0, #4]
 187:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 501              		.loc 1 187 3 is_stmt 1 view .LVU109
 187:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 502              		.loc 1 187 26 is_stmt 0 view .LVU110
 503 000e 0023     		movs	r3, #0
 504 0010 8360     		str	r3, [r0, #8]
 188:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 505              		.loc 1 188 3 is_stmt 1 view .LVU111
 188:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 506              		.loc 1 188 24 is_stmt 0 view .LVU112
 507 0012 C360     		str	r3, [r0, #12]
 189:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 508              		.loc 1 189 3 is_stmt 1 view .LVU113
 189:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 509              		.loc 1 189 22 is_stmt 0 view .LVU114
 510 0014 0361     		str	r3, [r0, #16]
 190:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 511              		.loc 1 190 3 is_stmt 1 view .LVU115
 190:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 512              		.loc 1 190 20 is_stmt 0 view .LVU116
 513 0016 0C22     		movs	r2, #12
 514 0018 4261     		str	r2, [r0, #20]
 191:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 515              		.loc 1 191 3 is_stmt 1 view .LVU117
 191:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 516              		.loc 1 191 25 is_stmt 0 view .LVU118
 517 001a 8361     		str	r3, [r0, #24]
 192:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 518              		.loc 1 192 3 is_stmt 1 view .LVU119
 192:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 519              		.loc 1 192 28 is_stmt 0 view .LVU120
 520 001c C361     		str	r3, [r0, #28]
 193:Core/Src/main.c ****   {
 521              		.loc 1 193 3 is_stmt 1 view .LVU121
 193:Core/Src/main.c ****   {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 19


 522              		.loc 1 193 7 is_stmt 0 view .LVU122
 523 001e FFF7FEFF 		bl	HAL_UART_Init
 524              	.LVL32:
 193:Core/Src/main.c ****   {
 525              		.loc 1 193 6 view .LVU123
 526 0022 00B9     		cbnz	r0, .L27
 201:Core/Src/main.c **** 
 527              		.loc 1 201 1 view .LVU124
 528 0024 08BD     		pop	{r3, pc}
 529              	.L27:
 195:Core/Src/main.c ****   }
 530              		.loc 1 195 5 is_stmt 1 view .LVU125
 531 0026 FFF7FEFF 		bl	Error_Handler
 532              	.LVL33:
 533              	.L29:
 534 002a 00BF     		.align	2
 535              	.L28:
 536 002c 00000000 		.word	.LANCHOR0
 537 0030 00380140 		.word	1073821696
 538              		.cfi_endproc
 539              	.LFE77:
 541              		.section	.text.SystemClock_Config,"ax",%progbits
 542              		.align	1
 543              		.global	SystemClock_Config
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 547              		.fpu softvfp
 549              	SystemClock_Config:
 550              	.LFB76:
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 551              		.loc 1 138 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 64
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555 0000 00B5     		push	{lr}
 556              	.LCFI11:
 557              		.cfi_def_cfa_offset 4
 558              		.cfi_offset 14, -4
 559 0002 91B0     		sub	sp, sp, #68
 560              	.LCFI12:
 561              		.cfi_def_cfa_offset 72
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 562              		.loc 1 139 3 view .LVU127
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 563              		.loc 1 139 22 is_stmt 0 view .LVU128
 564 0004 2822     		movs	r2, #40
 565 0006 0021     		movs	r1, #0
 566 0008 06A8     		add	r0, sp, #24
 567 000a FFF7FEFF 		bl	memset
 568              	.LVL34:
 140:Core/Src/main.c **** 
 569              		.loc 1 140 3 is_stmt 1 view .LVU129
 140:Core/Src/main.c **** 
 570              		.loc 1 140 22 is_stmt 0 view .LVU130
 571 000e 0023     		movs	r3, #0
 572 0010 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 20


 573 0012 0293     		str	r3, [sp, #8]
 574 0014 0393     		str	r3, [sp, #12]
 575 0016 0493     		str	r3, [sp, #16]
 576 0018 0593     		str	r3, [sp, #20]
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 577              		.loc 1 145 3 is_stmt 1 view .LVU131
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 578              		.loc 1 145 36 is_stmt 0 view .LVU132
 579 001a 0223     		movs	r3, #2
 580 001c 0693     		str	r3, [sp, #24]
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 581              		.loc 1 146 3 is_stmt 1 view .LVU133
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 582              		.loc 1 146 30 is_stmt 0 view .LVU134
 583 001e 0122     		movs	r2, #1
 584 0020 0A92     		str	r2, [sp, #40]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 585              		.loc 1 147 3 is_stmt 1 view .LVU135
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 586              		.loc 1 147 41 is_stmt 0 view .LVU136
 587 0022 1022     		movs	r2, #16
 588 0024 0B92     		str	r2, [sp, #44]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 589              		.loc 1 148 3 is_stmt 1 view .LVU137
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 590              		.loc 1 148 34 is_stmt 0 view .LVU138
 591 0026 0D93     		str	r3, [sp, #52]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 592              		.loc 1 149 3 is_stmt 1 view .LVU139
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 593              		.loc 1 150 3 view .LVU140
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 594              		.loc 1 150 32 is_stmt 0 view .LVU141
 595 0028 4FF4E013 		mov	r3, #1835008
 596 002c 0F93     		str	r3, [sp, #60]
 151:Core/Src/main.c ****   {
 597              		.loc 1 151 3 is_stmt 1 view .LVU142
 151:Core/Src/main.c ****   {
 598              		.loc 1 151 7 is_stmt 0 view .LVU143
 599 002e 06A8     		add	r0, sp, #24
 600 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 601              	.LVL35:
 151:Core/Src/main.c ****   {
 602              		.loc 1 151 6 view .LVU144
 603 0034 88B9     		cbnz	r0, .L34
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 604              		.loc 1 157 3 is_stmt 1 view .LVU145
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 605              		.loc 1 157 31 is_stmt 0 view .LVU146
 606 0036 0F23     		movs	r3, #15
 607 0038 0193     		str	r3, [sp, #4]
 159:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 608              		.loc 1 159 3 is_stmt 1 view .LVU147
 159:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 609              		.loc 1 159 34 is_stmt 0 view .LVU148
 610 003a 0223     		movs	r3, #2
 611 003c 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 21


 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 612              		.loc 1 160 3 is_stmt 1 view .LVU149
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 613              		.loc 1 160 35 is_stmt 0 view .LVU150
 614 003e 0023     		movs	r3, #0
 615 0040 0393     		str	r3, [sp, #12]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 616              		.loc 1 161 3 is_stmt 1 view .LVU151
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 617              		.loc 1 161 36 is_stmt 0 view .LVU152
 618 0042 4FF48062 		mov	r2, #1024
 619 0046 0492     		str	r2, [sp, #16]
 162:Core/Src/main.c **** 
 620              		.loc 1 162 3 is_stmt 1 view .LVU153
 162:Core/Src/main.c **** 
 621              		.loc 1 162 36 is_stmt 0 view .LVU154
 622 0048 0593     		str	r3, [sp, #20]
 164:Core/Src/main.c ****   {
 623              		.loc 1 164 3 is_stmt 1 view .LVU155
 164:Core/Src/main.c ****   {
 624              		.loc 1 164 7 is_stmt 0 view .LVU156
 625 004a 0121     		movs	r1, #1
 626 004c 01A8     		add	r0, sp, #4
 627 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 628              	.LVL36:
 164:Core/Src/main.c ****   {
 629              		.loc 1 164 6 view .LVU157
 630 0052 20B9     		cbnz	r0, .L35
 168:Core/Src/main.c **** 
 631              		.loc 1 168 1 view .LVU158
 632 0054 11B0     		add	sp, sp, #68
 633              	.LCFI13:
 634              		.cfi_remember_state
 635              		.cfi_def_cfa_offset 4
 636              		@ sp needed
 637 0056 5DF804FB 		ldr	pc, [sp], #4
 638              	.L34:
 639              	.LCFI14:
 640              		.cfi_restore_state
 153:Core/Src/main.c ****   }
 641              		.loc 1 153 5 is_stmt 1 view .LVU159
 642 005a FFF7FEFF 		bl	Error_Handler
 643              	.LVL37:
 644              	.L35:
 166:Core/Src/main.c ****   }
 645              		.loc 1 166 5 view .LVU160
 646 005e FFF7FEFF 		bl	Error_Handler
 647              	.LVL38:
 648              		.cfi_endproc
 649              	.LFE76:
 651              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 652              		.align	2
 653              	.LC3:
 654 0000 256C7500 		.ascii	"%lu\000"
 655              		.align	2
 656              	.LC4:
 657 0004 2E0D0A00 		.ascii	".\015\012\000"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 22


 658              		.align	2
 659              	.LC5:
 660 0008 41747465 		.ascii	"Attempted to open the door with a wrong key.\000"
 660      6D707465 
 660      6420746F 
 660      206F7065 
 660      6E207468 
 661 0035 000000   		.align	2
 662              	.LC2:
 663 0038 446F6F72 		.ascii	"Door was opened by key. Key ID: \000"
 663      20776173 
 663      206F7065 
 663      6E656420 
 663      6279206B 
 664              		.section	.text.main,"ax",%progbits
 665              		.align	1
 666              		.global	main
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 670              		.fpu softvfp
 672              	main:
 673              	.LFB75:
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 674              		.loc 1 71 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 56
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678 0000 70B5     		push	{r4, r5, r6, lr}
 679              	.LCFI15:
 680              		.cfi_def_cfa_offset 16
 681              		.cfi_offset 4, -16
 682              		.cfi_offset 5, -12
 683              		.cfi_offset 6, -8
 684              		.cfi_offset 14, -4
 685 0002 8EB0     		sub	sp, sp, #56
 686              	.LCFI16:
 687              		.cfi_def_cfa_offset 72
  79:Core/Src/main.c **** 
 688              		.loc 1 79 3 view .LVU162
 689 0004 FFF7FEFF 		bl	HAL_Init
 690              	.LVL39:
  86:Core/Src/main.c **** 
 691              		.loc 1 86 3 view .LVU163
 692 0008 FFF7FEFF 		bl	SystemClock_Config
 693              	.LVL40:
  93:Core/Src/main.c ****   MX_USART1_UART_Init();
 694              		.loc 1 93 3 view .LVU164
 695 000c FFF7FEFF 		bl	MX_GPIO_Init
 696              	.LVL41:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 697              		.loc 1 94 3 view .LVU165
 698 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 699              	.LVL42:
 700 0014 02E0     		b	.L38
 701              	.LVL43:
 702              	.L39:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 23


 703              	.LBB9:
 123:Core/Src/main.c ****       }
 704              		.loc 1 123 9 view .LVU166
 705 0016 2048     		ldr	r0, .L42
 706 0018 FFF7FEFF 		bl	UART_Printf
 707              	.LVL44:
 708              	.L38:
 123:Core/Src/main.c ****       }
 709              		.loc 1 123 9 is_stmt 0 view .LVU167
 710              	.LBE9:
 101:Core/Src/main.c ****   {
 711              		.loc 1 101 3 is_stmt 1 view .LVU168
 103:Core/Src/main.c ****     {
 712              		.loc 1 103 5 view .LVU169
 103:Core/Src/main.c ****     {
 713              		.loc 1 103 8 is_stmt 0 view .LVU170
 714 001c FFF7FEFF 		bl	wig_available
 715              	.LVL45:
 103:Core/Src/main.c ****     {
 716              		.loc 1 103 7 view .LVU171
 717 0020 0028     		cmp	r0, #0
 718 0022 FBD0     		beq	.L38
 719              	.LBB11:
 105:Core/Src/main.c ****       uint32_t wcode = getCode();
 720              		.loc 1 105 7 is_stmt 1 view .LVU172
 105:Core/Src/main.c ****       uint32_t wcode = getCode();
 721              		.loc 1 105 21 is_stmt 0 view .LVU173
 722 0024 1D4E     		ldr	r6, .L42+4
 723 0026 0024     		movs	r4, #0
 724 0028 3470     		strb	r4, [r6]
 106:Core/Src/main.c ****       wig_flag_inrt = 1;
 725              		.loc 1 106 7 is_stmt 1 view .LVU174
 106:Core/Src/main.c ****       wig_flag_inrt = 1;
 726              		.loc 1 106 24 is_stmt 0 view .LVU175
 727 002a FFF7FEFF 		bl	getCode
 728              	.LVL46:
 729 002e 0546     		mov	r5, r0
 730              	.LVL47:
 107:Core/Src/main.c **** 
 731              		.loc 1 107 7 is_stmt 1 view .LVU176
 107:Core/Src/main.c **** 
 732              		.loc 1 107 21 is_stmt 0 view .LVU177
 733 0030 0123     		movs	r3, #1
 734 0032 3370     		strb	r3, [r6]
 109:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 735              		.loc 1 109 7 is_stmt 1 view .LVU178
 736 0034 1A4E     		ldr	r6, .L42+8
 737 0036 2246     		mov	r2, r4
 738 0038 4FF48041 		mov	r1, #16384
 739 003c 3046     		mov	r0, r6
 740              	.LVL48:
 109:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GreenLed_2_Pin, RESET);
 741              		.loc 1 109 7 is_stmt 0 view .LVU179
 742 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 743              	.LVL49:
 110:Core/Src/main.c **** 
 744              		.loc 1 110 7 is_stmt 1 view .LVU180
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 24


 745 0042 2246     		mov	r2, r4
 746 0044 4FF40041 		mov	r1, #32768
 747 0048 3046     		mov	r0, r6
 748 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 749              	.LVL50:
 112:Core/Src/main.c ****         char s[] = "Door was opened by key. Key ID: ";
 750              		.loc 1 112 7 view .LVU181
 112:Core/Src/main.c ****         char s[] = "Door was opened by key. Key ID: ";
 751              		.loc 1 112 9 is_stmt 0 view .LVU182
 752 004e 154B     		ldr	r3, .L42+12
 753 0050 9D42     		cmp	r5, r3
 754 0052 E0D1     		bne	.L39
 755              	.LBB10:
 113:Core/Src/main.c ****         char code[16];
 756              		.loc 1 113 9 is_stmt 1 view .LVU183
 113:Core/Src/main.c ****         char code[16];
 757              		.loc 1 113 14 is_stmt 0 view .LVU184
 758 0054 0DF1140C 		add	ip, sp, #20
 759 0058 134C     		ldr	r4, .L42+16
 760 005a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 761 005c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 762 0060 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 763 0062 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 764 0066 2368     		ldr	r3, [r4]
 765 0068 8CF80030 		strb	r3, [ip]
 114:Core/Src/main.c ****         sprintf(code,"%lu", wcode);
 766              		.loc 1 114 9 is_stmt 1 view .LVU185
 115:Core/Src/main.c **** 
 767              		.loc 1 115 9 view .LVU186
 768 006c 2A46     		mov	r2, r5
 769 006e 0F49     		ldr	r1, .L42+20
 770 0070 01A8     		add	r0, sp, #4
 771 0072 FFF7FEFF 		bl	sprintf
 772              	.LVL51:
 117:Core/Src/main.c ****         strcat(s, ".\r\n");
 773              		.loc 1 117 9 view .LVU187
 774 0076 05AC     		add	r4, sp, #20
 775 0078 01A9     		add	r1, sp, #4
 776 007a 2046     		mov	r0, r4
 777 007c FFF7FEFF 		bl	strcat
 778              	.LVL52:
 118:Core/Src/main.c ****         UART_Printf(s);
 779              		.loc 1 118 9 view .LVU188
 780 0080 2046     		mov	r0, r4
 781 0082 FFF7FEFF 		bl	strlen
 782              	.LVL53:
 783 0086 0346     		mov	r3, r0
 784 0088 094A     		ldr	r2, .L42+24
 785 008a 1068     		ldr	r0, [r2]
 786 008c E050     		str	r0, [r4, r3]	@ unaligned
 119:Core/Src/main.c ****       }
 787              		.loc 1 119 9 view .LVU189
 788 008e 2046     		mov	r0, r4
 789 0090 FFF7FEFF 		bl	UART_Printf
 790              	.LVL54:
 791              	.LBE10:
 792 0094 C2E7     		b	.L38
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 25


 793              	.L43:
 794 0096 00BF     		.align	2
 795              	.L42:
 796 0098 08000000 		.word	.LC5
 797 009c 00000000 		.word	.LANCHOR1
 798 00a0 000C0140 		.word	1073810432
 799 00a4 89B4BF00 		.word	12563593
 800 00a8 38000000 		.word	.LC2
 801 00ac 00000000 		.word	.LC3
 802 00b0 04000000 		.word	.LC4
 803              	.LBE11:
 804              		.cfi_endproc
 805              	.LFE75:
 807              		.global	wig_flag_inrt
 808              		.global	huart1
 809              		.section	.bss.huart1,"aw",%nobits
 810              		.align	2
 811              		.set	.LANCHOR0,. + 0
 814              	huart1:
 815 0000 00000000 		.space	64
 815      00000000 
 815      00000000 
 815      00000000 
 815      00000000 
 816              		.section	.data.wig_flag_inrt,"aw"
 817              		.set	.LANCHOR1,. + 0
 820              	wig_flag_inrt:
 821 0000 01       		.byte	1
 822              		.text
 823              	.Letext0:
 824              		.file 3 "e:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_def
 825              		.file 4 "e:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.
 826              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xg.h"
 827              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 828              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 829              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 830              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 831              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 832              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 833              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 834              		.file 13 "e:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\lib\\gcc\\arm-none-eabi\\10.2.1\\inc
 835              		.file 14 "e:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\stdio.h"
 836              		.file 15 "e:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\string.h"
 837              		.file 16 "Core/Inc/wiegand.h"
 838              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 839              		.file 18 "<built-in>"
 840              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:212    .text.MX_GPIO_Init:000000e8 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:221    .text.UART_Printf:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:228    .text.UART_Printf:00000000 UART_Printf
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:294    .text.UART_Printf:00000038 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:299    .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:306    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:313    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:428    .text.HAL_GPIO_EXTI_Callback:00000078 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:436    .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:443    .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:475    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:481    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:536    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:542    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:549    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:652    .rodata.main.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:665    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:672    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:796    .text.main:00000098 $d
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:820    .data.wig_flag_inrt:00000000 wig_flag_inrt
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:814    .bss.huart1:00000000 huart1
C:\Users\Admin\AppData\Local\Temp\cch6XtMT.s:810    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
vsnprintf
strlen
HAL_UART_Transmit
ReadD0
ReadD1
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
wig_available
getCode
sprintf
strcat
