

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Thu Oct 16 00:21:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                        |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1       |  1202718816|  1202718816|  37584963|          -|          -|    32|        no|
        | + VITIS_LOOP_11_2      |    37584960|    37584960|    147392|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_12_3    |      147390|      147390|       578|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_15_4  |         576|         576|         9|          -|          -|    64|        no|
        +------------------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     326|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|     311|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     311|     436|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_233_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln11_fu_284_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln12_fu_318_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_407_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln17_1_fu_381_p2  |         +|   0|  0|  22|          22|          22|
    |add_ln17_2_fu_391_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln17_fu_354_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln20_2_fu_302_p2  |         +|   0|  0|  28|          21|          21|
    |add_ln20_fu_251_p2    |         +|   0|  0|  23|          16|          16|
    |sub_ln17_1_fu_375_p2  |         -|   0|  0|  22|          22|          22|
    |sub_ln17_fu_344_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln20_1_fu_272_p2  |         -|   0|  0|  28|          21|          21|
    |sub_ln20_fu_209_p2    |         -|   0|  0|  22|          15|          15|
    |icmp_ln10_fu_227_p2   |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln11_fu_278_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln12_fu_312_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln15_fu_401_p2   |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 326|         219|         184|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_4_reg_156  |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         15|    1|         15|
    |ic_reg_145     |   9|          2|    7|         14|
    |oc_fu_68       |   9|          2|    6|         12|
    |x_reg_134      |   9|          2|    8|         16|
    |y_reg_123      |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 110|         25|   62|        137|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_4_reg_156               |  32|   0|   32|          0|
    |acc_reg_447                 |  32|   0|   32|          0|
    |add_ln10_reg_437            |   6|   0|    6|          0|
    |add_ln11_reg_465            |   8|   0|    8|          0|
    |add_ln12_reg_483            |   8|   0|    8|          0|
    |add_ln15_reg_501            |   7|   0|    7|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |conv2_weights_load_reg_511  |  32|   0|   32|          0|
    |feat1_load_reg_506          |  32|   0|   32|          0|
    |feat2_addr_reg_475          |  21|   0|   21|          0|
    |ic_reg_145                  |   7|   0|    7|          0|
    |mul_reg_521                 |  32|   0|   32|          0|
    |oc_fu_68                    |   6|   0|    6|          0|
    |sext_ln17_reg_424           |  16|   0|   16|          0|
    |sub_ln20_1_reg_457          |  21|   0|   21|          0|
    |tmp_s_reg_429               |   5|   0|   11|          6|
    |x_reg_134                   |   8|   0|    8|          0|
    |y_reg_123                   |   8|   0|    8|          0|
    |zext_ln20_2_reg_452         |   8|   0|   17|          9|
    |zext_ln20_4_reg_470         |   8|   0|   22|         14|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 311|   0|  340|         29|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_704_p_din0       |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_704_p_din1       |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_704_p_opcode     |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_704_p_dout0      |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_704_p_ce         |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_708_p_din0       |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_708_p_din1       |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_708_p_dout0      |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_708_p_ce         |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_q0                |   in|   32|   ap_memory|          feat1|         array|
|feat2_address0          |  out|   21|   ap_memory|          feat2|         array|
|feat2_ce0               |  out|    1|   ap_memory|          feat2|         array|
|feat2_we0               |  out|    1|   ap_memory|          feat2|         array|
|feat2_d0                |  out|   32|   ap_memory|          feat2|         array|
+------------------------+-----+-----+------------+---------------+--------------+

