I 000046 55 1206          1630072400182 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630072400186 2021.08.27 16:53:20)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0503560353535410570e165a560307030c02010304)
	(_ent
		(_time 1630072400172)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630072400236 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630072400237 2021.08.27 16:53:20)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 44431246451213534413561e1042114247424c4340)
	(_ent
		(_time 1630072400226)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630072400273 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630072400274 2021.08.27 16:53:20)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6365656365346375376771383b6537656665376535)
	(_ent
		(_time 1630072400257)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1498          1630072400303 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630072400304 2021.08.27 16:53:20)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8285d28c85d5d1948a8491d9d78487858087d48181)
	(_ent
		(_time 1630072400292)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__206(_arch 1 0 206(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__207(_arch 2 0 207(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__208(_arch 3 0 208(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000046 55 1206          1630073419677 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630073419678 2021.08.27 17:10:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 717e797023272064237a622e227773777876757770)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630073419685 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630073419686 2021.08.27 17:10:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 717f7c70752726667126632b257724777277797675)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630073419699 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630073419700 2021.08.27 17:10:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 818edc8f85d68197d58593dad987d5878487d587d7)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1498          1630073419709 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630073419710 2021.08.27 17:10:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 909e9b9f95c7c386989683cbc59695979295c69393)
	(_ent
		(_time 1630072400291)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__206(_arch 1 0 206(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__207(_arch 2 0 207(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__208(_arch 3 0 208(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630073419716 en
(_unit VHDL(enable 0 215(en 0 220))
	(_version ve4)
	(_time 1630073419717 2021.08.27 17:10:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 909f9c9fc5c7c58693c5d3cac4969596c596919692)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 221(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 221(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__225(_arch 1 0 225(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630076521880 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630076521881 2021.08.27 18:02:01)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6c3f3b6c6c3a3d793e677f333f6a6e6a656b686a6d)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630076521893 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630076521894 2021.08.27 18:02:01)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7c2e2e7d2a2a2b6b7c2b6e26287a297a7f7a747b78)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630076521901 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630076521902 2021.08.27 18:02:01)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7c2f7e7d2a2b7c6a28786e27247a287a797a287a2a)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000043 55 1093          1630076521932 en
(_unit VHDL(enable 0 215(en 0 221))
	(_version ve4)
	(_time 1630076521933 2021.08.27 18:02:01)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9bc8c8949cccce8d98ced8c1cf9d9e9dce9d9a9d99)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 222(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 222(_arch(_uni))))
		(_prcs
			(line__224(_arch 0 0 224(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__226(_arch 1 0 226(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630076608439 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630076608440 2021.08.27 18:03:28)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8f8d8f818ad9de9add849cd0dc898d8986888b898e)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630076608449 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630076608450 2021.08.27 18:03:28)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8f8c8a81dcd9d8988fd89dd5db89da898c8987888b)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630076608455 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630076608456 2021.08.27 18:03:28)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9e9ccb91cec99e88ca9a8cc5c698ca989b98ca98c8)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000043 55 1093          1630076608539 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630076608540 2021.08.27 18:03:28)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code edefe9beecbab8fbeeb8aeb7b9ebe8ebb8ebecebef)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630076708544 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630076708545 2021.08.27 18:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8dd884838adbdc98df869ed2de8b8f8b848a898b8c)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630076708553 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630076708554 2021.08.27 18:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9cc89093cacacb8b9ccb8ec6c89ac99a9f9a949b98)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630076708559 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630076708560 2021.08.27 18:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9cc9c093cacb9c8ac8988ec7c49ac89a999ac89aca)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630076708566 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630076708567 2021.08.27 18:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code acf8a6fbfafbffbaa4afbff7f9aaa9abaea9faafaf)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630076708600 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630076708601 2021.08.27 18:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cb9ec69ecc9c9eddc89e88919fcdcecd9ecdcacdc9)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630076719530 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630076719531 2021.08.27 18:05:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 85d5878bd3d3d490d78e96dad68387838c82818384)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630076719542 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630076719543 2021.08.27 18:05:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 85d4828b85d3d29285d297dfd183d08386838d8281)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630076719548 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630076719549 2021.08.27 18:05:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 94c4c39b95c39482c09086cfcc92c0929192c092c2)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630076719555 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630076719556 2021.08.27 18:05:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 94c5959b95c3c7829c9787cfc19291939691c29797)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630076719561 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630076719562 2021.08.27 18:05:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 94c4929bc5c3c18297c1d7cec0929192c192959296)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630076953441 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630076953442 2021.08.27 18:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3739333263616622653c2468643135313e30333136)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630076953450 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630076953451 2021.08.27 18:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 37383632356160203760256d6331623134313f3033)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630076953456 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630076953457 2021.08.27 18:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 46481744451146501242541d1e4012404340124010)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630076953465 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630076953466 2021.08.27 18:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 46494144451115504e45551d134043414443104545)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630076953471 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630076953472 2021.08.27 18:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 56585655050103405503150c025053500350575054)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630077597183 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630077597184 2021.08.27 18:19:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cdcecb98ca9b9cd89fc6de929ecbcfcbc4cac9cbcc)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630077597192 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630077597193 2021.08.27 18:19:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dddfde8f8c8b8acadd8acf8789db88dbdedbd5dad9)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630077597200 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630077597201 2021.08.27 18:19:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ddde8e8f8c8addcb89d9cf8685db89dbd8db89db8b)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630077597209 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630077597210 2021.08.27 18:19:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code eceee9bfbabbbffae4efffb7b9eae9ebeee9baefef)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630077597216 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630077597217 2021.08.27 18:19:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ecefeebfeabbb9faefb9afb6b8eae9eab9eaedeaee)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630077619859 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630077619860 2021.08.27 18:20:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d396c6d6a3b3c783f667e323e6b6f6b646a696b6c)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630077619867 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630077619868 2021.08.27 18:20:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d38696d3c3b3a7a6d3a7f37396b386b6e6b656a69)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630077619873 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630077619874 2021.08.27 18:20:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d39396d3c3a6d7b39697f36356b396b686b396b3b)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630077619879 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630077619880 2021.08.27 18:20:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7c297e7d2a2b2f6a747f6f27297a797b7e792a7f7f)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630077619885 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630077619886 2021.08.27 18:20:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7c28797d7a2b296a7f293f26287a797a297a7d7a7e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630077646455 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630077646456 2021.08.27 18:20:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4e49474c48181f5b1c455d111d484c4847494a484f)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630077646464 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630077646465 2021.08.27 18:20:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4e48424c1e1819594e195c141a481b484d4846494a)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630077646470 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630077646471 2021.08.27 18:20:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5e59025d0e095e480a5a4c0506580a585b580a5808)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630077646476 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630077646477 2021.08.27 18:20:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5e58545d0e090d48565d4d050b585b595c5b085d5d)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630077646483 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630077646484 2021.08.27 18:20:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5e59535d5e090b485d0b1d040a585b580b585f585c)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630077660837 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630077660838 2021.08.27 18:21:00)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7576747423232460277e662a267377737c72717374)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630077660846 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630077660847 2021.08.27 18:21:00)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8587818b85d3d29285d297dfd183d08386838d8281)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630077660852 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630077660853 2021.08.27 18:21:00)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8586d18b85d28593d18197dedd83d1838083d183d3)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630077660859 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630077660860 2021.08.27 18:21:00)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9597979a95c2c6839d9686cec09390929790c39696)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630077660866 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630077660867 2021.08.27 18:21:00)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9596909ac5c2c08396c0d6cfc1939093c093949397)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630077712195 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630077712196 2021.08.27 18:21:52)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 15121d1243434400471e064a461317131c12111314)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630077712206 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630077712207 2021.08.27 18:21:52)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 24222920257273332473367e7022712227222c2320)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630077712212 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630077712213 2021.08.27 18:21:52)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 24237920257324327020367f7c2270222122702272)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630077712218 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630077712219 2021.08.27 18:21:52)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 24222f20257377322c27377f712221232621722727)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630077712224 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630077712225 2021.08.27 18:21:52)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 34333831656361223761776e603231326132353236)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078137166 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078137167 2021.08.27 18:28:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 1e111a1918484f0b4c150d414d181c1817191a181f)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078137188 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078137189 2021.08.27 18:28:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3d333c386c6b6a2a3d6a2f67693b683b3e3b353a39)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630078137197 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078137198 2021.08.27 18:28:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3d326c386c6a3d2b69392f66653b693b383b693b6b)
	(_ent
		(_time 1630072400256)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078137205 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078137206 2021.08.27 18:28:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4c424b4e1a1b1f5a444f5f17194a494b4e491a4f4f)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078137214 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078137215 2021.08.27 18:28:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4c434c4e4a1b195a4f190f16184a494a194a4d4a4e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078286137 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078286138 2021.08.27 18:31:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0654550053505713540d1559550004000f01020007)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078286145 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078286146 2021.08.27 18:31:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 16454011154041011641044c4210431015101e1112)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630078286151 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078286152 2021.08.27 18:31:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 16441011154116004212044d4e1042101310421040)
	(_ent
		(_time 1630078286149)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078286168 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078286169 2021.08.27 18:31:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 26757622257175302e25357d732023212423702525)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078286175 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078286176 2021.08.27 18:31:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 35676230656260233660766f613330336033343337)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078307822 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078307823 2021.08.27 18:31:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code bebae9eab8e8efabecb5ade1edb8bcb8b7b9bab8bf)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078307831 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078307832 2021.08.27 18:31:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cdc89f989c9b9adacd9adf9799cb98cbcecbc5cac9)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3025          1630078307837 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078307838 2021.08.27 18:31:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cdc9cf989c9acddb99c9df9695cb99cbc8cb99cb9b)
	(_ent
		(_time 1630078307835)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int enable -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(7)(8)(9))(_sens(4)(0)(1)(2)(3)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078307845 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078307846 2021.08.27 18:31:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ddd8898f8c8a8ecbd5dece8688dbd8dadfd88bdede)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078307852 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078307853 2021.08.27 18:31:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ddd98e8fdc8a88cbde889e8789dbd8db88dbdcdbdf)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078336349 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078336350 2021.08.27 18:32:16)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 313e663463676024633a226e623733373836353730)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078336359 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078336360 2021.08.27 18:32:16)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 313f6334356766263166236b653764373237393635)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078336365 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078336366 2021.08.27 18:32:16)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 414e4343451641571545531a194715474447154717)
	(_ent
		(_time 1630078336363)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078336372 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078336373 2021.08.27 18:32:16)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 414f1543451612574942521a144744464344174242)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078336379 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078336380 2021.08.27 18:32:16)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 505f0353050705465305130a045655560556515652)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078356170 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078356171 2021.08.27 18:32:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 96c5c499c3c0c783c49d85c9c59094909f91929097)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078356177 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078356178 2021.08.27 18:32:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a5f7f2f2a5f3f2b2a5f2b7fff1a3f0a3a6a3ada2a1)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078356183 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078356184 2021.08.27 18:32:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a5f6a2f2a5f2a5b3f1a1b7fefda3f1a3a0a3f1a3f3)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078356200 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078356201 2021.08.27 18:32:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code b5e7e4e1b5e2e6a3bdb6a6eee0b3b0b2b7b0e3b6b6)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078356207 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078356208 2021.08.27 18:32:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c4979291959391d2c791879e90c2c1c291c2c5c2c6)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078378900 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078378901 2021.08.27 18:32:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6466606433323571366f773b376266626d63606265)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078378907 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078378908 2021.08.27 18:32:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 74777575752223637423662e2072217277727c7370)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078378913 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078378914 2021.08.27 18:32:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 74762575752374622070662f2c7220727172207222)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1753          1630078378921 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 203))
	(_version ve4)
	(_time 1630078378922 2021.08.27 18:32:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 74777375752327627c77672f217271737671227777)
	(_ent
		(_time 1630072400291)
	)
	(_inst enablee 0 207(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 199(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 199(_ent(_out))))
		(_port(_int address2 2 0 199(_ent(_out))))
		(_port(_int address3 2 0 199(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 204(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 204(_arch(_uni))))
		(_sig(_int x -1 0 205(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__209(_arch 1 0 209(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(2(d_4_0)))(_sens(0(d_25_21))))))
			(line__210(_arch 2 0 210(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(3(d_4_0)))(_sens(0(d_20_16))))))
			(line__211(_arch 3 0 211(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(4(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078378927 en
(_unit VHDL(enable 0 215(en 0 223))
	(_version ve4)
	(_time 1630078378928 2021.08.27 18:32:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8381838dd5d4d69580d6c0d9d7858685d685828581)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 224(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 224(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__228(_arch 1 0 228(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078653851 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078653852 2021.08.27 18:37:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d6c6b6d6a3b3c783f667e323e6b6f6b646a696b6c)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078653859 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078653860 2021.08.27 18:37:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d6d6e6d3c3b3a7a6d3a7f37396b386b6e6b656a69)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078653870 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078653871 2021.08.27 18:37:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7d7c2e7c2c2a7d6b29796f26257b297b787b297b2b)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000043 55 1093          1630078653894 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630078653895 2021.08.27 18:37:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9c9d9e939acbc98a9fc9dfc6c89a999ac99a9d9a9e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078665958 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078665959 2021.08.27 18:37:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code baedbdeeb8ecebafe8b1a9e5e9bcb8bcb3bdbebcbb)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078665967 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078665968 2021.08.27 18:37:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code baecb8eeeeecedadbaeda8e0eebcefbcb9bcb2bdbe)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078665973 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078665974 2021.08.27 18:37:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ca9d989f9e9dcadc9eced89192cc9ecccfcc9ecc9c)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000043 55 1093          1630078665997 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630078665998 2021.08.27 18:37:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code da8dd988de8d8fccd98f99808edcdfdc8fdcdbdcd8)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078725090 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078725091 2021.08.27 18:38:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code afa1faf8aaf9febafda4bcf0fca9ada9a6a8aba9ae)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078725097 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078725098 2021.08.27 18:38:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code bfb0efebece9e8a8bfe8ade5ebb9eab9bcb9b7b8bb)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078725103 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078725104 2021.08.27 18:38:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code bfb1bfebece8bfa9ebbbade4e7b9ebb9bab9ebb9e9)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000043 55 1093          1630078725112 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630078725113 2021.08.27 18:38:45)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cfc19e9acc989ad9cc9a8c959bc9cac99ac9cec9cd)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630078743975 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630078743976 2021.08.27 18:39:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7a287c7b782c2b6f28716925297c787c737d7e7c7b)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630078743983 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630078743984 2021.08.27 18:39:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7a29797b2e2c2d6d7a2d68202e7c2f7c797c727d7e)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630078743991 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630078743992 2021.08.27 18:39:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8ad8d984dedd8a9cde8e98d1d28cde8c8f8cde8cdc)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1663          1630078744054 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630078744055 2021.08.27 18:39:04)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c89bcd9dc59f9bdec0cadb939dcecdcfcacd9ecbcb)
	(_ent
		(_time 1630078653873)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int op 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630078744105 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630078744106 2021.08.27 18:39:04)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f7a5f5a7a5a0a2e1f4a2b4ada3f1f2f1a2f1f6f1f5)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630079523983 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630079523984 2021.08.27 18:52:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5a0e0e59580c0b4f08514905095c585c535d5e5c5b)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630079523990 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630079523991 2021.08.27 18:52:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6a3f3b6a3e3c3d7d6a3d78303e6c3f6c696c626d6e)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630079523998 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630079523999 2021.08.27 18:52:03)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6a3e6b6a3e3d6a7c3e6e7831326c3e6c6f6c3e6c3c)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1663          1630079524011 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630079524012 2021.08.27 18:52:04)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 792c2e78752e2a6f717b6a222c7f7c7e7b7c2f7a7a)
	(_ent
		(_time 1630078653873)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int op 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630079524030 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630079524031 2021.08.27 18:52:04)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 89ddd987d5dedc9f8adccad3dd8f8c8fdc8f888f8b)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080308501 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080308502 2021.08.27 19:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code edb9eabeeabbbcf8bfe6feb2beebefebe4eae9ebec)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080308510 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080308511 2021.08.27 19:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code edb8efbebcbbbafaedbaffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2977          1630080308517 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080308518 2021.08.27 19:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code fda9afadacaafdeba9f9efa6a5fba9fbf8fba9fbab)
	(_ent
		(_time 1630078336362)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int op -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080308528 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080308529 2021.08.27 19:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code fda8f9adacaaaeebf5ffeea6a8fbf8fafff8abfefe)
	(_ent
		(_time 1630080308526)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080308539 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080308540 2021.08.27 19:05:08)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0d590f0b0c5a581b0e584e57590b080b580b0c0b0f)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080437445 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080437446 2021.08.27 19:07:17)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 97c0c398c3c1c682c59c84c8c49195919e90939196)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080437452 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080437453 2021.08.27 19:07:17)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 97c1c69895c1c08097c085cdc391c29194919f9093)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080437461 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080437462 2021.08.27 19:07:17)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a6f1a7f1a5f1a6b0f2a2b4fdfea0f2a0a3a0f2a0f0)
	(_ent
		(_time 1630080437459)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630080437467 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080437468 2021.08.27 19:07:17)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a6f0f1f1a5f1f5b0aea4b5fdf3a0a3a1a4a3f0a5a5)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(opcode))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080437485 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080437486 2021.08.27 19:07:17)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c6919693959193d0c593859c92c0c3c093c0c7c0c4)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080451528 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080451529 2021.08.27 19:07:31)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 95c6919ac3c3c480c79e86cac69397939c92919394)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080451535 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080451536 2021.08.27 19:07:31)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a5f7a4f2a5f3f2b2a5f2b7fff1a3f0a3a6a3ada2a1)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080451544 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080451545 2021.08.27 19:07:31)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a5f6f4f2a5f2a5b3f1a1b7fefda3f1a3a0a3f1a3f3)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080451551 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080451552 2021.08.27 19:07:31)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code b4e6b3e0b5e3e7a2bcb6a7efe1b2b1b3b6b1e2b7b7)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080451564 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080451565 2021.08.27 19:07:31)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c497c491959391d2c791879e90c2c1c291c2c5c2c6)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080460716 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080460717 2021.08.27 19:07:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 787e7079232e296d2a736b272b7e7a7e717f7c7e79)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080460723 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080460724 2021.08.27 19:07:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 888f858685dedf9f88df9ad2dc8edd8e8b8e808f8c)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080460733 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080460734 2021.08.27 19:07:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 888ed58685df889edc8c9ad3d08edc8e8d8edc8ede)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080460739 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080460740 2021.08.27 19:07:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 989f939795cfcb8e909a8bc3cd9e9d9f9a9dce9b9b)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080460747 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080460748 2021.08.27 19:07:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 989e9497c5cfcd8e9bcddbc2cc9e9d9ecd9e999e9a)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080515611 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080515612 2021.08.27 19:08:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f3a1a4a3a3a5a2e6a1f8e0aca0f5f1f5faf4f7f5f2)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080515619 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080515620 2021.08.27 19:08:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f3a0a1a3f5a5a4e4f3a4e1a9a7f5a6f5f0f5fbf4f7)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080515627 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080515628 2021.08.27 19:08:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0251560405550214560610595a0456040704560454)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080515633 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080515634 2021.08.27 19:08:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 02500004055551140a001159570407050007540101)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080515640 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080515641 2021.08.27 19:08:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 025107045555571401574158560407045704030400)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080553986 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080553987 2021.08.27 19:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dadbde88d88c8bcf88d1c98589dcd8dcd3dddedcdb)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080553992 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080553993 2021.08.27 19:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dadadb888e8c8dcdda8dc8808edc8fdcd9dcd2ddde)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080554000 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080554001 2021.08.27 19:09:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dadb8b888e8ddacc8edec88182dc8edcdfdc8edc8c)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080554006 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080554007 2021.08.27 19:09:14)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e9e9eebae5bebaffe1ebfab2bcefeceeebecbfeaea)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080554015 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080554016 2021.08.27 19:09:14)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e9e8e9bab5bebcffeabcaab3bdefecefbcefe8efeb)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080764625 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080764626 2021.08.27 19:12:44)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code aafdf8fda8fcfbbff8a1b9f5f9aca8aca3adaeacab)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080764635 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080764636 2021.08.27 19:12:44)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code aafcfdfdfefcfdbdaafdb8f0feacffaca9aca2adae)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080764647 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080764648 2021.08.27 19:12:44)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code baedbdeeeeedbaaceebea8e1e2bceebcbfbceebcec)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080764653 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080764654 2021.08.27 19:12:44)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code baecebeeeeede9acb2b8a9e1efbcbfbdb8bfecb9b9)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080764665 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080764666 2021.08.27 19:12:44)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ca9d9c9fce9d9fdcc99f89909ecccfcc9fcccbccc8)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080791119 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080791120 2021.08.27 19:13:11)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 1f181a181a494e0a4d140c404c191d1916181b191e)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080791126 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080791127 2021.08.27 19:13:11)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2e282e2a7e7879392e793c747a287b282d2826292a)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080791134 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080791135 2021.08.27 19:13:11)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2e297e2a7e792e387a2a3c7576287a282b287a2878)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080791140 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080791141 2021.08.27 19:13:11)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2e28282a7e797d38262c3d757b282b292c2b782d2d)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080791148 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080791149 2021.08.27 19:13:11)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3e393f3b3e696b283d6b7d646a383b386b383f383c)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080836096 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080836097 2021.08.27 19:13:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d782d585838186c285dcc48884d1d5d1ded0d3d1d6)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080836103 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080836104 2021.08.27 19:13:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d783d085d58180c0d780c58d83d182d1d4d1dfd0d3)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080836112 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080836113 2021.08.27 19:13:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e7b2b0b4e5b0e7f1b3e3f5bcbfe1b3e1e2e1b3e1b1)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080836118 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080836119 2021.08.27 19:13:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e7b3e6b4e5b0b4f1efe5f4bcb2e1e2e0e5e2b1e4e4)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080836126 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080836127 2021.08.27 19:13:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f6a3f0a6a5a1a3e0f5a3b5aca2f0f3f0a3f0f7f0f4)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080870689 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080870690 2021.08.27 19:14:30)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f9fba9a9a3afa8ecabf2eaa6aafffbfff0fefdfff8)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080870695 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080870696 2021.08.27 19:14:30)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f9faaca9f5afaeeef9aeeba3adffacfffafff1fefd)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080870707 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080870708 2021.08.27 19:14:30)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 080a0e0e055f081e5c0c1a53500e5c0e0d0e5c0e5e)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080870715 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080870716 2021.08.27 19:14:30)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 080b580e055f5b1e000a1b535d0e0d0f0a0d5e0b0b)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080870725 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080870726 2021.08.27 19:14:30)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 181a4f1f454f4d0e1b4d5b424c1e1d1e4d1e191e1a)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080879356 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080879357 2021.08.27 19:14:39)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c9c99b9c939f98dc9bc2da969acfcbcfc0cecdcfc8)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080879362 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080879363 2021.08.27 19:14:39)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d9d88e8bd58f8eced98ecb838ddf8cdfdadfd1dedd)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080879370 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080879371 2021.08.27 19:14:39)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d9d9de8bd58ed9cf8dddcb8281df8ddfdcdf8ddf8f)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080879376 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080879377 2021.08.27 19:14:39)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e8e9b9bbe5bfbbfee0eafbb3bdeeedefeaedbeebeb)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080879384 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080879385 2021.08.27 19:14:39)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e8e8bebbb5bfbdfeebbdabb2bceeedeebdeee9eeea)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080897375 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080897376 2021.08.27 19:14:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 386c3a3d636e692d6a332b676b3e3a3e313f3c3e39)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080897382 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080897383 2021.08.27 19:14:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 386d3f3d356e6f2f386f2a626c3e6d3e3b3e303f3c)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080897390 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080897391 2021.08.27 19:14:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 386c6f3d356f382e6c3c2a63603e6c3e3d3e6c3e6e)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080897396 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080897397 2021.08.27 19:14:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 481d494a451f1b5e404a5b131d4e4d4f4a4d1e4b4b)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080897406 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080897407 2021.08.27 19:14:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 481c4e4a151f1d5e4b1d0b121c4e4d4e1d4e494e4a)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630080919264 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630080919265 2021.08.27 19:15:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code abada2fcaafdfabef9a0b8f4f8ada9ada2acafadaa)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630080919272 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630080919273 2021.08.27 19:15:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code bbbcb7efecedecacbbeca9e1efbdeebdb8bdb3bcbf)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630080919282 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630080919283 2021.08.27 19:15:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cbcd979e9c9ccbdd9fcfd99093cd9fcdcecd9fcd9d)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630080919288 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630080919289 2021.08.27 19:15:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cbccc19e9c9c98ddc3c9d8909ecdceccc9ce9dc8c8)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630080919297 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630080919298 2021.08.27 19:15:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dadcd788de8d8fccd98f99808edcdfdc8fdcdbdcd8)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081068394 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081068395 2021.08.27 19:17:48)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4042174213161155124b531f134642464947444641)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081068401 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081068402 2021.08.27 19:17:48)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 40431242451617574017521a144615464346484744)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081068408 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081068409 2021.08.27 19:17:48)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 50525253550750460454420b085604565556045606)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081068414 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081068415 2021.08.27 19:17:48)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 50530453550703465852430b055655575255065353)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081068423 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081068424 2021.08.27 19:17:48)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5f5d0c5c5c080a495c0a1c050b595a590a595e595d)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081077486 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081077487 2021.08.27 19:17:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c6c7c593939097d394cdd59995c0c4c0cfc1c2c0c7)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081077493 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081077494 2021.08.27 19:17:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c6c6c093c59091d1c691d49c92c093c0c5c0cec1c2)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081077501 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081077502 2021.08.27 19:17:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d5d48387d582d5c381d1c78e8dd381d3d0d381d383)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081077507 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081077508 2021.08.27 19:17:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d5d5d587d58286c3ddd7c68e80d3d0d2d7d083d6d6)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081077516 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081077517 2021.08.27 19:17:57)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d5d4d287858280c3d680968f81d3d0d380d3d4d3d7)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081087526 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081087527 2021.08.27 19:18:07)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f5fafda5a3a3a4e0a7fee6aaa6f3f7f3fcf2f1f3f4)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081087533 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081087534 2021.08.27 19:18:07)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 050b5003055352120552175f5103500306030d0201)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081087541 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081087542 2021.08.27 19:18:07)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 050a0003055205135101175e5d0351030003510353)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081087549 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081087550 2021.08.27 19:18:07)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 141a4713154347021c16074f411211131611421717)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081087560 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081087561 2021.08.27 19:18:07)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 141b4013454341021741574e401211124112151216)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081115733 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081115734 2021.08.27 19:18:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2026292473767135722b337f732622262927242621)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081115740 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081115741 2021.08.27 19:18:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 30373c35356667273067226a643665363336383734)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081115747 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081115748 2021.08.27 19:18:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 30366c35356730266434226b683664363536643666)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081115753 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081115754 2021.08.27 19:18:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3f38353a6c686c29373d2c646a393a383d3a693c3c)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081115762 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081115763 2021.08.27 19:18:35)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3f39323a3c686a293c6a7c656b393a396a393e393d)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081122413 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081122414 2021.08.27 19:18:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4044434213161155124b531f134642464947444641)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081122420 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081122421 2021.08.27 19:18:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 40454642451617574017521a144615464346484744)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081122428 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081122429 2021.08.27 19:18:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4f4b194d1c184f591b4b5d1417491b494a491b4919)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081122434 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081122435 2021.08.27 19:18:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4f4a4f4d1c181c59474d5c141a494a484d4a194c4c)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081122444 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081122445 2021.08.27 19:18:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5f5b585c5c080a495c0a1c050b595a590a595e595d)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081155588 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081155589 2021.08.27 19:19:15)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d384d181838582c681d8c08c80d5d1d5dad4d7d5d2)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081155595 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081155596 2021.08.27 19:19:15)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e3b5e4b0e5b5b4f4e3b4f1b9b7e5b6e5e0e5ebe4e7)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081155604 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081155605 2021.08.27 19:19:15)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e3b4b4b0e5b4e3f5b7e7f1b8bbe5b7e5e6e5b7e5b5)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081155610 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081155611 2021.08.27 19:19:15)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e3b5e2b0e5b4b0f5ebe1f0b8b6e5e6e4e1e6b5e0e0)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081155620 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081155621 2021.08.27 19:19:15)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f3a4f5a3a5a4a6e5f0a6b0a9a7f5f6f5a6f5f2f5f1)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081362363 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081362364 2021.08.27 19:22:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 91c4c29ec3c7c084c39a82cec29793979896959790)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081362370 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081362371 2021.08.27 19:22:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 91c5c79e95c7c68691c683cbc597c4979297999695)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081362381 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081362382 2021.08.27 19:22:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a0f5a6f7a5f7a0b6f4a4b2fbf8a6f4a6a5a6f4a6f6)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081362387 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081362388 2021.08.27 19:22:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a0f4f0f7a5f7f3b6a8a2b3fbf5a6a5a7a2a5f6a3a3)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081362399 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081362400 2021.08.27 19:22:42)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code b0e5e7e4e5e7e5a6b3e5f3eae4b6b5b6e5b6b1b6b2)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081376009 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081376010 2021.08.27 19:22:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d9dfd88b838f88cc8bd2ca868adfdbdfd0dedddfd8)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081376015 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081376016 2021.08.27 19:22:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d9dedd8bd58f8eced98ecb838ddf8cdfdadfd1dedd)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081376025 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081376026 2021.08.27 19:22:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e9efbdbae5bee9ffbdedfbb2b1efbdefecefbdefbf)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081376031 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081376032 2021.08.27 19:22:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e9eeebbae5bebaffe1ebfab2bcefeceeebecbfeaea)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081376040 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081376041 2021.08.27 19:22:56)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f9fffca9a5aeaceffaacbaa3adfffcffacfff8fffb)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081399287 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081399288 2021.08.27 19:23:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cbc8989eca9d9ade99c0d89498cdc9cdc2cccfcdca)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081399294 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081399295 2021.08.27 19:23:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cbc99d9e9c9d9cdccb9cd9919fcd9ecdc8cdc3cccf)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 2981          1630081399301 ram
(_unit VHDL(memory 0 159(ram 0 169))
	(_version ve4)
	(_time 1630081399302 2021.08.27 19:23:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dad9dc888e8ddacc8edec88182dc8edcdfdc8edc8c)
	(_ent
		(_time 1630080437458)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_port(_int opcode -1 0 162(_ent(_in))))
		(_port(_int output1 1 0 163(_ent(_out))))
		(_port(_int output2 1 0 163(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 170(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 170(_array 2((_to i 0 i 31)))))
		(_sig(_int ram_data 3 0 171(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__180(_arch 0 0 180(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081399307 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630081399308 2021.08.27 19:23:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dad88a888e8d89ccd2d8c9818fdcdfddd8df8cd9d9)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081399316 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630081399317 2021.08.27 19:23:19)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code eae9bdb9eebdbffce9bfa9b0beecefecbfecebece8)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000046 55 1206          1630081533273 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630081533274 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2b2b2d2f2a7d7a3e79203874782d292d222c2f2d2a)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630081533282 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630081533283 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3b3a383e6c6d6c2c3b6c29616f3d6e3d383d333c3f)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630081533292 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630081533293 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3b3b683e6c6c3b2d6f382960633d6f3d3e3d6f3d6d)
	(_ent
		(_time 1630081533290)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630081533306 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630081533307 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4a4b4f481e1d195c424859111f4c4f4d484f1c4949)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630081533318 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630081533319 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 5a5a58595e0d0f4c590f19000e5c5f5c0f5c5b5c58)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630081533330 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630081533331 2021.08.27 19:25:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 69686d68693f3e7e6c697c336c6e6a6e606e6a6e6d)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630082021440 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630082021441 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 1745471043414602451c0448441115111e10131116)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630082021449 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630082021450 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 17444210154140001740054d4311421114111f1013)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630082021455 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630082021456 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 17451210154017014314054c4f1143111211431141)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630082021461 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630082021462 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 26757522257175302e24357d732023212423702525)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630082021467 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630082021468 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 26747222757173302573657c722023207320272024)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630082021473 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630082021474 2021.08.27 19:33:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 26757423297071312326337c232125212f21252122)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630082806781 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630082806782 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c795c392939196d295ccd49894c1c5c1cec0c3c1c6)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630082806787 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630082806788 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d784d685d58180c0d780c58d83d182d1d4d1dfd0d3)
	(_ent
		(_time 1630072400225)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630082806793 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630082806794 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d7858685d580d7c183d4c58c8fd183d1d2d183d181)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630082806799 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630082806800 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d784d085d58084c1dfd5c48c82d1d2d0d5d281d4d4)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630082806805 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630082806806 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e6b4e6b5b5b1b3f0e5b3a5bcb2e0e3e0b3e0e7e0e4)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630082806811 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630082806812 2021.08.27 19:46:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e6b5e0b4e9b0b1f1e3e6f3bce3e1e5e1efe1e5e1e2)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630082826771 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630082826772 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e7e3e5b4b3b1b6f2b5ecf4b8b4e1e5e1eee0e3e1e6)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630082826777 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630082826778 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e7e2e0b4e5b1b0f0e7b0f5bdb3e1b2e1e4e1efe0e3)
	(_ent
		(_time 1630082826775)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630082826783 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630082826784 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f7f3a0a7f5a0f7e1a3f4e5acaff1a3f1f2f1a3f1a1)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630082826789 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630082826790 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f7f2f6a7f5a0a4e1fff5e4aca2f1f2f0f5f2a1f4f4)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630082826795 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630082826796 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f7f3f1a7a5a0a2e1f4a2b4ada3f1f2f1a2f1f6f1f5)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630082826801 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630082826802 2021.08.27 19:47:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 06030101095051110306135c030105010f01050102)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630086253027 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630086253028 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code b1b1e2e5e3e7e0a4e3baa2eee2b7b3b7b8b6b5b7b0)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630086253040 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630086253041 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c1c09794c59796d6c196d39b95c794c7c2c7c9c6c5)
	(_ent
		(_time 1630082826774)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630086253046 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630086253047 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c1c1c794c596c1d795c2d39a99c795c7c4c795c797)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630086253052 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630086253053 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d0d18082d58783c6d8d2c38b85d6d5d7d2d586d3d3)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630086253058 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630086253059 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d0d08782858785c6d385938a84d6d5d685d6d1d6d2)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630086253064 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630086253065 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d0d18183d98687c7d5d0c58ad5d7d3d7d9d7d3d7d4)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 887           1630086253070 test
(_unit VHDL(testbench 0 274(test 0 277))
	(_version ve4)
	(_time 1630086253071 2021.08.27 20:44:13)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d0d18682d58687c7d480c28a84d685d6d3d6d8d7d4)
	(_ent
		(_time 1630086253068)
	)
	(_inst system1 0 282(_ent . system sys)
		(_port
			((machine_instruction)(machine_instruction))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 278(_array -1((_dto i 31 i 0)))))
		(_sig(_int machine_instruction 0 0 278(_arch(_uni))))
		(_sig(_int clk -1 0 279(_arch(_uni))))
		(_prcs
			(line__283(_arch 0 0 283(_assignment(_trgt(1))(_sens(1)))))
			(line__284(_arch 1 0 284(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test 2 -1)
)
I 000046 55 1206          1630091702109 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630091702110 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3738373263616622653c2468643135313e30333136)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630091702132 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630091702133 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 46484344451011514611541c1240134045404e4142)
	(_ent
		(_time 1630091702127)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630091702157 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630091702158 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 66693366653166703265743d3e6032606360326030)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1790          1630091702166 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630091702167 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 66686566653135706e64753d336063616463306565)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((op(d_5_0))(machine_instruction(d_31_26))))(_trgt(6(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630091702175 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630091702176 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 757a7174252220637620362f217370732073747377)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630091702182 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630091702183 2021.08.27 22:15:02)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 757b7775792322627075602f707276727c72767271)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630092125864 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630092125865 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7d7b747c7a2b2c682f766e222e7b7f7b747a797b7c)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630092125871 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630092125872 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 7d7a717c2c2b2a6a7d2a6f27297b287b7e7b757a79)
	(_ent
		(_time 1630091702126)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630092125877 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630092125878 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8c8ad082dadb8c9ad88f9ed7d48ad88a898ad88ada)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630092125883 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 205))
	(_version ve4)
	(_time 1630092125884 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8c8b8682dadbdf9a848e9fd7d98a898b8e89da8f8f)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 209(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 206(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 206(_arch(_uni))))
		(_sig(_int x -1 0 207(_arch(_uni))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__211(_arch 1 0 211(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__212(_arch 2 0 212(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__213(_arch 3 0 213(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630092125893 en
(_unit VHDL(enable 0 215(en 0 225))
	(_version ve4)
	(_time 1630092125894 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9c9a91939acbc98a9fc9dfc6c89a999ac99a9d9a9e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 226(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 226(_arch(_uni))))
		(_prcs
			(line__228(_arch 0 0 228(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__230(_arch 1 0 230(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630092125899 sys
(_unit VHDL(system 0 251(sys 0 256))
	(_version ve4)
	(_time 1630092125900 2021.08.27 22:22:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9c9b9792c6cacb8b999c89c6999b9f9b959b9f9b98)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 263(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 264(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 265(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 257(_arch(_uni))))
		(_sig(_int address2 1 0 257(_arch(_uni))))
		(_sig(_int address3 1 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 258(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 258(_arch(_uni))))
		(_sig(_int output2 2 0 258(_arch(_uni))))
		(_sig(_int input 2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 259(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 259(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630145373993 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630145373994 2021.08.28 13:09:33)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code faf4f3aaf8acabefa8f1e9a5a9fcf8fcf3fdfefcfb)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630145374238 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630145374239 2021.08.28 13:09:34)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f4fbf9a4f5a2a3e3f4a3e6aea0f2a1f2f7f2fcf3f0)
	(_ent
		(_time 1630091702126)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630145374343 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630145374344 2021.08.28 13:09:34)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 515f5452550651470555430a095705575457055707)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630145374458 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630145374459 2021.08.28 13:09:34)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cec19d9b9e999dd8c6ccdd959bc8cbc9cccb98cdcd)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630145374570 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630145374571 2021.08.28 13:09:34)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3c326b393a6b692a3f697f66683a393a693a3d3a3e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630145374754 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630145374755 2021.08.28 13:09:34)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f7f8a6a6f9a1a0e0f2f7e2adf2f0f4f0fef0f4f0f3)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630147854617 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630147854620 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ebebe8b8eabdbafeb9e0f8b4b8ede9ede2ecefedea)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630147854704 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630147854705 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 48494f4a451e1f5f481f5a121c4e1d4e4b4e404f4c)
	(_ent
		(_time 1630147854637)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630147854727 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630147854728 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 58580f5b550f584e0c5c4a03005e0c5e5d5e0c5e0e)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630147854754 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630147854755 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 77767676752024617f75642c227172707572217474)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630147854783 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630147854784 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 97979198c5c0c28194c2d4cdc3919291c291969195)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630147854830 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630147854831 2021.08.28 13:50:54)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c5c4c591c99392d2c0c5d09fc0c2c6c2ccc2c6c2c1)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630147885905 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630147885912 2021.08.28 13:51:25)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2c7e79282c7a7d397e273f737f2a2e2a252b282a2d)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630147886017 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630147886018 2021.08.28 13:51:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 99cac99695cfce8e99ce8bc3cd9fcc9f9a9f919e9d)
	(_ent
		(_time 1630147885940)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630147886045 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630147886046 2021.08.28 13:51:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a9fba9fea5fea9bffdadbbf2f1affdafacaffdafff)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630147886064 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630147886065 2021.08.28 13:51:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c89b9e9dc59f9bdec0cadb939dcecdcfcacd9ecbcb)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630147886095 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630147886096 2021.08.28 13:51:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e7b5b6b4b5b0b2f1e4b2a4bdb3e1e2e1b2e1e6e1e5)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630147886130 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630147886131 2021.08.28 13:51:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 06555001095051110306135c030105010f01050102)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630147906962 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630147906963 2021.08.28 13:51:46)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 62663562333433773069713d316460646b65666463)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630147907013 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630147907014 2021.08.28 13:51:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9194c39e95c7c68691c683cbc597c4979297999695)
	(_ent
		(_time 1630147885939)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630147907032 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630147907033 2021.08.28 13:51:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code b1b5b3e5b5e6b1a7e5b5a3eae9b7e5b7b4b7e5b7e7)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630147907053 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630147907054 2021.08.28 13:51:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c0c59495c59793d6c8c2d39b95c6c5c7c2c596c3c3)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630147907092 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630147907093 2021.08.28 13:51:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dfdb8c8ddc888ac9dc8a9c858bd9dad98ad9ded9dd)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630147907125 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630147907126 2021.08.28 13:51:47)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code fffaaaaea0a9a8e8faffeaa5faf8fcf8f6f8fcf8fb)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630147957786 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630147957787 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code efbfebbceab9befabde4fcb0bce9ede9e6e8ebe9ee)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630147957844 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630147957845 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2d7c2f297c7b7a3a2d7a3f77792b782b2e2b252a29)
	(_ent
		(_time 1630147957803)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630147957867 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630147957868 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3d6d6f386c6a3d2b69392f66653b693b383b693b6b)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630147957887 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630147957888 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4c1d484e1a1b1f5a444e5f17194a494b4e491a4f4f)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630147957913 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630147957914 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6c3c6f6c6a3b397a6f392f36386a696a396a6d6a6e)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630147957939 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630147957940 2021.08.28 13:52:37)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8bda8e84d0dddc9c8e8b9ed18e8c888c828c888c8f)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148066496 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148066497 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8e81da8088d8df9bdc859dd1dd888c8887898a888f)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148066554 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148066555 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ccc29d999a9a9bdbcc9bde9698ca99cacfcac4cbc8)
	(_ent
		(_time 1630148066510)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148066575 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148066576 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dcd3dd8e8a8bdcca88d8ce8784da88dad9da88da8a)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148066594 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148066595 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code fbf5acabacaca8edf3f9e8a0aefdfefcf9feadf8f8)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148066624 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148066625 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0b04580d0c5c5e1d085e48515f0d0e0d5e0d0a0d09)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148066680 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148066681 2021.08.28 13:54:26)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 49471c4a491f1e5e4c495c134c4e4a4e404e4a4e4d)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148298747 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148298748 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c8ccc09d939e99dd9ac3db979bcecacec1cfcccec9)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148298810 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148298811 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 06035300055051110651145c5200530005000e0102)
	(_ent
		(_time 1630148298764)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148298830 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148298831 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 25212021257225337121377e7d2371232023712373)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148298850 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148298851 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 35306630356266233d37266e603330323730633636)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148298880 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148298881 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 54500057050301425701170e005251520152555256)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148298909 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148298910 2021.08.28 13:58:18)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 74712674792223637174612e717377737d73777370)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148440883 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148440884 2021.08.28 14:00:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0407000253525511560f175b570206020d03000205)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148440943 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148440944 2021.08.28 14:00:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4341424145151454431451191745164540454b4447)
	(_ent
		(_time 1630148440897)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148440972 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148440973 2021.08.28 14:00:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6261336265356274366670393a6436646764366434)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148440995 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148440996 2021.08.28 14:00:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 72707573752521647a706129277477757077247171)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148441031 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148441032 2021.08.28 14:00:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code a1a2a1f6f5f6f4b7a2f4e2fbf5a7a4a7f4a7a0a7a3)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148441064 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148441065 2021.08.28 14:00:41)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code c0c2c694c99697d7c5c0d59ac5c7c3c7c9c7c3c7c4)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148465976 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148465977 2021.08.28 14:01:05)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0a5e0c0c085c5b1f58011955590c080c030d0e0c0b)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148466330 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148466331 2021.08.28 14:01:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 71247d70752726667126632b257724777277797675)
	(_ent
		(_time 1630148466019)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148466425 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148466426 2021.08.28 14:01:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cf9b939a9c98cfd99bcbdd9497c99bc9cac99bc999)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148466530 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148466531 2021.08.28 14:01:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2d7826297c7a7e3b252f3e76782b282a2f287b2e2e)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148466638 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148466639 2021.08.28 14:01:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9ace96959ecdcf8c99cfd9c0ce9c9f9ccf9c9b9c98)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148466722 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148466723 2021.08.28 14:01:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f8adf2a9f9aeafeffdf8eda2fdfffbfff1fffbfffc)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148496572 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148496573 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8c88d8828cdadd99de879fd3df8a8e8a858b888a8d)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148496661 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148496662 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code eaefbbb9bebcbdfdeabdf8b0beecbfece9ece2edee)
	(_ent
		(_time 1630148496587)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148496684 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148496685 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f9fdf8a9f5aef9efadfdeba2a1ffadfffcffadffaf)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148496709 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148496710 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 181d4c1f154f4b0e101a0b434d1e1d1f1a1d4e1b1b)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148496748 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148496749 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 383c6b3d656f6d2e3b6d7b626c3e3d3e6d3e393e3a)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148496776 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148496777 2021.08.28 14:01:36)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 57520255590100405257420d525054505e50545053)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148570522 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148570523 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6d6f3a6d6a3b3c783f667e323e6b6f6b646a696b6c)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148570584 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148570585 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code aba8f9fcfcfdfcbcabfcb9f1ffadfeada8ada3acaf)
	(_ent
		(_time 1630148570535)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148570609 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148570610 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cbc9c99e9c9ccbdd9fcfd99093cd9fcdcecd9fcd9d)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148570630 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148570631 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code dad98e888e8d89ccd2d8c9818fdcdfddd8df8cd9d9)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148570658 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148570659 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code faf8a9aafeadafecf9afb9a0aefcfffcaffcfbfcf8)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148570689 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148570690 2021.08.28 14:02:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 090b0a0e095f5e1e0c091c530c0e0a0e000e0a0e0d)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148578551 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148578552 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code cccc9899cc9a9dd99ec7df939fcacecac5cbc8cacd)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148578624 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148578625 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0b0a590d5c5d5c1c0b5c19515f0d5e0d080d030c0f)
	(_ent
		(_time 1630148570534)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148578645 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148578646 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2a2a282e7e7d2a3c7e2e3871722c7e2c2f2c7e2c7c)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148578665 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148578666 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 3a3b6e3f6e6d692c323829616f3c3f3d383f6c3939)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148578694 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148578695 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 59590a5a050e0c4f5a0c1a030d5f5c5f0c5f585f5b)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148578727 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148578728 2021.08.28 14:02:58)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 78792d78792e2f6f7d786d227d7f7b7f717f7b7f7c)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630148690887 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630148690888 2021.08.28 14:04:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9490909bc3c2c581c69f87cbc79296929d93909295)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630148690940 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630148690941 2021.08.28 14:04:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d3d6d281d58584c4d384c18987d586d5d0d5dbd4d7)
	(_ent
		(_time 1630148570534)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630148690961 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630148690962 2021.08.28 14:04:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code e2e6b3b1e5b5e2f4b6e6f0b9bae4b6e4e7e4b6e4b4)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630148690988 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630148690989 2021.08.28 14:04:50)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 02070604055551140a001159570407050007540101)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630148691016 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630148691017 2021.08.28 14:04:51)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 21252225757674372274627b752724277427202723)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630148691051 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630148691052 2021.08.28 14:04:51)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 40454543491617574540551a454743474947434744)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1206          1630149040312 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630149040313 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 9293c29dc3c4c387c09981cdc19490949b95969493)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
I 000045 55 1803          1630149040388 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630149040389 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d0d08582d58687c7d087c28a84d685d6d3d6d8d7d4)
	(_ent
		(_time 1630148570534)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
I 000044 55 3063          1630149040410 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630149040411 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code f0f1f5a0f5a7f0e6a4f4e2aba8f6a4f6f5f6a4f6a6)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
I 000050 55 1794          1630149040440 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630149040441 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0f0f5f095c585c19070d1c545a090a080d0a590c0c)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
I 000043 55 1093          1630149040470 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630149040471 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 2e2f792a2e797b382d7b6d747a282b287b282f282c)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
I 000044 55 1840          1630149040502 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630149040503 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 4d4d1c4e101b1a5a484d5817484a4e4a444a4e4a49)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 4791          1630149040605 test
(_unit VHDL(testbenchh 0 273(test 0 276))
	(_version ve4)
	(_time 1630149040606 2021.08.28 14:10:40)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code ababfdfcfcfdfcbcadf8b9f1ffadfeada8ada3ada3)
	(_ent
		(_time 1630148578732)
	)
	(_inst system1 0 281(_ent . system sys)
		(_port
			((machine_instruction)(machine_instruction))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 277(_array -1((_dto i 31 i 0)))))
		(_sig(_int machine_instruction 0 0 277(_arch(_uni))))
		(_sig(_int clk -1 0 278(_arch(_uni))))
		(_prcs
			(line__282(_arch 0 0 282(_assignment(_trgt(1))(_sens(1)))))
			(line__285(_arch 1 0 285(_assignment(_trgt(0)))))
			(line__286(_arch 2 0 286(_assignment(_trgt(0)))))
			(line__287(_arch 3 0 287(_assignment(_trgt(0)))))
			(line__288(_arch 4 0 288(_assignment(_trgt(0)))))
			(line__289(_arch 5 0 289(_assignment(_trgt(0)))))
			(line__290(_arch 6 0 290(_assignment(_trgt(0)))))
			(line__291(_arch 7 0 291(_assignment(_trgt(0)))))
			(line__292(_arch 8 0 292(_assignment(_trgt(0)))))
			(line__293(_arch 9 0 293(_assignment(_trgt(0)))))
			(line__294(_arch 10 0 294(_assignment(_trgt(0)))))
			(line__295(_arch 11 0 295(_assignment(_trgt(0)))))
			(line__296(_arch 12 0 296(_assignment(_trgt(0)))))
			(line__297(_arch 13 0 297(_assignment(_trgt(0)))))
			(line__298(_arch 14 0 298(_assignment(_trgt(0)))))
			(line__299(_arch 15 0 299(_assignment(_trgt(0)))))
			(line__300(_arch 16 0 300(_assignment(_trgt(0)))))
			(line__301(_arch 17 0 301(_assignment(_trgt(0)))))
			(line__302(_arch 18 0 302(_assignment(_trgt(0)))))
			(line__303(_arch 19 0 303(_assignment(_trgt(0)))))
			(line__304(_arch 20 0 304(_assignment(_trgt(0)))))
			(line__305(_arch 21 0 305(_assignment(_trgt(0)))))
			(line__306(_arch 22 0 306(_assignment(_trgt(0)))))
			(line__307(_arch 23 0 307(_assignment(_trgt(0)))))
			(line__308(_arch 24 0 308(_assignment(_trgt(0)))))
			(line__309(_arch 25 0 309(_assignment(_trgt(0)))))
			(line__310(_arch 26 0 310(_assignment(_trgt(0)))))
			(line__311(_arch 27 0 311(_assignment(_trgt(0)))))
			(line__312(_arch 28 0 312(_assignment(_trgt(0)))))
			(line__313(_arch 29 0 313(_assignment(_trgt(0)))))
			(line__314(_arch 30 0 314(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50528770 33686019 33686274 33686274 33686018)
		(33686018 33686018 33686018 50528770 33686019 33686018 33751810 33686018)
		(33686018 33686018 33686018 50528770 33686019 33686018 33686019 33686018)
		(33686018 33686018 33686018 50528770 33686019 33686018 33751555 33686018)
		(33686018 33686018 33686018 50528770 33686019 33686018 33686275 33686018)
		(33686018 33686018 33686018 50528770 33686019 33686018 33751811 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33686018 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33751554 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33686274 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33751810 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33686019 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33751555 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33686275 33686018)
		(33686018 33686018 33686018 50528770 33686019 50463234 33751811 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33686018 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33751554 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33686274 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33751810 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33686019 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33751555 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33686275 33686018)
		(33686018 33686018 33686018 50528770 33686019 33751554 33751811 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33686018 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33751554 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33686274 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33751810 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33686019 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33751555 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33686275 33686018)
		(33686018 33686018 33686018 50528770 33686019 50528770 33751811 33686018)
	)
	(_model . test 31 -1)
)
V 000046 55 1206          1630151586310 Behav
(_unit VHDL(alu_32bit 0 8(behav 0 15))
	(_version ve4)
	(_time 1630151586311 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code d2d1d080838483c780d9c18d81d4d0d4dbd5d6d4d3)
	(_ent
		(_time 1630072400171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 11(_ent(_in))))
		(_port(_int Result 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int n 2 0 17(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__72(_arch 1 0 72(_assignment(_alias((Result)(n)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 2 -1)
)
V 000045 55 1803          1630151586381 test
(_unit VHDL(testbench 0 81(test 0 84))
	(_version ve4)
	(_time 1630151586382 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 20222024257677372077327a742675262326282724)
	(_ent
		(_time 1630148570534)
	)
	(_comp
		(ALU_32bit
			(_object
				(_port(_int A 0 0 89(_ent (_in))))
				(_port(_int B 0 0 90(_ent (_in))))
				(_port(_int opcode 1 0 91(_ent (_in))))
				(_port(_int Result 0 0 92(_ent (_out))))
			)
		)
	)
	(_inst uut 0 104(_comp ALU_32bit)
		(_port
			((A)(A))
			((B)(B))
			((opcode)(opcode))
			((Result)(Result))
		)
		(_use(_ent . ALU_32bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 89(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 96(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 2 0 96(_arch(_uni((_others(i 2)))))))
		(_sig(_int B 2 0 97(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 98(_array -1((_dto i 5 i 0)))))
		(_sig(_int Opcode 3 0 98(_arch(_uni((_others(i 2)))))))
		(_sig(_int Result 2 0 99(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 112(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . test 1 -1)
)
V 000044 55 3063          1630151586407 ram
(_unit VHDL(memory 0 159(ram 0 170))
	(_version ve4)
	(_time 1630151586408 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 30336035356730266434226b683664363536643666)
	(_ent
		(_time 1630081533289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 160(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 0 0 160(_ent(_in))))
		(_port(_int address2 0 0 160(_ent(_in))))
		(_port(_int address3 0 0 160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 161(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 161(_ent(_in))))
		(_port(_int clk -1 0 162(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 163(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 163(_ent(_in))))
		(_port(_int output1 1 0 164(_ent(_out))))
		(_port(_int output2 1 0 164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 171(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 171(_array 3((_to i 0 i 31)))))
		(_sig(_int ram_data 4 0 172(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000011000101100010"\))((_string \"00000000000000000010100101100000"\))((_string \"00000000000000000110001000110000"\))((_string \"00000000000000000010001011101100"\))((_string \"00000000000000000010001001001000"\))((_string \"00000000000000000010010011011100"\))((_string \"00000000000000000000101111110000"\))((_string \"00000000000000000001001011110010"\))((_string \"00000000000000000000110101001110"\))((_string \"00000000000000000011000001011100"\))((_string \"00000000000000000000001000100100"\))((_string \"00000000000000000011001011111110"\))((_string \"00000000000000000000101011110000"\))((_string \"00000000000000000011001010111100"\))((_string \"00000000000000000000001110111100"\))((_string \"00000000000000000000100010010010"\))((_string \"00000000000000000010111010001010"\))((_string \"00000000000000000011110111111000"\))((_string \"00000000000000000010111000111000"\))((_string \"00000000000000000011000000111010"\))((_string \"00000000000000000000100010010000"\))((_string \"00000000000000000000011100110000"\))((_string \"00000000000000000011011010101100"\))((_string \"00000000000000000010111100010110"\))((_string \"00000000000000000001000101010010"\))((_string \"00000000000000000010111101111000"\))((_string \"00000000000000000010011010010100"\))((_string \"00000000000000000010001000011110"\))((_string \"00000000000000000010000001110100"\))((_string \"00000000000000000000110101011110"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__181(_arch 0 0 181(_prcs(_trgt(6)(7)(8))(_sens(4)(0)(1)(2)(3)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . ram 1 -1)
)
V 000050 55 1794          1630151586454 behaviour
(_unit VHDL(register_32bit 0 196(behaviour 0 204))
	(_version ve4)
	(_time 1630151586455 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 6e6c686e3e393d78666c7d353b686b696c6b386d6d)
	(_ent
		(_time 1630080308525)
	)
	(_inst enablee 0 208(_ent . enable en)
		(_port
			((opcode)(op))
			((x)(x))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 197(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 198(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 198(_ent(_out))))
		(_port(_int clk -1 0 199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 200(_array -1((_dto i 4 i 0)))))
		(_port(_int address1 2 0 200(_ent(_out))))
		(_port(_int address2 2 0 200(_ent(_out))))
		(_port(_int address3 2 0 200(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 205(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 3 0 205(_arch(_uni))))
		(_sig(_int x -1 0 206(_arch(_uni))))
		(_prcs
			(line__209(_arch 0 0 209(_assignment(_alias((opcode(d_5_0))(machine_instruction(d_31_26))))(_trgt(1(d_5_0)))(_sens(0(d_31_26))))))
			(line__210(_arch 1 0 210(_assignment(_alias((address1(d_4_0))(machine_instruction(d_25_21))))(_trgt(3(d_4_0)))(_sens(0(d_25_21))))))
			(line__211(_arch 2 0 211(_assignment(_alias((address2(d_4_0))(machine_instruction(d_20_16))))(_trgt(4(d_4_0)))(_sens(0(d_20_16))))))
			(line__212(_arch 3 0 212(_assignment(_alias((address3(d_4_0))(machine_instruction(d_15_11))))(_trgt(5(d_4_0)))(_sens(0(d_15_11))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behaviour 4 -1)
)
V 000043 55 1093          1630151586490 en
(_unit VHDL(enable 0 215(en 0 224))
	(_version ve4)
	(_time 1630151586491 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 8e8d8f808ed9db988ddbcdd4da888b88db888f888c)
	(_ent
		(_time 1630072400320)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 216(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 0 0 216(_ent(_in))))
		(_port(_int x -1 0 218(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 225(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 1 0 225(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_assignment(_alias((op)(opcode)))(_trgt(2))(_sens(0)))))
			(line__229(_arch 1 0 229(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 515)
		(50528770 770)
		(33751554 514)
		(50463234 771)
		(50463234 514)
		(33751554 771)
		(50528770 771)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . en 2 -1)
)
V 000044 55 1840          1630151586530 sys
(_unit VHDL(system 0 251(sys 0 255))
	(_version ve4)
	(_time 1630151586531 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code adafaafbf0fbfabaa8adb8f7a8aaaeaaa4aaaeaaa9)
	(_ent
		(_time 1630077660869)
	)
	(_inst alu 0 262(_ent . ALU_32bit Behav)
		(_port
			((A)(output1))
			((B)(output2))
			((opcode)(opcode))
			((Result)(input))
		)
	)
	(_inst register1 0 263(_ent . register_32bit behaviour)
		(_port
			((machine_instruction)(machine_instruction))
			((opcode)(opcode))
			((clk)(clk))
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
		)
	)
	(_inst rom 0 264(_ent . memory ram)
		(_port
			((address1)(address1))
			((address2)(address2))
			((address3)(address3))
			((input)(input))
			((clk)(clk))
			((opcode)(opcode))
			((output1)(output1))
			((output2)(output2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 252(_array -1((_dto i 31 i 0)))))
		(_port(_int machine_instruction 0 0 252(_ent(_in))))
		(_port(_int clk -1 0 253(_ent(_in))))
		(_port(_int Result -1 0 254(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_sig(_int address1 1 0 256(_arch(_uni))))
		(_sig(_int address2 1 0 256(_arch(_uni))))
		(_sig(_int address3 1 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 257(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 2 0 257(_arch(_uni))))
		(_sig(_int output2 2 0 257(_arch(_uni))))
		(_sig(_int input 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 258(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 3 0 258(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 4791          1630151586611 test
(_unit VHDL(testbenchh 0 273(test 0 276))
	(_version ve4)
	(_time 1630151586612 2021.08.28 14:53:06)
	(_source(\../src/advanced_project.vhd\))
	(_parameters tan)
	(_code 0b090a0d5c5d5c1c0d5819515f0d5e0d080d030d03)
	(_ent
		(_time 1630148578732)
	)
	(_inst system1 0 281(_ent . system sys)
		(_port
			((machine_instruction)(machine_instruction))
			((clk)(clk))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 277(_array -1((_dto i 31 i 0)))))
		(_sig(_int machine_instruction 0 0 277(_arch(_uni))))
		(_sig(_int clk -1 0 278(_arch(_uni))))
		(_prcs
			(line__282(_arch 0 0 282(_assignment(_trgt(1))(_sens(1)))))
			(line__285(_arch 1 0 285(_assignment(_trgt(0)))))
			(line__286(_arch 2 0 286(_assignment(_trgt(0)))))
			(line__287(_arch 3 0 287(_assignment(_trgt(0)))))
			(line__288(_arch 4 0 288(_assignment(_trgt(0)))))
			(line__289(_arch 5 0 289(_assignment(_trgt(0)))))
			(line__290(_arch 6 0 290(_assignment(_trgt(0)))))
			(line__291(_arch 7 0 291(_assignment(_trgt(0)))))
			(line__292(_arch 8 0 292(_assignment(_trgt(0)))))
			(line__293(_arch 9 0 293(_assignment(_trgt(0)))))
			(line__294(_arch 10 0 294(_assignment(_trgt(0)))))
			(line__295(_arch 11 0 295(_assignment(_trgt(0)))))
			(line__296(_arch 12 0 296(_assignment(_trgt(0)))))
			(line__297(_arch 13 0 297(_assignment(_trgt(0)))))
			(line__298(_arch 14 0 298(_assignment(_trgt(0)))))
			(line__299(_arch 15 0 299(_assignment(_trgt(0)))))
			(line__300(_arch 16 0 300(_assignment(_trgt(0)))))
			(line__301(_arch 17 0 301(_assignment(_trgt(0)))))
			(line__302(_arch 18 0 302(_assignment(_trgt(0)))))
			(line__303(_arch 19 0 303(_assignment(_trgt(0)))))
			(line__304(_arch 20 0 304(_assignment(_trgt(0)))))
			(line__305(_arch 21 0 305(_assignment(_trgt(0)))))
			(line__306(_arch 22 0 306(_assignment(_trgt(0)))))
			(line__307(_arch 23 0 307(_assignment(_trgt(0)))))
			(line__308(_arch 24 0 308(_assignment(_trgt(0)))))
			(line__309(_arch 25 0 309(_assignment(_trgt(0)))))
			(line__310(_arch 26 0 310(_assignment(_trgt(0)))))
			(line__311(_arch 27 0 311(_assignment(_trgt(0)))))
			(line__312(_arch 28 0 312(_assignment(_trgt(0)))))
			(line__313(_arch 29 0 313(_assignment(_trgt(0)))))
			(line__314(_arch 30 0 314(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 33686275 33751554 33751554 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50528770 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33686274 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50463490 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33751810 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50529026 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33686019 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50463235 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33751555 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50528771 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33686275 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50463491 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 33751811 33686018 33686018 33686018 33686018)
		(50463234 33686275 33686018 50529027 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50463234 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33751554 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50528770 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33686274 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50463490 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33751810 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50529026 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33686019 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50463235 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33751555 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50528771 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33686275 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50463491 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 33751811 33686018 33686018 33686018 33686018)
		(50463234 33686275 50463234 50529027 33686018 33686018 33686018 33686018)
	)
	(_model . test 31 -1)
)
