-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
-- Date        : Tue Apr 23 13:46:59 2024
-- Host        : lab817_01 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/zedboard_adrv9002_project/src_HDL/IP_802_11p/edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0/ip/block_design_0_fft_ofdm_0_1/block_design_0_fft_ofdm_0_1_sim_netlist.vhdl
-- Design      : block_design_0_fft_ofdm_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_fft_ofdm_0_1_fft_ofdm is
  port (
    FFT_DATA_OUT_VALID : out STD_LOGIC;
    FFT_DATA_OUT_LAST : out STD_LOGIC;
    FFT_DATA_OUT_FIRST_SYMBOL_MARKER : out STD_LOGIC;
    S_AXIS_DATA_tlast : out STD_LOGIC;
    S_AXIS_DATA_tvalid : out STD_LOGIC;
    FFT_IDATA_OUT : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FFT_QDATA_OUT : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXIS_DATA_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_DATA_tvalid : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    M_AXIS_DATA_tlast : in STD_LOGIC;
    S_AXIS_DATA_tready : in STD_LOGIC;
    FFT_DATA_IN_STROBE : in STD_LOGIC;
    FFT_DATA_IN_START : in STD_LOGIC;
    FFT_DATA_IN_FIRST_SYMBOL_MARKER : in STD_LOGIC;
    M_AXIS_DATA_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    FFT_IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_0_fft_ofdm_0_1_fft_ofdm : entity is "fft_ofdm";
end block_design_0_fft_ofdm_0_1_fft_ofdm;

architecture STRUCTURE of block_design_0_fft_ofdm_0_1_fft_ofdm is
  signal FFT_DATA_OUT_FIRST_SYMBOL_MARKER0 : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\ : STD_LOGIC;
  signal FFT_NEXT_DATA_CNTR_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_10_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_11_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_12_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[10]_52\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[11]_62\ : STD_LOGIC;
  signal \IDATA_BUFFER[12]_61\ : STD_LOGIC;
  signal \IDATA_BUFFER[13][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[13]_51\ : STD_LOGIC;
  signal \IDATA_BUFFER[14]_60\ : STD_LOGIC;
  signal \IDATA_BUFFER[15]_59\ : STD_LOGIC;
  signal \IDATA_BUFFER[16][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[16][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[16][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[16][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[16][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[16]_50\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[17]_22\ : STD_LOGIC;
  signal \IDATA_BUFFER[18][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[18][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[18][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[18]_48\ : STD_LOGIC;
  signal \IDATA_BUFFER[19][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[19]_46\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[1]_56\ : STD_LOGIC;
  signal \IDATA_BUFFER[20][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[20]_44\ : STD_LOGIC;
  signal \IDATA_BUFFER[21]_21\ : STD_LOGIC;
  signal \IDATA_BUFFER[22]_36\ : STD_LOGIC;
  signal \IDATA_BUFFER[23]_34\ : STD_LOGIC;
  signal \IDATA_BUFFER[24]_32\ : STD_LOGIC;
  signal \IDATA_BUFFER[25]_31\ : STD_LOGIC;
  signal \IDATA_BUFFER[26]_20\ : STD_LOGIC;
  signal \IDATA_BUFFER[27][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[27]_45\ : STD_LOGIC;
  signal \IDATA_BUFFER[28][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[28]_29\ : STD_LOGIC;
  signal \IDATA_BUFFER[29]_30\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_11_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_12_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_13_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_14_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_16_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_17_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_18_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_19_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_20_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_21_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_22_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_23_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_24_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_25_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_26_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2][15]_i_9_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[2]_55\ : STD_LOGIC;
  signal \IDATA_BUFFER[30]_35\ : STD_LOGIC;
  signal \IDATA_BUFFER[31]_33\ : STD_LOGIC;
  signal \IDATA_BUFFER[32]_49\ : STD_LOGIC;
  signal \IDATA_BUFFER[33][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[33][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[33]_17\ : STD_LOGIC;
  signal \IDATA_BUFFER[34]_19\ : STD_LOGIC;
  signal \IDATA_BUFFER[35][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[35]_1\ : STD_LOGIC;
  signal \IDATA_BUFFER[36]_16\ : STD_LOGIC;
  signal \IDATA_BUFFER[37][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[37]_3\ : STD_LOGIC;
  signal \IDATA_BUFFER[38][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[38]_14\ : STD_LOGIC;
  signal \IDATA_BUFFER[39][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[39]_15\ : STD_LOGIC;
  signal \IDATA_BUFFER[3]_26\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[40]_57\ : STD_LOGIC;
  signal \IDATA_BUFFER[41][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[41]_43\ : STD_LOGIC;
  signal \IDATA_BUFFER[42]_18\ : STD_LOGIC;
  signal \IDATA_BUFFER[43]_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[44]_42\ : STD_LOGIC;
  signal \IDATA_BUFFER[45]_2\ : STD_LOGIC;
  signal \IDATA_BUFFER[46]_28\ : STD_LOGIC;
  signal \IDATA_BUFFER[47]_41\ : STD_LOGIC;
  signal \IDATA_BUFFER[48][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[48]_40\ : STD_LOGIC;
  signal \IDATA_BUFFER[49]_38\ : STD_LOGIC;
  signal \IDATA_BUFFER[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[4]_54\ : STD_LOGIC;
  signal \IDATA_BUFFER[50][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[50]_13\ : STD_LOGIC;
  signal \IDATA_BUFFER[51][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[51]_39\ : STD_LOGIC;
  signal \IDATA_BUFFER[52][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[52]_47\ : STD_LOGIC;
  signal \IDATA_BUFFER[53]_12\ : STD_LOGIC;
  signal \IDATA_BUFFER[54]_5\ : STD_LOGIC;
  signal \IDATA_BUFFER[55][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[55]_7\ : STD_LOGIC;
  signal \IDATA_BUFFER[56][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[56]_11\ : STD_LOGIC;
  signal \IDATA_BUFFER[57][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[57]_37\ : STD_LOGIC;
  signal \IDATA_BUFFER[58]_10\ : STD_LOGIC;
  signal \IDATA_BUFFER[59]_9\ : STD_LOGIC;
  signal \IDATA_BUFFER[5]_25\ : STD_LOGIC;
  signal \IDATA_BUFFER[60]_27\ : STD_LOGIC;
  signal \IDATA_BUFFER[61]_8\ : STD_LOGIC;
  signal \IDATA_BUFFER[62]_4\ : STD_LOGIC;
  signal \IDATA_BUFFER[63]_6\ : STD_LOGIC;
  signal \IDATA_BUFFER[6]_24\ : STD_LOGIC;
  signal \IDATA_BUFFER[7]_23\ : STD_LOGIC;
  signal \IDATA_BUFFER[8]_58\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_2_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_4_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_6_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_7_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_8_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9][15]_i_9_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER[9]_53\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[0]_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[10]_73\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[11]_74\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[12]_75\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[13]_76\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[14]_77\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[15]_78\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[16]_79\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[17]_80\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[18]_81\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[19]_82\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[1]_64\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[20]_83\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[21]_84\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[22]_85\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[23]_86\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[24]_87\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[25]_88\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[26]_89\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[27]_90\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[28]_91\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[29]_92\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[2][15]_i_10_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_10_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_10_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_10_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_15_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_15_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_15_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_15_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_3_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_3_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_3_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_3_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_5_n_0\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_5_n_1\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_5_n_2\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2][15]_i_5_n_3\ : STD_LOGIC;
  signal \IDATA_BUFFER_reg[2]_65\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[30]_93\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[31]_94\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[32]_95\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[33]_96\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[34]_97\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[35]_98\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[36]_99\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[37]_100\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[38]_101\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[39]_102\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[3]_66\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[40]_103\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[41]_104\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[42]_105\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[43]_106\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[44]_107\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[45]_108\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[46]_109\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[47]_110\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[48]_111\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[49]_112\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[4]_67\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[50]_113\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[51]_114\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[52]_115\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[53]_116\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[54]_117\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[55]_118\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[56]_119\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[57]_120\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[58]_121\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[59]_122\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[5]_68\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[60]_123\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[61]_124\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[62]_125\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[63]_126\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[6]_69\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[7]_70\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[8]_71\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \IDATA_BUFFER_reg[9]_72\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal INPUT_DATA_CNTR : STD_LOGIC;
  signal \INPUT_DATA_CNTR[0]_i_3_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR[0]_i_4_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR[4]_i_2_n_0\ : STD_LOGIC;
  signal INPUT_DATA_CNTR_LAST : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_DATA_CNTR_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \INPUT_DATA_CNTR_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \QDATA_BUFFER_reg[0]_127\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[10]_137\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[11]_138\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[12]_139\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[13]_140\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[14]_141\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[15]_142\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[16]_143\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[17]_144\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[18]_145\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[19]_146\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[1]_128\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[20]_147\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[21]_148\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[22]_149\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[23]_150\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[24]_151\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[25]_152\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[26]_153\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[27]_154\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[28]_155\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[29]_156\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[2]_129\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[30]_157\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[31]_158\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[32]_159\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[33]_160\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[34]_161\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[35]_162\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[36]_163\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[37]_164\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[38]_165\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[39]_166\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[3]_130\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[40]_167\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[41]_168\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[42]_169\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[43]_170\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[44]_171\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[45]_172\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[46]_173\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[47]_174\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[48]_175\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[49]_176\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[4]_131\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[50]_177\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[51]_178\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[52]_179\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[53]_180\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[54]_181\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[55]_182\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[56]_183\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[57]_184\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[58]_185\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[59]_186\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[5]_132\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[60]_187\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[61]_188\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[62]_189\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[63]_190\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[6]_133\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[7]_134\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[8]_135\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \QDATA_BUFFER_reg[9]_136\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S_AXIS_DATA_tdata1 : STD_LOGIC;
  signal S_AXIS_DATA_tdata16_out : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[0]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[10]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[11]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[12]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[13]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[14]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[15]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[16]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[17]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[18]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[19]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[1]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[20]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[21]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[22]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[23]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[24]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[25]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[26]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[27]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[28]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[29]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[2]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[30]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_35_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_36_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_37_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_38_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_39_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_40_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_50_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_51_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_52_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_53_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_54_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_55_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_56_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_57_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_58_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_59_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_60_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_61_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_62_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_63_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_64_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_65_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_66_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_67_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_68_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_69_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_70_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_71_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_72_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_73_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_74_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_75_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_76_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[3]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[4]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[5]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[6]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[7]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[8]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_28_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_29_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata[9]_i_30_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_26_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_26_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_26_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_49_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_49_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_49_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axis_data_tlast\ : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_10_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_11_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_12_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_1_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_2_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_3_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_4_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_5_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_6_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_7_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_8_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tlast_i_9_n_0 : STD_LOGIC;
  signal \^s_axis_data_tvalid\ : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_1_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_2_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_3_n_0 : STD_LOGIC;
  signal S_AXIS_DATA_tvalid_i_4_n_0 : STD_LOGIC;
  signal WAITING_FOR_FIRST_FFT_SYMBOL : STD_LOGIC;
  signal WAITING_FOR_FIRST_FFT_SYMBOL_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_FFT_NEXT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_IDATA_BUFFER_reg[2][15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[2][15]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[2][15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_IDATA_BUFFER_reg[2][15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_INPUT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S_AXIS_DATA_tdata_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FFT_DATA_OUT_FIRST_SYMBOL_MARKER_i_1 : label is "soft_lutpair14";
  attribute x_interface_ignore : string;
  attribute x_interface_ignore of FFT_DATA_OUT_FIRST_SYMBOL_MARKER_reg : label is "TRUE";
  attribute x_interface_ignore of FFT_DATA_OUT_LAST_reg : label is "TRUE";
  attribute x_interface_ignore of FFT_DATA_OUT_VALID_reg : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[0]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[11]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[12]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[15]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[16]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[17]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[18]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[19]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[20]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[21]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[22]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[23]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[3]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[4]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[7]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[8]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_IDATA_OUT_reg[9]\ : label is "TRUE";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[0]_i_2\ : label is 11;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__0\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__1\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[0]_rep__2\ : label is "FFT_NEXT_DATA_CNTR_reg[0]";
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__0\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__1\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[1]_rep__2\ : label is "FFT_NEXT_DATA_CNTR_reg[1]";
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[2]\ : label is "FFT_NEXT_DATA_CNTR_reg[2]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[2]_rep\ : label is "FFT_NEXT_DATA_CNTR_reg[2]";
  attribute ORIG_CELL_NAME of \FFT_NEXT_DATA_CNTR_reg[2]_rep__0\ : label is "FFT_NEXT_DATA_CNTR_reg[2]";
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \FFT_NEXT_DATA_CNTR_reg[8]_i_1\ : label is 11;
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[0]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[10]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[11]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[12]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[13]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[14]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[15]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[16]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[17]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[18]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[19]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[1]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[20]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[21]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[22]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[23]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[2]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[3]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[4]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[5]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[6]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[7]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[8]\ : label is "TRUE";
  attribute x_interface_ignore of \FFT_QDATA_OUT_reg[9]\ : label is "TRUE";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_12\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[0][15]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[10][15]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[10][15]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[10][15]_i_8\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[11][15]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[11][15]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[13][15]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[16][15]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[16][15]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[17][15]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[17][15]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[17][15]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[17][15]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[18][15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[18][15]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[1][15]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[1][15]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[20][15]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[28][15]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[2][15]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[33][15]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[35][15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[37][15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[38][15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[39][15]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[4][15]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[50][15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[51][15]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[52][15]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[55][15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[56][15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[57][15]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \IDATA_BUFFER[9][15]_i_9\ : label is "soft_lutpair34";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[2][15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[2][15]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[2][15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \IDATA_BUFFER_reg[2][15]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \INPUT_DATA_CNTR_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[13]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[16]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[17]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[18]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[19]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[28]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[30]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_31\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[31]_i_36\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \S_AXIS_DATA_tdata[9]_i_1\ : label is "soft_lutpair19";
  attribute x_interface_info : string;
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[0]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[0]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[10]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[10]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[11]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[11]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[12]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[12]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[13]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[13]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[14]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[14]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[15]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[15]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[16]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[16]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[17]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[17]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[18]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[18]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[19]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[19]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[1]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[1]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[20]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[20]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[21]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[21]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[22]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[22]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[23]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[23]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[24]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[24]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[25]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[25]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[26]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[26]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[27]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[27]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[28]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[28]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[29]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[29]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[2]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[2]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[30]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[30]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[31]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[31]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_49\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \S_AXIS_DATA_tdata_reg[31]_i_7\ : label is 11;
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[3]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[3]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[4]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[4]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[5]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[5]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[6]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[6]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[7]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[7]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[8]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[8]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of \S_AXIS_DATA_tdata_reg[9]\ : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of \S_AXIS_DATA_tdata_reg[9]\ : label is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute SOFT_HLUTNM of S_AXIS_DATA_tlast_i_4 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of S_AXIS_DATA_tlast_i_5 : label is "soft_lutpair13";
  attribute x_interface_info of S_AXIS_DATA_tlast_reg : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TLAST";
  attribute SOFT_HLUTNM of S_AXIS_DATA_tvalid_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of S_AXIS_DATA_tvalid_i_4 : label is "soft_lutpair12";
  attribute x_interface_info of S_AXIS_DATA_tvalid_reg : label is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TVALID";
  attribute SOFT_HLUTNM of WAITING_FOR_FIRST_FFT_SYMBOL_i_1 : label is "soft_lutpair14";
begin
  S_AXIS_DATA_tlast <= \^s_axis_data_tlast\;
  S_AXIS_DATA_tvalid <= \^s_axis_data_tvalid\;
FFT_DATA_OUT_FIRST_SYMBOL_MARKER_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_AXIS_DATA_tvalid,
      I1 => WAITING_FOR_FIRST_FFT_SYMBOL,
      O => FFT_DATA_OUT_FIRST_SYMBOL_MARKER0
    );
FFT_DATA_OUT_FIRST_SYMBOL_MARKER_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => FFT_DATA_OUT_FIRST_SYMBOL_MARKER0,
      Q => FFT_DATA_OUT_FIRST_SYMBOL_MARKER
    );
FFT_DATA_OUT_LAST_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tlast,
      Q => FFT_DATA_OUT_LAST
    );
FFT_DATA_OUT_VALID_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tvalid,
      Q => FFT_DATA_OUT_VALID
    );
\FFT_IDATA_OUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(0),
      Q => FFT_IDATA_OUT(0)
    );
\FFT_IDATA_OUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(10),
      Q => FFT_IDATA_OUT(10)
    );
\FFT_IDATA_OUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(11),
      Q => FFT_IDATA_OUT(11)
    );
\FFT_IDATA_OUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(12),
      Q => FFT_IDATA_OUT(12)
    );
\FFT_IDATA_OUT_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(13),
      Q => FFT_IDATA_OUT(13)
    );
\FFT_IDATA_OUT_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(14),
      Q => FFT_IDATA_OUT(14)
    );
\FFT_IDATA_OUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(15),
      Q => FFT_IDATA_OUT(15)
    );
\FFT_IDATA_OUT_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(16),
      Q => FFT_IDATA_OUT(16)
    );
\FFT_IDATA_OUT_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(17),
      Q => FFT_IDATA_OUT(17)
    );
\FFT_IDATA_OUT_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(18),
      Q => FFT_IDATA_OUT(18)
    );
\FFT_IDATA_OUT_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(19),
      Q => FFT_IDATA_OUT(19)
    );
\FFT_IDATA_OUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(1),
      Q => FFT_IDATA_OUT(1)
    );
\FFT_IDATA_OUT_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(20),
      Q => FFT_IDATA_OUT(20)
    );
\FFT_IDATA_OUT_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(21),
      Q => FFT_IDATA_OUT(21)
    );
\FFT_IDATA_OUT_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(22),
      Q => FFT_IDATA_OUT(22)
    );
\FFT_IDATA_OUT_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(23),
      Q => FFT_IDATA_OUT(23)
    );
\FFT_IDATA_OUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(2),
      Q => FFT_IDATA_OUT(2)
    );
\FFT_IDATA_OUT_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(3),
      Q => FFT_IDATA_OUT(3)
    );
\FFT_IDATA_OUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(4),
      Q => FFT_IDATA_OUT(4)
    );
\FFT_IDATA_OUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(5),
      Q => FFT_IDATA_OUT(5)
    );
\FFT_IDATA_OUT_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(6),
      Q => FFT_IDATA_OUT(6)
    );
\FFT_IDATA_OUT_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(7),
      Q => FFT_IDATA_OUT(7)
    );
\FFT_IDATA_OUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(8),
      Q => FFT_IDATA_OUT(8)
    );
\FFT_IDATA_OUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(9),
      Q => FFT_IDATA_OUT(9)
    );
\FFT_NEXT_DATA_CNTR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => S_AXIS_DATA_tdata16_out,
      I1 => S_AXIS_DATA_tready,
      I2 => S_AXIS_DATA_tdata1,
      O => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(3),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\,
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\
    );
\FFT_NEXT_DATA_CNTR[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(15),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(14),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(13),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(12),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(19),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(18),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(17),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(16),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(23),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(22),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(21),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(20),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(27),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(26),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(24),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(31),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(30),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(29),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(28),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(7),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(5),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(4),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(11),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(10),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(9),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\
    );
\FFT_NEXT_DATA_CNTR[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => S_AXIS_DATA_tdata16_out,
      O => \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(0)
    );
\FFT_NEXT_DATA_CNTR_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FFT_NEXT_DATA_CNTR[0]_i_3_n_0\,
      O(3) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[0]_i_4_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[0]_i_5_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[0]_i_6_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[0]_i_7_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[0]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(10)
    );
\FFT_NEXT_DATA_CNTR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(11)
    );
\FFT_NEXT_DATA_CNTR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(12)
    );
\FFT_NEXT_DATA_CNTR_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[12]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[12]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[12]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[12]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(13)
    );
\FFT_NEXT_DATA_CNTR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(14)
    );
\FFT_NEXT_DATA_CNTR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(15)
    );
\FFT_NEXT_DATA_CNTR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(16)
    );
\FFT_NEXT_DATA_CNTR_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[16]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[16]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[16]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[16]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(17)
    );
\FFT_NEXT_DATA_CNTR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(18)
    );
\FFT_NEXT_DATA_CNTR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(19)
    );
\FFT_NEXT_DATA_CNTR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(1)
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[1]_rep__2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(20)
    );
\FFT_NEXT_DATA_CNTR_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[20]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[20]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[20]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[20]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(21)
    );
\FFT_NEXT_DATA_CNTR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(22)
    );
\FFT_NEXT_DATA_CNTR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(23)
    );
\FFT_NEXT_DATA_CNTR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(24)
    );
\FFT_NEXT_DATA_CNTR_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[24]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[24]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[24]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[24]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(25)
    );
\FFT_NEXT_DATA_CNTR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(26)
    );
\FFT_NEXT_DATA_CNTR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(27)
    );
\FFT_NEXT_DATA_CNTR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(28)
    );
\FFT_NEXT_DATA_CNTR_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(3) => \NLW_FFT_NEXT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[28]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[28]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[28]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[28]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(29)
    );
\FFT_NEXT_DATA_CNTR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(2)
    );
\FFT_NEXT_DATA_CNTR_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      Q => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[2]_rep__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_5\,
      Q => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_5\,
      Q => FFT_NEXT_DATA_CNTR_reg(30)
    );
\FFT_NEXT_DATA_CNTR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[28]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(31)
    );
\FFT_NEXT_DATA_CNTR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(3)
    );
\FFT_NEXT_DATA_CNTR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(4)
    );
\FFT_NEXT_DATA_CNTR_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[4]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[4]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[4]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[4]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(5)
    );
\FFT_NEXT_DATA_CNTR_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_5\,
      PRE => RESET,
      Q => FFT_NEXT_DATA_CNTR_reg(6)
    );
\FFT_NEXT_DATA_CNTR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_4\,
      Q => FFT_NEXT_DATA_CNTR_reg(7)
    );
\FFT_NEXT_DATA_CNTR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\,
      Q => FFT_NEXT_DATA_CNTR_reg(8)
    );
\FFT_NEXT_DATA_CNTR_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \FFT_NEXT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(3) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(2) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_1\,
      CO(1) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_2\,
      CO(0) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_4\,
      O(2) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_5\,
      O(1) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\,
      O(0) => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_7\,
      S(3) => \FFT_NEXT_DATA_CNTR[8]_i_2_n_0\,
      S(2) => \FFT_NEXT_DATA_CNTR[8]_i_3_n_0\,
      S(1) => \FFT_NEXT_DATA_CNTR[8]_i_4_n_0\,
      S(0) => \FFT_NEXT_DATA_CNTR[8]_i_5_n_0\
    );
\FFT_NEXT_DATA_CNTR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \FFT_NEXT_DATA_CNTR[0]_i_1_n_0\,
      CLR => RESET,
      D => \FFT_NEXT_DATA_CNTR_reg[8]_i_1_n_6\,
      Q => FFT_NEXT_DATA_CNTR_reg(9)
    );
\FFT_QDATA_OUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(24),
      Q => FFT_QDATA_OUT(0)
    );
\FFT_QDATA_OUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(34),
      Q => FFT_QDATA_OUT(10)
    );
\FFT_QDATA_OUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(35),
      Q => FFT_QDATA_OUT(11)
    );
\FFT_QDATA_OUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(36),
      Q => FFT_QDATA_OUT(12)
    );
\FFT_QDATA_OUT_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(37),
      Q => FFT_QDATA_OUT(13)
    );
\FFT_QDATA_OUT_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(38),
      Q => FFT_QDATA_OUT(14)
    );
\FFT_QDATA_OUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(39),
      Q => FFT_QDATA_OUT(15)
    );
\FFT_QDATA_OUT_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(40),
      Q => FFT_QDATA_OUT(16)
    );
\FFT_QDATA_OUT_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(41),
      Q => FFT_QDATA_OUT(17)
    );
\FFT_QDATA_OUT_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(42),
      Q => FFT_QDATA_OUT(18)
    );
\FFT_QDATA_OUT_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(43),
      Q => FFT_QDATA_OUT(19)
    );
\FFT_QDATA_OUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(25),
      Q => FFT_QDATA_OUT(1)
    );
\FFT_QDATA_OUT_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(44),
      Q => FFT_QDATA_OUT(20)
    );
\FFT_QDATA_OUT_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(45),
      Q => FFT_QDATA_OUT(21)
    );
\FFT_QDATA_OUT_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(46),
      Q => FFT_QDATA_OUT(22)
    );
\FFT_QDATA_OUT_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(47),
      Q => FFT_QDATA_OUT(23)
    );
\FFT_QDATA_OUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(26),
      Q => FFT_QDATA_OUT(2)
    );
\FFT_QDATA_OUT_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(27),
      Q => FFT_QDATA_OUT(3)
    );
\FFT_QDATA_OUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(28),
      Q => FFT_QDATA_OUT(4)
    );
\FFT_QDATA_OUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(29),
      Q => FFT_QDATA_OUT(5)
    );
\FFT_QDATA_OUT_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(30),
      Q => FFT_QDATA_OUT(6)
    );
\FFT_QDATA_OUT_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(31),
      Q => FFT_QDATA_OUT(7)
    );
\FFT_QDATA_OUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(32),
      Q => FFT_QDATA_OUT(8)
    );
\FFT_QDATA_OUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => M_AXIS_DATA_tdata(33),
      Q => FFT_QDATA_OUT(9)
    );
\IDATA_BUFFER[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0008"
    )
        port map (
      I0 => FFT_DATA_IN_STROBE,
      I1 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_5_n_0\,
      O => \IDATA_BUFFER[0][15]_i_1_n_0\
    );
\IDATA_BUFFER[0][15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(31),
      I1 => INPUT_DATA_CNTR_reg(30),
      I2 => INPUT_DATA_CNTR_reg(29),
      I3 => INPUT_DATA_CNTR_reg(28),
      O => \IDATA_BUFFER[0][15]_i_10_n_0\
    );
\IDATA_BUFFER[0][15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(25),
      I1 => INPUT_DATA_CNTR_reg(24),
      I2 => INPUT_DATA_CNTR_reg(27),
      I3 => INPUT_DATA_CNTR_reg(26),
      O => \IDATA_BUFFER[0][15]_i_11_n_0\
    );
\IDATA_BUFFER[0][15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(6),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[0][15]_i_12_n_0\
    );
\IDATA_BUFFER[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_6_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_7_n_0\,
      I2 => INPUT_DATA_CNTR_reg(20),
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_8_n_0\,
      O => \IDATA_BUFFER[0][15]_i_2_n_0\
    );
\IDATA_BUFFER[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(20),
      I1 => INPUT_DATA_CNTR_reg(19),
      I2 => INPUT_DATA_CNTR_reg(18),
      I3 => \IDATA_BUFFER[0][15]_i_9_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_10_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_11_n_0\,
      O => \IDATA_BUFFER[0][15]_i_3_n_0\
    );
\IDATA_BUFFER[0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[0][15]_i_4_n_0\
    );
\IDATA_BUFFER[0][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => FFT_DATA_IN_START,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => \IDATA_BUFFER[0][15]_i_12_n_0\,
      I5 => \IDATA_BUFFER[16][15]_i_3_n_0\,
      O => \IDATA_BUFFER[0][15]_i_5_n_0\
    );
\IDATA_BUFFER[0][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[0][15]_i_6_n_0\
    );
\IDATA_BUFFER[0][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(7),
      I1 => INPUT_DATA_CNTR_reg(8),
      O => \IDATA_BUFFER[0][15]_i_7_n_0\
    );
\IDATA_BUFFER[0][15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEFFFFEFEE"
    )
        port map (
      I0 => \IDATA_BUFFER[9][15]_i_8_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(6),
      I5 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[0][15]_i_8_n_0\
    );
\IDATA_BUFFER[0][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(17),
      I1 => INPUT_DATA_CNTR_reg(16),
      I2 => INPUT_DATA_CNTR_reg(14),
      I3 => INPUT_DATA_CNTR_reg(15),
      I4 => INPUT_DATA_CNTR_reg(12),
      I5 => INPUT_DATA_CNTR_reg(13),
      O => \IDATA_BUFFER[0][15]_i_9_n_0\
    );
\IDATA_BUFFER[10][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[10][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_5_n_0\,
      O => \IDATA_BUFFER[10]_52\
    );
\IDATA_BUFFER[10][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => \IDATA_BUFFER[10][15]_i_6_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => INPUT_DATA_CNTR_reg(8),
      O => \IDATA_BUFFER[10][15]_i_2_n_0\
    );
\IDATA_BUFFER[10][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[10][15]_i_3_n_0\
    );
\IDATA_BUFFER[10][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0DFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(25),
      I4 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I5 => INPUT_DATA_CNTR_reg(26),
      O => \IDATA_BUFFER[10][15]_i_4_n_0\
    );
\IDATA_BUFFER[10][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(26),
      I1 => INPUT_DATA_CNTR_reg(25),
      I2 => INPUT_DATA_CNTR_reg(24),
      I3 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_9_n_0\,
      I5 => \IDATA_BUFFER[10][15]_i_8_n_0\,
      O => \IDATA_BUFFER[10][15]_i_5_n_0\
    );
\IDATA_BUFFER[10][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(11),
      I1 => INPUT_DATA_CNTR_reg(10),
      I2 => INPUT_DATA_CNTR_reg(9),
      I3 => INPUT_DATA_CNTR_reg(8),
      O => \IDATA_BUFFER[10][15]_i_6_n_0\
    );
\IDATA_BUFFER[10][15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(22),
      I1 => INPUT_DATA_CNTR_reg(23),
      I2 => INPUT_DATA_CNTR_reg(21),
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => INPUT_DATA_CNTR_reg(20),
      I5 => INPUT_DATA_CNTR_reg(18),
      O => \IDATA_BUFFER[10][15]_i_7_n_0\
    );
\IDATA_BUFFER[10][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(31),
      I1 => INPUT_DATA_CNTR_reg(30),
      I2 => INPUT_DATA_CNTR_reg(28),
      I3 => INPUT_DATA_CNTR_reg(29),
      I4 => INPUT_DATA_CNTR_reg(27),
      O => \IDATA_BUFFER[10][15]_i_8_n_0\
    );
\IDATA_BUFFER[11][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[11][15]_i_2_n_0\,
      O => \IDATA_BUFFER[11]_62\
    );
\IDATA_BUFFER[11][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      O => \IDATA_BUFFER[11][15]_i_2_n_0\
    );
\IDATA_BUFFER[11][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(19),
      I1 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[11][15]_i_3_n_0\
    );
\IDATA_BUFFER[11][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(21),
      I1 => INPUT_DATA_CNTR_reg(23),
      I2 => INPUT_DATA_CNTR_reg(22),
      O => \IDATA_BUFFER[11][15]_i_4_n_0\
    );
\IDATA_BUFFER[12][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \IDATA_BUFFER[11][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[12]_61\
    );
\IDATA_BUFFER[13][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[10][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_5_n_0\,
      O => \IDATA_BUFFER[13]_51\
    );
\IDATA_BUFFER[13][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[13][15]_i_2_n_0\
    );
\IDATA_BUFFER[14][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER[11][15]_i_2_n_0\,
      O => \IDATA_BUFFER[14]_60\
    );
\IDATA_BUFFER[15][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[11][15]_i_2_n_0\,
      O => \IDATA_BUFFER[15]_59\
    );
\IDATA_BUFFER[16][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \IDATA_BUFFER[16][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => \IDATA_BUFFER[16][15]_i_3_n_0\,
      O => \IDATA_BUFFER[16]_50\
    );
\IDATA_BUFFER[16][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(1),
      I5 => \IDATA_BUFFER[4][15]_i_3_n_0\,
      O => \IDATA_BUFFER[16][15]_i_2_n_0\
    );
\IDATA_BUFFER[16][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[16][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_6_n_0\,
      I2 => \IDATA_BUFFER[16][15]_i_5_n_0\,
      I3 => \IDATA_BUFFER[16][15]_i_6_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_11_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_10_n_0\,
      O => \IDATA_BUFFER[16][15]_i_3_n_0\
    );
\IDATA_BUFFER[16][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(13),
      I1 => INPUT_DATA_CNTR_reg(12),
      I2 => INPUT_DATA_CNTR_reg(15),
      I3 => INPUT_DATA_CNTR_reg(14),
      O => \IDATA_BUFFER[16][15]_i_4_n_0\
    );
\IDATA_BUFFER[16][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(23),
      I1 => INPUT_DATA_CNTR_reg(22),
      I2 => INPUT_DATA_CNTR_reg(21),
      I3 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[16][15]_i_5_n_0\
    );
\IDATA_BUFFER[16][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(17),
      I1 => INPUT_DATA_CNTR_reg(16),
      I2 => INPUT_DATA_CNTR_reg(19),
      I3 => INPUT_DATA_CNTR_reg(18),
      O => \IDATA_BUFFER[16][15]_i_6_n_0\
    );
\IDATA_BUFFER[17][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[17]_22\
    );
\IDATA_BUFFER[17][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[17][15]_i_2_n_0\
    );
\IDATA_BUFFER[17][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[17][15]_i_3_n_0\
    );
\IDATA_BUFFER[17][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[17][15]_i_4_n_0\
    );
\IDATA_BUFFER[17][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(20),
      I1 => INPUT_DATA_CNTR_reg(19),
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      O => \IDATA_BUFFER[17][15]_i_5_n_0\
    );
\IDATA_BUFFER[18][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[18][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[18][15]_i_4_n_0\,
      O => \IDATA_BUFFER[18]_48\
    );
\IDATA_BUFFER[18][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(26),
      I1 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(25),
      O => \IDATA_BUFFER[18][15]_i_2_n_0\
    );
\IDATA_BUFFER[18][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[18][15]_i_3_n_0\
    );
\IDATA_BUFFER[18][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_5_n_0\,
      I1 => \IDATA_BUFFER[4][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(11),
      I3 => INPUT_DATA_CNTR_reg(10),
      I4 => INPUT_DATA_CNTR_reg(9),
      I5 => INPUT_DATA_CNTR_reg(8),
      O => \IDATA_BUFFER[18][15]_i_4_n_0\
    );
\IDATA_BUFFER[19][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[19][15]_i_2_n_0\,
      O => \IDATA_BUFFER[19]_46\
    );
\IDATA_BUFFER[19][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => INPUT_DATA_CNTR_reg(20),
      I5 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      O => \IDATA_BUFFER[19][15]_i_2_n_0\
    );
\IDATA_BUFFER[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_3_n_0\,
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[1]_56\
    );
\IDATA_BUFFER[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => FFT_DATA_IN_STROBE,
      I1 => \IDATA_BUFFER[16][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_12_n_0\,
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => \IDATA_BUFFER[0][15]_i_6_n_0\,
      I5 => FFT_DATA_IN_START,
      O => \IDATA_BUFFER[1][15]_i_2_n_0\
    );
\IDATA_BUFFER[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_5_n_0\,
      I2 => \IDATA_BUFFER[1][15]_i_6_n_0\,
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I5 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[1][15]_i_3_n_0\
    );
\IDATA_BUFFER[1][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \IDATA_BUFFER[9][15]_i_7_n_0\,
      I1 => INPUT_DATA_CNTR_reg(29),
      I2 => INPUT_DATA_CNTR_reg(28),
      I3 => \IDATA_BUFFER[0][15]_i_11_n_0\,
      I4 => \IDATA_BUFFER[16][15]_i_6_n_0\,
      I5 => \IDATA_BUFFER[16][15]_i_5_n_0\,
      O => \IDATA_BUFFER[1][15]_i_4_n_0\
    );
\IDATA_BUFFER[1][15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \IDATA_BUFFER[10][15]_i_6_n_0\,
      I1 => INPUT_DATA_CNTR_reg(14),
      I2 => INPUT_DATA_CNTR_reg(15),
      I3 => INPUT_DATA_CNTR_reg(12),
      I4 => INPUT_DATA_CNTR_reg(13),
      O => \IDATA_BUFFER[1][15]_i_5_n_0\
    );
\IDATA_BUFFER[1][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(7),
      I3 => INPUT_DATA_CNTR_reg(6),
      O => \IDATA_BUFFER[1][15]_i_6_n_0\
    );
\IDATA_BUFFER[20][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[19][15]_i_2_n_0\,
      O => \IDATA_BUFFER[20]_44\
    );
\IDATA_BUFFER[20][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[20][15]_i_2_n_0\
    );
\IDATA_BUFFER[21][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[21]_21\
    );
\IDATA_BUFFER[22][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[19][15]_i_2_n_0\,
      O => \IDATA_BUFFER[22]_36\
    );
\IDATA_BUFFER[23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[19][15]_i_2_n_0\,
      O => \IDATA_BUFFER[23]_34\
    );
\IDATA_BUFFER[24][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[24]_32\
    );
\IDATA_BUFFER[25][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[25]_31\
    );
\IDATA_BUFFER[26][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[26]_20\
    );
\IDATA_BUFFER[27][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      O => \IDATA_BUFFER[27]_45\
    );
\IDATA_BUFFER[27][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I2 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I4 => INPUT_DATA_CNTR_reg(19),
      I5 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[27][15]_i_2_n_0\
    );
\IDATA_BUFFER[28][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[28][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[18][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[18][15]_i_4_n_0\,
      O => \IDATA_BUFFER[28]_29\
    );
\IDATA_BUFFER[28][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[28][15]_i_2_n_0\
    );
\IDATA_BUFFER[29][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \IDATA_BUFFER[13][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[29]_30\
    );
\IDATA_BUFFER[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[2][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => \IDATA_BUFFER[2][15]_i_4_n_0\,
      O => \IDATA_BUFFER[2]_55\
    );
\IDATA_BUFFER[2][15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(23),
      I1 => INPUT_DATA_CNTR_reg(22),
      O => \IDATA_BUFFER[2][15]_i_11_n_0\
    );
\IDATA_BUFFER[2][15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(21),
      I1 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[2][15]_i_12_n_0\
    );
\IDATA_BUFFER[2][15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(19),
      I1 => INPUT_DATA_CNTR_reg(18),
      O => \IDATA_BUFFER[2][15]_i_13_n_0\
    );
\IDATA_BUFFER[2][15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(17),
      I1 => INPUT_DATA_CNTR_reg(16),
      O => \IDATA_BUFFER[2][15]_i_14_n_0\
    );
\IDATA_BUFFER[2][15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(15),
      I1 => INPUT_DATA_CNTR_reg(14),
      O => \IDATA_BUFFER[2][15]_i_16_n_0\
    );
\IDATA_BUFFER[2][15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(13),
      I1 => INPUT_DATA_CNTR_reg(12),
      O => \IDATA_BUFFER[2][15]_i_17_n_0\
    );
\IDATA_BUFFER[2][15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(11),
      I1 => INPUT_DATA_CNTR_reg(10),
      O => \IDATA_BUFFER[2][15]_i_18_n_0\
    );
\IDATA_BUFFER[2][15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(8),
      I1 => INPUT_DATA_CNTR_reg(9),
      O => \IDATA_BUFFER[2][15]_i_19_n_0\
    );
\IDATA_BUFFER[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(7),
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => \IDATA_BUFFER[1][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[1][15]_i_4_n_0\,
      O => \IDATA_BUFFER[2][15]_i_2_n_0\
    );
\IDATA_BUFFER[2][15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[2][15]_i_20_n_0\
    );
\IDATA_BUFFER[2][15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[2][15]_i_21_n_0\
    );
\IDATA_BUFFER[2][15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[2][15]_i_22_n_0\
    );
\IDATA_BUFFER[2][15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(7),
      I1 => INPUT_DATA_CNTR_reg(6),
      O => \IDATA_BUFFER[2][15]_i_23_n_0\
    );
\IDATA_BUFFER[2][15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[2][15]_i_24_n_0\
    );
\IDATA_BUFFER[2][15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[2][15]_i_25_n_0\
    );
\IDATA_BUFFER[2][15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[2][15]_i_26_n_0\
    );
\IDATA_BUFFER[2][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[2][15]_i_4_n_0\
    );
\IDATA_BUFFER[2][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(31),
      I1 => INPUT_DATA_CNTR_reg(30),
      O => \IDATA_BUFFER[2][15]_i_6_n_0\
    );
\IDATA_BUFFER[2][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(29),
      I1 => INPUT_DATA_CNTR_reg(28),
      O => \IDATA_BUFFER[2][15]_i_7_n_0\
    );
\IDATA_BUFFER[2][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(27),
      I1 => INPUT_DATA_CNTR_reg(26),
      O => \IDATA_BUFFER[2][15]_i_8_n_0\
    );
\IDATA_BUFFER[2][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(25),
      I1 => INPUT_DATA_CNTR_reg(24),
      O => \IDATA_BUFFER[2][15]_i_9_n_0\
    );
\IDATA_BUFFER[30][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      O => \IDATA_BUFFER[30]_35\
    );
\IDATA_BUFFER[31][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => \IDATA_BUFFER[17][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[27][15]_i_2_n_0\,
      O => \IDATA_BUFFER[31]_33\
    );
\IDATA_BUFFER[32][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \IDATA_BUFFER[16][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => \IDATA_BUFFER[16][15]_i_3_n_0\,
      O => \IDATA_BUFFER[32]_49\
    );
\IDATA_BUFFER[33][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[33]_17\
    );
\IDATA_BUFFER[33][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => INPUT_DATA_CNTR_reg(20),
      I5 => \IDATA_BUFFER[33][15]_i_3_n_0\,
      O => \IDATA_BUFFER[33][15]_i_2_n_0\
    );
\IDATA_BUFFER[33][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[33][15]_i_3_n_0\
    );
\IDATA_BUFFER[34][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      O => \IDATA_BUFFER[34]_19\
    );
\IDATA_BUFFER[35][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[35][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[35]_1\
    );
\IDATA_BUFFER[35][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[35][15]_i_2_n_0\
    );
\IDATA_BUFFER[36][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[36]_16\
    );
\IDATA_BUFFER[37][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[37][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[37]_3\
    );
\IDATA_BUFFER[37][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[37][15]_i_2_n_0\
    );
\IDATA_BUFFER[38][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[38][15]_i_2_n_0\,
      O => \IDATA_BUFFER[38]_14\
    );
\IDATA_BUFFER[38][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[38][15]_i_2_n_0\
    );
\IDATA_BUFFER[39][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[33][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[39][15]_i_2_n_0\,
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[39]_15\
    );
\IDATA_BUFFER[39][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[39][15]_i_2_n_0\
    );
\IDATA_BUFFER[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      O => \IDATA_BUFFER[3]_26\
    );
\IDATA_BUFFER[40][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[40][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      I3 => \IDATA_BUFFER[40][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[40]_57\
    );
\IDATA_BUFFER[40][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FFT_DATA_IN_STROBE,
      I1 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[40][15]_i_2_n_0\
    );
\IDATA_BUFFER[40][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(22),
      I1 => INPUT_DATA_CNTR_reg(23),
      I2 => INPUT_DATA_CNTR_reg(21),
      I3 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I4 => INPUT_DATA_CNTR_reg(19),
      I5 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[40][15]_i_3_n_0\
    );
\IDATA_BUFFER[40][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      O => \IDATA_BUFFER[40][15]_i_4_n_0\
    );
\IDATA_BUFFER[40][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(8),
      I1 => INPUT_DATA_CNTR_reg(9),
      I2 => INPUT_DATA_CNTR_reg(10),
      I3 => INPUT_DATA_CNTR_reg(11),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => INPUT_DATA_CNTR_reg(6),
      O => \IDATA_BUFFER[40][15]_i_5_n_0\
    );
\IDATA_BUFFER[41][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[41][15]_i_2_n_0\,
      O => \IDATA_BUFFER[41]_43\
    );
\IDATA_BUFFER[41][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => INPUT_DATA_CNTR_reg(20),
      I5 => \IDATA_BUFFER[33][15]_i_3_n_0\,
      O => \IDATA_BUFFER[41][15]_i_2_n_0\
    );
\IDATA_BUFFER[42][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[10][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[41][15]_i_2_n_0\,
      O => \IDATA_BUFFER[42]_18\
    );
\IDATA_BUFFER[43][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[35][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[43]_0\
    );
\IDATA_BUFFER[44][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[41][15]_i_2_n_0\,
      O => \IDATA_BUFFER[44]_42\
    );
\IDATA_BUFFER[45][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[37][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[45]_2\
    );
\IDATA_BUFFER[46][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(3),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[38][15]_i_2_n_0\,
      O => \IDATA_BUFFER[46]_28\
    );
\IDATA_BUFFER[47][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \IDATA_BUFFER[39][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[41][15]_i_2_n_0\,
      O => \IDATA_BUFFER[47]_41\
    );
\IDATA_BUFFER[48][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      O => \IDATA_BUFFER[48]_40\
    );
\IDATA_BUFFER[48][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[40][15]_i_5_n_0\,
      I1 => \IDATA_BUFFER[11][15]_i_4_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(19),
      I4 => INPUT_DATA_CNTR_reg(20),
      I5 => \IDATA_BUFFER[57][15]_i_2_n_0\,
      O => \IDATA_BUFFER[48][15]_i_2_n_0\
    );
\IDATA_BUFFER[49][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I5 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      O => \IDATA_BUFFER[49]_38\
    );
\IDATA_BUFFER[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(3),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => INPUT_DATA_CNTR_reg(2),
      I4 => INPUT_DATA_CNTR_reg(1),
      I5 => \IDATA_BUFFER[4][15]_i_2_n_0\,
      O => \IDATA_BUFFER[4]_54\
    );
\IDATA_BUFFER[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_4_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_5_n_0\,
      I2 => \IDATA_BUFFER[4][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      O => \IDATA_BUFFER[4][15]_i_2_n_0\
    );
\IDATA_BUFFER[4][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(6),
      I1 => INPUT_DATA_CNTR_reg(7),
      O => \IDATA_BUFFER[4][15]_i_3_n_0\
    );
\IDATA_BUFFER[50][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[50][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[50]_13\
    );
\IDATA_BUFFER[50][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[50][15]_i_2_n_0\
    );
\IDATA_BUFFER[51][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \IDATA_BUFFER[48][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[51][15]_i_2_n_0\,
      O => \IDATA_BUFFER[51]_39\
    );
\IDATA_BUFFER[51][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(2),
      I1 => INPUT_DATA_CNTR_reg(1),
      I2 => INPUT_DATA_CNTR_reg(0),
      O => \IDATA_BUFFER[51][15]_i_2_n_0\
    );
\IDATA_BUFFER[52][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I3 => \IDATA_BUFFER[52][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[52]_47\
    );
\IDATA_BUFFER[52][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(4),
      I1 => INPUT_DATA_CNTR_reg(5),
      O => \IDATA_BUFFER[52][15]_i_2_n_0\
    );
\IDATA_BUFFER[53][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[37][15]_i_2_n_0\,
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[53]_12\
    );
\IDATA_BUFFER[54][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[38][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[54]_5\
    );
\IDATA_BUFFER[55][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[55][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[55]_7\
    );
\IDATA_BUFFER[55][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(0),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(2),
      O => \IDATA_BUFFER[55][15]_i_2_n_0\
    );
\IDATA_BUFFER[56][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[56][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[56]_11\
    );
\IDATA_BUFFER[56][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(1),
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(0),
      I3 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[56][15]_i_2_n_0\
    );
\IDATA_BUFFER[57][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IDATA_BUFFER[52][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I4 => \IDATA_BUFFER[57][15]_i_2_n_0\,
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[57]_37\
    );
\IDATA_BUFFER[57][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[57][15]_i_2_n_0\
    );
\IDATA_BUFFER[58][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[50][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[58]_10\
    );
\IDATA_BUFFER[59][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[35][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[59]_9\
    );
\IDATA_BUFFER[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[5]_25\
    );
\IDATA_BUFFER[60][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[20][15]_i_2_n_0\,
      I3 => \IDATA_BUFFER[52][15]_i_2_n_0\,
      I4 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I5 => \IDATA_BUFFER[57][15]_i_2_n_0\,
      O => \IDATA_BUFFER[60]_27\
    );
\IDATA_BUFFER[61][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \IDATA_BUFFER[37][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(5),
      I5 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      O => \IDATA_BUFFER[61]_8\
    );
\IDATA_BUFFER[62][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[38][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[62]_4\
    );
\IDATA_BUFFER[63][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[55][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(5),
      I3 => INPUT_DATA_CNTR_reg(4),
      I4 => INPUT_DATA_CNTR_reg(3),
      I5 => \IDATA_BUFFER[17][15]_i_5_n_0\,
      O => \IDATA_BUFFER[63]_6\
    );
\IDATA_BUFFER[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[6]_24\
    );
\IDATA_BUFFER[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[0][15]_i_2_n_0\,
      I2 => INPUT_DATA_CNTR_reg(2),
      I3 => INPUT_DATA_CNTR_reg(1),
      I4 => INPUT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER[0][15]_i_3_n_0\,
      O => \IDATA_BUFFER[7]_23\
    );
\IDATA_BUFFER[8][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(3),
      I1 => FFT_DATA_IN_STROBE,
      I2 => \IDATA_BUFFER[4][15]_i_2_n_0\,
      I3 => INPUT_DATA_CNTR_reg(0),
      I4 => INPUT_DATA_CNTR_reg(2),
      I5 => INPUT_DATA_CNTR_reg(1),
      O => \IDATA_BUFFER[8]_58\
    );
\IDATA_BUFFER[9][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \IDATA_BUFFER[1][15]_i_2_n_0\,
      I1 => \IDATA_BUFFER[9][15]_i_2_n_0\,
      I2 => \IDATA_BUFFER[9][15]_i_3_n_0\,
      I3 => \IDATA_BUFFER[9][15]_i_4_n_0\,
      I4 => \IDATA_BUFFER[9][15]_i_5_n_0\,
      O => \IDATA_BUFFER[9]_53\
    );
\IDATA_BUFFER[9][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_9_n_0\,
      I1 => INPUT_DATA_CNTR_reg(18),
      I2 => INPUT_DATA_CNTR_reg(19),
      I3 => INPUT_DATA_CNTR_reg(20),
      O => \IDATA_BUFFER[9][15]_i_2_n_0\
    );
\IDATA_BUFFER[9][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      I1 => INPUT_DATA_CNTR_reg(19),
      I2 => INPUT_DATA_CNTR_reg(20),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => INPUT_DATA_CNTR_reg(8),
      I5 => \IDATA_BUFFER[0][15]_i_6_n_0\,
      O => \IDATA_BUFFER[9][15]_i_3_n_0\
    );
\IDATA_BUFFER[9][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(26),
      I1 => INPUT_DATA_CNTR_reg(27),
      I2 => INPUT_DATA_CNTR_reg(24),
      I3 => INPUT_DATA_CNTR_reg(25),
      I4 => \IDATA_BUFFER[9][15]_i_6_n_0\,
      I5 => \IDATA_BUFFER[9][15]_i_7_n_0\,
      O => \IDATA_BUFFER[9][15]_i_4_n_0\
    );
\IDATA_BUFFER[9][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBFFFB"
    )
        port map (
      I0 => \IDATA_BUFFER[9][15]_i_8_n_0\,
      I1 => \IDATA_BUFFER[17][15]_i_3_n_0\,
      I2 => \IDATA_BUFFER[9][15]_i_9_n_0\,
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(7),
      I5 => INPUT_DATA_CNTR_reg(8),
      O => \IDATA_BUFFER[9][15]_i_5_n_0\
    );
\IDATA_BUFFER[9][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(28),
      I1 => INPUT_DATA_CNTR_reg(29),
      O => \IDATA_BUFFER[9][15]_i_6_n_0\
    );
\IDATA_BUFFER[9][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(30),
      I1 => INPUT_DATA_CNTR_reg(31),
      O => \IDATA_BUFFER[9][15]_i_7_n_0\
    );
\IDATA_BUFFER[9][15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(22),
      I1 => INPUT_DATA_CNTR_reg(23),
      I2 => INPUT_DATA_CNTR_reg(21),
      I3 => INPUT_DATA_CNTR_reg(10),
      I4 => INPUT_DATA_CNTR_reg(11),
      I5 => INPUT_DATA_CNTR_reg(9),
      O => \IDATA_BUFFER[9][15]_i_8_n_0\
    );
\IDATA_BUFFER[9][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(5),
      I1 => INPUT_DATA_CNTR_reg(4),
      I2 => INPUT_DATA_CNTR_reg(3),
      O => \IDATA_BUFFER[9][15]_i_9_n_0\
    );
\IDATA_BUFFER_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[0]_63\(0)
    );
\IDATA_BUFFER_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[0]_63\(10)
    );
\IDATA_BUFFER_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[0]_63\(11)
    );
\IDATA_BUFFER_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[0]_63\(12)
    );
\IDATA_BUFFER_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[0]_63\(13)
    );
\IDATA_BUFFER_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[0]_63\(14)
    );
\IDATA_BUFFER_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[0]_63\(15)
    );
\IDATA_BUFFER_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[0]_63\(1)
    );
\IDATA_BUFFER_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[0]_63\(2)
    );
\IDATA_BUFFER_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[0]_63\(3)
    );
\IDATA_BUFFER_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[0]_63\(4)
    );
\IDATA_BUFFER_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[0]_63\(5)
    );
\IDATA_BUFFER_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[0]_63\(6)
    );
\IDATA_BUFFER_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[0]_63\(7)
    );
\IDATA_BUFFER_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[0]_63\(8)
    );
\IDATA_BUFFER_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[0]_63\(9)
    );
\IDATA_BUFFER_reg[10][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[10]_73\(0)
    );
\IDATA_BUFFER_reg[10][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[10]_73\(10)
    );
\IDATA_BUFFER_reg[10][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[10]_73\(11)
    );
\IDATA_BUFFER_reg[10][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[10]_73\(12)
    );
\IDATA_BUFFER_reg[10][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[10]_73\(13)
    );
\IDATA_BUFFER_reg[10][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[10]_73\(14)
    );
\IDATA_BUFFER_reg[10][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[10]_73\(15)
    );
\IDATA_BUFFER_reg[10][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[10]_73\(1)
    );
\IDATA_BUFFER_reg[10][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[10]_73\(2)
    );
\IDATA_BUFFER_reg[10][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[10]_73\(3)
    );
\IDATA_BUFFER_reg[10][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[10]_73\(4)
    );
\IDATA_BUFFER_reg[10][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[10]_73\(5)
    );
\IDATA_BUFFER_reg[10][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[10]_73\(6)
    );
\IDATA_BUFFER_reg[10][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[10]_73\(7)
    );
\IDATA_BUFFER_reg[10][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[10]_73\(8)
    );
\IDATA_BUFFER_reg[10][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[10]_73\(9)
    );
\IDATA_BUFFER_reg[11][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[11]_74\(0)
    );
\IDATA_BUFFER_reg[11][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[11]_74\(10)
    );
\IDATA_BUFFER_reg[11][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[11]_74\(11)
    );
\IDATA_BUFFER_reg[11][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[11]_74\(12)
    );
\IDATA_BUFFER_reg[11][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[11]_74\(13)
    );
\IDATA_BUFFER_reg[11][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[11]_74\(14)
    );
\IDATA_BUFFER_reg[11][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[11]_74\(15)
    );
\IDATA_BUFFER_reg[11][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[11]_74\(1)
    );
\IDATA_BUFFER_reg[11][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[11]_74\(2)
    );
\IDATA_BUFFER_reg[11][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[11]_74\(3)
    );
\IDATA_BUFFER_reg[11][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[11]_74\(4)
    );
\IDATA_BUFFER_reg[11][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[11]_74\(5)
    );
\IDATA_BUFFER_reg[11][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[11]_74\(6)
    );
\IDATA_BUFFER_reg[11][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[11]_74\(7)
    );
\IDATA_BUFFER_reg[11][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[11]_74\(8)
    );
\IDATA_BUFFER_reg[11][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[11]_74\(9)
    );
\IDATA_BUFFER_reg[12][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[12]_75\(0)
    );
\IDATA_BUFFER_reg[12][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[12]_75\(10)
    );
\IDATA_BUFFER_reg[12][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[12]_75\(11)
    );
\IDATA_BUFFER_reg[12][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[12]_75\(12)
    );
\IDATA_BUFFER_reg[12][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[12]_75\(13)
    );
\IDATA_BUFFER_reg[12][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[12]_75\(14)
    );
\IDATA_BUFFER_reg[12][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[12]_75\(15)
    );
\IDATA_BUFFER_reg[12][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[12]_75\(1)
    );
\IDATA_BUFFER_reg[12][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[12]_75\(2)
    );
\IDATA_BUFFER_reg[12][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[12]_75\(3)
    );
\IDATA_BUFFER_reg[12][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[12]_75\(4)
    );
\IDATA_BUFFER_reg[12][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[12]_75\(5)
    );
\IDATA_BUFFER_reg[12][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[12]_75\(6)
    );
\IDATA_BUFFER_reg[12][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[12]_75\(7)
    );
\IDATA_BUFFER_reg[12][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[12]_75\(8)
    );
\IDATA_BUFFER_reg[12][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[12]_75\(9)
    );
\IDATA_BUFFER_reg[13][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[13]_76\(0)
    );
\IDATA_BUFFER_reg[13][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[13]_76\(10)
    );
\IDATA_BUFFER_reg[13][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[13]_76\(11)
    );
\IDATA_BUFFER_reg[13][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[13]_76\(12)
    );
\IDATA_BUFFER_reg[13][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[13]_76\(13)
    );
\IDATA_BUFFER_reg[13][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[13]_76\(14)
    );
\IDATA_BUFFER_reg[13][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[13]_76\(15)
    );
\IDATA_BUFFER_reg[13][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[13]_76\(1)
    );
\IDATA_BUFFER_reg[13][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[13]_76\(2)
    );
\IDATA_BUFFER_reg[13][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[13]_76\(3)
    );
\IDATA_BUFFER_reg[13][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[13]_76\(4)
    );
\IDATA_BUFFER_reg[13][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[13]_76\(5)
    );
\IDATA_BUFFER_reg[13][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[13]_76\(6)
    );
\IDATA_BUFFER_reg[13][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[13]_76\(7)
    );
\IDATA_BUFFER_reg[13][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[13]_76\(8)
    );
\IDATA_BUFFER_reg[13][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[13]_76\(9)
    );
\IDATA_BUFFER_reg[14][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[14]_77\(0)
    );
\IDATA_BUFFER_reg[14][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[14]_77\(10)
    );
\IDATA_BUFFER_reg[14][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[14]_77\(11)
    );
\IDATA_BUFFER_reg[14][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[14]_77\(12)
    );
\IDATA_BUFFER_reg[14][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[14]_77\(13)
    );
\IDATA_BUFFER_reg[14][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[14]_77\(14)
    );
\IDATA_BUFFER_reg[14][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[14]_77\(15)
    );
\IDATA_BUFFER_reg[14][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[14]_77\(1)
    );
\IDATA_BUFFER_reg[14][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[14]_77\(2)
    );
\IDATA_BUFFER_reg[14][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[14]_77\(3)
    );
\IDATA_BUFFER_reg[14][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[14]_77\(4)
    );
\IDATA_BUFFER_reg[14][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[14]_77\(5)
    );
\IDATA_BUFFER_reg[14][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[14]_77\(6)
    );
\IDATA_BUFFER_reg[14][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[14]_77\(7)
    );
\IDATA_BUFFER_reg[14][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[14]_77\(8)
    );
\IDATA_BUFFER_reg[14][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[14]_77\(9)
    );
\IDATA_BUFFER_reg[15][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[15]_78\(0)
    );
\IDATA_BUFFER_reg[15][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[15]_78\(10)
    );
\IDATA_BUFFER_reg[15][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[15]_78\(11)
    );
\IDATA_BUFFER_reg[15][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[15]_78\(12)
    );
\IDATA_BUFFER_reg[15][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[15]_78\(13)
    );
\IDATA_BUFFER_reg[15][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[15]_78\(14)
    );
\IDATA_BUFFER_reg[15][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[15]_78\(15)
    );
\IDATA_BUFFER_reg[15][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[15]_78\(1)
    );
\IDATA_BUFFER_reg[15][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[15]_78\(2)
    );
\IDATA_BUFFER_reg[15][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[15]_78\(3)
    );
\IDATA_BUFFER_reg[15][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[15]_78\(4)
    );
\IDATA_BUFFER_reg[15][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[15]_78\(5)
    );
\IDATA_BUFFER_reg[15][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[15]_78\(6)
    );
\IDATA_BUFFER_reg[15][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[15]_78\(7)
    );
\IDATA_BUFFER_reg[15][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[15]_78\(8)
    );
\IDATA_BUFFER_reg[15][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[15]_78\(9)
    );
\IDATA_BUFFER_reg[16][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[16]_79\(0)
    );
\IDATA_BUFFER_reg[16][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[16]_79\(10)
    );
\IDATA_BUFFER_reg[16][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[16]_79\(11)
    );
\IDATA_BUFFER_reg[16][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[16]_79\(12)
    );
\IDATA_BUFFER_reg[16][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[16]_79\(13)
    );
\IDATA_BUFFER_reg[16][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[16]_79\(14)
    );
\IDATA_BUFFER_reg[16][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[16]_79\(15)
    );
\IDATA_BUFFER_reg[16][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[16]_79\(1)
    );
\IDATA_BUFFER_reg[16][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[16]_79\(2)
    );
\IDATA_BUFFER_reg[16][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[16]_79\(3)
    );
\IDATA_BUFFER_reg[16][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[16]_79\(4)
    );
\IDATA_BUFFER_reg[16][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[16]_79\(5)
    );
\IDATA_BUFFER_reg[16][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[16]_79\(6)
    );
\IDATA_BUFFER_reg[16][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[16]_79\(7)
    );
\IDATA_BUFFER_reg[16][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[16]_79\(8)
    );
\IDATA_BUFFER_reg[16][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[16]_79\(9)
    );
\IDATA_BUFFER_reg[17][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[17]_80\(0)
    );
\IDATA_BUFFER_reg[17][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[17]_80\(10)
    );
\IDATA_BUFFER_reg[17][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[17]_80\(11)
    );
\IDATA_BUFFER_reg[17][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[17]_80\(12)
    );
\IDATA_BUFFER_reg[17][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[17]_80\(13)
    );
\IDATA_BUFFER_reg[17][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[17]_80\(14)
    );
\IDATA_BUFFER_reg[17][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[17]_80\(15)
    );
\IDATA_BUFFER_reg[17][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[17]_80\(1)
    );
\IDATA_BUFFER_reg[17][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[17]_80\(2)
    );
\IDATA_BUFFER_reg[17][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[17]_80\(3)
    );
\IDATA_BUFFER_reg[17][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[17]_80\(4)
    );
\IDATA_BUFFER_reg[17][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[17]_80\(5)
    );
\IDATA_BUFFER_reg[17][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[17]_80\(6)
    );
\IDATA_BUFFER_reg[17][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[17]_80\(7)
    );
\IDATA_BUFFER_reg[17][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[17]_80\(8)
    );
\IDATA_BUFFER_reg[17][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[17]_80\(9)
    );
\IDATA_BUFFER_reg[18][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[18]_81\(0)
    );
\IDATA_BUFFER_reg[18][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[18]_81\(10)
    );
\IDATA_BUFFER_reg[18][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[18]_81\(11)
    );
\IDATA_BUFFER_reg[18][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[18]_81\(12)
    );
\IDATA_BUFFER_reg[18][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[18]_81\(13)
    );
\IDATA_BUFFER_reg[18][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[18]_81\(14)
    );
\IDATA_BUFFER_reg[18][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[18]_81\(15)
    );
\IDATA_BUFFER_reg[18][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[18]_81\(1)
    );
\IDATA_BUFFER_reg[18][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[18]_81\(2)
    );
\IDATA_BUFFER_reg[18][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[18]_81\(3)
    );
\IDATA_BUFFER_reg[18][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[18]_81\(4)
    );
\IDATA_BUFFER_reg[18][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[18]_81\(5)
    );
\IDATA_BUFFER_reg[18][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[18]_81\(6)
    );
\IDATA_BUFFER_reg[18][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[18]_81\(7)
    );
\IDATA_BUFFER_reg[18][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[18]_81\(8)
    );
\IDATA_BUFFER_reg[18][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[18]_81\(9)
    );
\IDATA_BUFFER_reg[19][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[19]_82\(0)
    );
\IDATA_BUFFER_reg[19][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[19]_82\(10)
    );
\IDATA_BUFFER_reg[19][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[19]_82\(11)
    );
\IDATA_BUFFER_reg[19][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[19]_82\(12)
    );
\IDATA_BUFFER_reg[19][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[19]_82\(13)
    );
\IDATA_BUFFER_reg[19][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[19]_82\(14)
    );
\IDATA_BUFFER_reg[19][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[19]_82\(15)
    );
\IDATA_BUFFER_reg[19][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[19]_82\(1)
    );
\IDATA_BUFFER_reg[19][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[19]_82\(2)
    );
\IDATA_BUFFER_reg[19][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[19]_82\(3)
    );
\IDATA_BUFFER_reg[19][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[19]_82\(4)
    );
\IDATA_BUFFER_reg[19][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[19]_82\(5)
    );
\IDATA_BUFFER_reg[19][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[19]_82\(6)
    );
\IDATA_BUFFER_reg[19][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[19]_82\(7)
    );
\IDATA_BUFFER_reg[19][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[19]_82\(8)
    );
\IDATA_BUFFER_reg[19][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[19]_82\(9)
    );
\IDATA_BUFFER_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[1]_64\(0)
    );
\IDATA_BUFFER_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[1]_64\(10)
    );
\IDATA_BUFFER_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[1]_64\(11)
    );
\IDATA_BUFFER_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[1]_64\(12)
    );
\IDATA_BUFFER_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[1]_64\(13)
    );
\IDATA_BUFFER_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[1]_64\(14)
    );
\IDATA_BUFFER_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[1]_64\(15)
    );
\IDATA_BUFFER_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[1]_64\(1)
    );
\IDATA_BUFFER_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[1]_64\(2)
    );
\IDATA_BUFFER_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[1]_64\(3)
    );
\IDATA_BUFFER_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[1]_64\(4)
    );
\IDATA_BUFFER_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[1]_64\(5)
    );
\IDATA_BUFFER_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[1]_64\(6)
    );
\IDATA_BUFFER_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[1]_64\(7)
    );
\IDATA_BUFFER_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[1]_64\(8)
    );
\IDATA_BUFFER_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[1]_64\(9)
    );
\IDATA_BUFFER_reg[20][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[20]_83\(0)
    );
\IDATA_BUFFER_reg[20][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[20]_83\(10)
    );
\IDATA_BUFFER_reg[20][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[20]_83\(11)
    );
\IDATA_BUFFER_reg[20][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[20]_83\(12)
    );
\IDATA_BUFFER_reg[20][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[20]_83\(13)
    );
\IDATA_BUFFER_reg[20][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[20]_83\(14)
    );
\IDATA_BUFFER_reg[20][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[20]_83\(15)
    );
\IDATA_BUFFER_reg[20][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[20]_83\(1)
    );
\IDATA_BUFFER_reg[20][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[20]_83\(2)
    );
\IDATA_BUFFER_reg[20][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[20]_83\(3)
    );
\IDATA_BUFFER_reg[20][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[20]_83\(4)
    );
\IDATA_BUFFER_reg[20][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[20]_83\(5)
    );
\IDATA_BUFFER_reg[20][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[20]_83\(6)
    );
\IDATA_BUFFER_reg[20][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[20]_83\(7)
    );
\IDATA_BUFFER_reg[20][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[20]_83\(8)
    );
\IDATA_BUFFER_reg[20][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[20]_83\(9)
    );
\IDATA_BUFFER_reg[21][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[21]_84\(0)
    );
\IDATA_BUFFER_reg[21][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[21]_84\(10)
    );
\IDATA_BUFFER_reg[21][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[21]_84\(11)
    );
\IDATA_BUFFER_reg[21][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[21]_84\(12)
    );
\IDATA_BUFFER_reg[21][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[21]_84\(13)
    );
\IDATA_BUFFER_reg[21][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[21]_84\(14)
    );
\IDATA_BUFFER_reg[21][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[21]_84\(15)
    );
\IDATA_BUFFER_reg[21][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[21]_84\(1)
    );
\IDATA_BUFFER_reg[21][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[21]_84\(2)
    );
\IDATA_BUFFER_reg[21][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[21]_84\(3)
    );
\IDATA_BUFFER_reg[21][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[21]_84\(4)
    );
\IDATA_BUFFER_reg[21][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[21]_84\(5)
    );
\IDATA_BUFFER_reg[21][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[21]_84\(6)
    );
\IDATA_BUFFER_reg[21][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[21]_84\(7)
    );
\IDATA_BUFFER_reg[21][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[21]_84\(8)
    );
\IDATA_BUFFER_reg[21][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[21]_84\(9)
    );
\IDATA_BUFFER_reg[22][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[22]_85\(0)
    );
\IDATA_BUFFER_reg[22][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[22]_85\(10)
    );
\IDATA_BUFFER_reg[22][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[22]_85\(11)
    );
\IDATA_BUFFER_reg[22][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[22]_85\(12)
    );
\IDATA_BUFFER_reg[22][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[22]_85\(13)
    );
\IDATA_BUFFER_reg[22][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[22]_85\(14)
    );
\IDATA_BUFFER_reg[22][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[22]_85\(15)
    );
\IDATA_BUFFER_reg[22][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[22]_85\(1)
    );
\IDATA_BUFFER_reg[22][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[22]_85\(2)
    );
\IDATA_BUFFER_reg[22][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[22]_85\(3)
    );
\IDATA_BUFFER_reg[22][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[22]_85\(4)
    );
\IDATA_BUFFER_reg[22][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[22]_85\(5)
    );
\IDATA_BUFFER_reg[22][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[22]_85\(6)
    );
\IDATA_BUFFER_reg[22][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[22]_85\(7)
    );
\IDATA_BUFFER_reg[22][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[22]_85\(8)
    );
\IDATA_BUFFER_reg[22][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[22]_85\(9)
    );
\IDATA_BUFFER_reg[23][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[23]_86\(0)
    );
\IDATA_BUFFER_reg[23][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[23]_86\(10)
    );
\IDATA_BUFFER_reg[23][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[23]_86\(11)
    );
\IDATA_BUFFER_reg[23][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[23]_86\(12)
    );
\IDATA_BUFFER_reg[23][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[23]_86\(13)
    );
\IDATA_BUFFER_reg[23][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[23]_86\(14)
    );
\IDATA_BUFFER_reg[23][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[23]_86\(15)
    );
\IDATA_BUFFER_reg[23][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[23]_86\(1)
    );
\IDATA_BUFFER_reg[23][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[23]_86\(2)
    );
\IDATA_BUFFER_reg[23][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[23]_86\(3)
    );
\IDATA_BUFFER_reg[23][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[23]_86\(4)
    );
\IDATA_BUFFER_reg[23][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[23]_86\(5)
    );
\IDATA_BUFFER_reg[23][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[23]_86\(6)
    );
\IDATA_BUFFER_reg[23][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[23]_86\(7)
    );
\IDATA_BUFFER_reg[23][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[23]_86\(8)
    );
\IDATA_BUFFER_reg[23][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[23]_86\(9)
    );
\IDATA_BUFFER_reg[24][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[24]_87\(0)
    );
\IDATA_BUFFER_reg[24][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[24]_87\(10)
    );
\IDATA_BUFFER_reg[24][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[24]_87\(11)
    );
\IDATA_BUFFER_reg[24][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[24]_87\(12)
    );
\IDATA_BUFFER_reg[24][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[24]_87\(13)
    );
\IDATA_BUFFER_reg[24][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[24]_87\(14)
    );
\IDATA_BUFFER_reg[24][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[24]_87\(15)
    );
\IDATA_BUFFER_reg[24][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[24]_87\(1)
    );
\IDATA_BUFFER_reg[24][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[24]_87\(2)
    );
\IDATA_BUFFER_reg[24][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[24]_87\(3)
    );
\IDATA_BUFFER_reg[24][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[24]_87\(4)
    );
\IDATA_BUFFER_reg[24][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[24]_87\(5)
    );
\IDATA_BUFFER_reg[24][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[24]_87\(6)
    );
\IDATA_BUFFER_reg[24][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[24]_87\(7)
    );
\IDATA_BUFFER_reg[24][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[24]_87\(8)
    );
\IDATA_BUFFER_reg[24][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[24]_87\(9)
    );
\IDATA_BUFFER_reg[25][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[25]_88\(0)
    );
\IDATA_BUFFER_reg[25][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[25]_88\(10)
    );
\IDATA_BUFFER_reg[25][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[25]_88\(11)
    );
\IDATA_BUFFER_reg[25][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[25]_88\(12)
    );
\IDATA_BUFFER_reg[25][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[25]_88\(13)
    );
\IDATA_BUFFER_reg[25][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[25]_88\(14)
    );
\IDATA_BUFFER_reg[25][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[25]_88\(15)
    );
\IDATA_BUFFER_reg[25][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[25]_88\(1)
    );
\IDATA_BUFFER_reg[25][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[25]_88\(2)
    );
\IDATA_BUFFER_reg[25][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[25]_88\(3)
    );
\IDATA_BUFFER_reg[25][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[25]_88\(4)
    );
\IDATA_BUFFER_reg[25][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[25]_88\(5)
    );
\IDATA_BUFFER_reg[25][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[25]_88\(6)
    );
\IDATA_BUFFER_reg[25][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[25]_88\(7)
    );
\IDATA_BUFFER_reg[25][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[25]_88\(8)
    );
\IDATA_BUFFER_reg[25][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[25]_88\(9)
    );
\IDATA_BUFFER_reg[26][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[26]_89\(0)
    );
\IDATA_BUFFER_reg[26][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[26]_89\(10)
    );
\IDATA_BUFFER_reg[26][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[26]_89\(11)
    );
\IDATA_BUFFER_reg[26][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[26]_89\(12)
    );
\IDATA_BUFFER_reg[26][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[26]_89\(13)
    );
\IDATA_BUFFER_reg[26][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[26]_89\(14)
    );
\IDATA_BUFFER_reg[26][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[26]_89\(15)
    );
\IDATA_BUFFER_reg[26][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[26]_89\(1)
    );
\IDATA_BUFFER_reg[26][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[26]_89\(2)
    );
\IDATA_BUFFER_reg[26][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[26]_89\(3)
    );
\IDATA_BUFFER_reg[26][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[26]_89\(4)
    );
\IDATA_BUFFER_reg[26][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[26]_89\(5)
    );
\IDATA_BUFFER_reg[26][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[26]_89\(6)
    );
\IDATA_BUFFER_reg[26][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[26]_89\(7)
    );
\IDATA_BUFFER_reg[26][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[26]_89\(8)
    );
\IDATA_BUFFER_reg[26][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[26]_89\(9)
    );
\IDATA_BUFFER_reg[27][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[27]_90\(0)
    );
\IDATA_BUFFER_reg[27][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[27]_90\(10)
    );
\IDATA_BUFFER_reg[27][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[27]_90\(11)
    );
\IDATA_BUFFER_reg[27][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[27]_90\(12)
    );
\IDATA_BUFFER_reg[27][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[27]_90\(13)
    );
\IDATA_BUFFER_reg[27][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[27]_90\(14)
    );
\IDATA_BUFFER_reg[27][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[27]_90\(15)
    );
\IDATA_BUFFER_reg[27][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[27]_90\(1)
    );
\IDATA_BUFFER_reg[27][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[27]_90\(2)
    );
\IDATA_BUFFER_reg[27][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[27]_90\(3)
    );
\IDATA_BUFFER_reg[27][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[27]_90\(4)
    );
\IDATA_BUFFER_reg[27][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[27]_90\(5)
    );
\IDATA_BUFFER_reg[27][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[27]_90\(6)
    );
\IDATA_BUFFER_reg[27][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[27]_90\(7)
    );
\IDATA_BUFFER_reg[27][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[27]_90\(8)
    );
\IDATA_BUFFER_reg[27][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[27]_90\(9)
    );
\IDATA_BUFFER_reg[28][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[28]_91\(0)
    );
\IDATA_BUFFER_reg[28][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[28]_91\(10)
    );
\IDATA_BUFFER_reg[28][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[28]_91\(11)
    );
\IDATA_BUFFER_reg[28][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[28]_91\(12)
    );
\IDATA_BUFFER_reg[28][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[28]_91\(13)
    );
\IDATA_BUFFER_reg[28][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[28]_91\(14)
    );
\IDATA_BUFFER_reg[28][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[28]_91\(15)
    );
\IDATA_BUFFER_reg[28][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[28]_91\(1)
    );
\IDATA_BUFFER_reg[28][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[28]_91\(2)
    );
\IDATA_BUFFER_reg[28][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[28]_91\(3)
    );
\IDATA_BUFFER_reg[28][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[28]_91\(4)
    );
\IDATA_BUFFER_reg[28][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[28]_91\(5)
    );
\IDATA_BUFFER_reg[28][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[28]_91\(6)
    );
\IDATA_BUFFER_reg[28][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[28]_91\(7)
    );
\IDATA_BUFFER_reg[28][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[28]_91\(8)
    );
\IDATA_BUFFER_reg[28][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[28]_91\(9)
    );
\IDATA_BUFFER_reg[29][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[29]_92\(0)
    );
\IDATA_BUFFER_reg[29][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[29]_92\(10)
    );
\IDATA_BUFFER_reg[29][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[29]_92\(11)
    );
\IDATA_BUFFER_reg[29][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[29]_92\(12)
    );
\IDATA_BUFFER_reg[29][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[29]_92\(13)
    );
\IDATA_BUFFER_reg[29][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[29]_92\(14)
    );
\IDATA_BUFFER_reg[29][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[29]_92\(15)
    );
\IDATA_BUFFER_reg[29][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[29]_92\(1)
    );
\IDATA_BUFFER_reg[29][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[29]_92\(2)
    );
\IDATA_BUFFER_reg[29][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[29]_92\(3)
    );
\IDATA_BUFFER_reg[29][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[29]_92\(4)
    );
\IDATA_BUFFER_reg[29][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[29]_92\(5)
    );
\IDATA_BUFFER_reg[29][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[29]_92\(6)
    );
\IDATA_BUFFER_reg[29][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[29]_92\(7)
    );
\IDATA_BUFFER_reg[29][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[29]_92\(8)
    );
\IDATA_BUFFER_reg[29][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[29]_92\(9)
    );
\IDATA_BUFFER_reg[2][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[2]_65\(0)
    );
\IDATA_BUFFER_reg[2][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[2]_65\(10)
    );
\IDATA_BUFFER_reg[2][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[2]_65\(11)
    );
\IDATA_BUFFER_reg[2][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[2]_65\(12)
    );
\IDATA_BUFFER_reg[2][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[2]_65\(13)
    );
\IDATA_BUFFER_reg[2][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[2]_65\(14)
    );
\IDATA_BUFFER_reg[2][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[2]_65\(15)
    );
\IDATA_BUFFER_reg[2][15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[2][15]_i_15_n_0\,
      CO(3) => \IDATA_BUFFER_reg[2][15]_i_10_n_0\,
      CO(2) => \IDATA_BUFFER_reg[2][15]_i_10_n_1\,
      CO(1) => \IDATA_BUFFER_reg[2][15]_i_10_n_2\,
      CO(0) => \IDATA_BUFFER_reg[2][15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[2][15]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[2][15]_i_16_n_0\,
      S(2) => \IDATA_BUFFER[2][15]_i_17_n_0\,
      S(1) => \IDATA_BUFFER[2][15]_i_18_n_0\,
      S(0) => \IDATA_BUFFER[2][15]_i_19_n_0\
    );
\IDATA_BUFFER_reg[2][15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \IDATA_BUFFER_reg[2][15]_i_15_n_0\,
      CO(2) => \IDATA_BUFFER_reg[2][15]_i_15_n_1\,
      CO(1) => \IDATA_BUFFER_reg[2][15]_i_15_n_2\,
      CO(0) => \IDATA_BUFFER_reg[2][15]_i_15_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \IDATA_BUFFER[2][15]_i_20_n_0\,
      DI(1) => \IDATA_BUFFER[2][15]_i_21_n_0\,
      DI(0) => \IDATA_BUFFER[2][15]_i_22_n_0\,
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[2][15]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[2][15]_i_23_n_0\,
      S(2) => \IDATA_BUFFER[2][15]_i_24_n_0\,
      S(1) => \IDATA_BUFFER[2][15]_i_25_n_0\,
      S(0) => \IDATA_BUFFER[2][15]_i_26_n_0\
    );
\IDATA_BUFFER_reg[2][15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[2][15]_i_5_n_0\,
      CO(3) => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      CO(2) => \IDATA_BUFFER_reg[2][15]_i_3_n_1\,
      CO(1) => \IDATA_BUFFER_reg[2][15]_i_3_n_2\,
      CO(0) => \IDATA_BUFFER_reg[2][15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => INPUT_DATA_CNTR_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[2][15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[2][15]_i_6_n_0\,
      S(2) => \IDATA_BUFFER[2][15]_i_7_n_0\,
      S(1) => \IDATA_BUFFER[2][15]_i_8_n_0\,
      S(0) => \IDATA_BUFFER[2][15]_i_9_n_0\
    );
\IDATA_BUFFER_reg[2][15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \IDATA_BUFFER_reg[2][15]_i_10_n_0\,
      CO(3) => \IDATA_BUFFER_reg[2][15]_i_5_n_0\,
      CO(2) => \IDATA_BUFFER_reg[2][15]_i_5_n_1\,
      CO(1) => \IDATA_BUFFER_reg[2][15]_i_5_n_2\,
      CO(0) => \IDATA_BUFFER_reg[2][15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_IDATA_BUFFER_reg[2][15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \IDATA_BUFFER[2][15]_i_11_n_0\,
      S(2) => \IDATA_BUFFER[2][15]_i_12_n_0\,
      S(1) => \IDATA_BUFFER[2][15]_i_13_n_0\,
      S(0) => \IDATA_BUFFER[2][15]_i_14_n_0\
    );
\IDATA_BUFFER_reg[2][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[2]_65\(1)
    );
\IDATA_BUFFER_reg[2][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[2]_65\(2)
    );
\IDATA_BUFFER_reg[2][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[2]_65\(3)
    );
\IDATA_BUFFER_reg[2][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[2]_65\(4)
    );
\IDATA_BUFFER_reg[2][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[2]_65\(5)
    );
\IDATA_BUFFER_reg[2][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[2]_65\(6)
    );
\IDATA_BUFFER_reg[2][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[2]_65\(7)
    );
\IDATA_BUFFER_reg[2][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[2]_65\(8)
    );
\IDATA_BUFFER_reg[2][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[2]_65\(9)
    );
\IDATA_BUFFER_reg[30][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[30]_93\(0)
    );
\IDATA_BUFFER_reg[30][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[30]_93\(10)
    );
\IDATA_BUFFER_reg[30][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[30]_93\(11)
    );
\IDATA_BUFFER_reg[30][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[30]_93\(12)
    );
\IDATA_BUFFER_reg[30][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[30]_93\(13)
    );
\IDATA_BUFFER_reg[30][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[30]_93\(14)
    );
\IDATA_BUFFER_reg[30][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[30]_93\(15)
    );
\IDATA_BUFFER_reg[30][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[30]_93\(1)
    );
\IDATA_BUFFER_reg[30][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[30]_93\(2)
    );
\IDATA_BUFFER_reg[30][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[30]_93\(3)
    );
\IDATA_BUFFER_reg[30][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[30]_93\(4)
    );
\IDATA_BUFFER_reg[30][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[30]_93\(5)
    );
\IDATA_BUFFER_reg[30][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[30]_93\(6)
    );
\IDATA_BUFFER_reg[30][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[30]_93\(7)
    );
\IDATA_BUFFER_reg[30][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[30]_93\(8)
    );
\IDATA_BUFFER_reg[30][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[30]_93\(9)
    );
\IDATA_BUFFER_reg[31][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[31]_94\(0)
    );
\IDATA_BUFFER_reg[31][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[31]_94\(10)
    );
\IDATA_BUFFER_reg[31][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[31]_94\(11)
    );
\IDATA_BUFFER_reg[31][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[31]_94\(12)
    );
\IDATA_BUFFER_reg[31][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[31]_94\(13)
    );
\IDATA_BUFFER_reg[31][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[31]_94\(14)
    );
\IDATA_BUFFER_reg[31][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[31]_94\(15)
    );
\IDATA_BUFFER_reg[31][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[31]_94\(1)
    );
\IDATA_BUFFER_reg[31][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[31]_94\(2)
    );
\IDATA_BUFFER_reg[31][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[31]_94\(3)
    );
\IDATA_BUFFER_reg[31][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[31]_94\(4)
    );
\IDATA_BUFFER_reg[31][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[31]_94\(5)
    );
\IDATA_BUFFER_reg[31][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[31]_94\(6)
    );
\IDATA_BUFFER_reg[31][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[31]_94\(7)
    );
\IDATA_BUFFER_reg[31][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[31]_94\(8)
    );
\IDATA_BUFFER_reg[31][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[31]_94\(9)
    );
\IDATA_BUFFER_reg[32][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[32]_95\(0)
    );
\IDATA_BUFFER_reg[32][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[32]_95\(10)
    );
\IDATA_BUFFER_reg[32][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[32]_95\(11)
    );
\IDATA_BUFFER_reg[32][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[32]_95\(12)
    );
\IDATA_BUFFER_reg[32][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[32]_95\(13)
    );
\IDATA_BUFFER_reg[32][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[32]_95\(14)
    );
\IDATA_BUFFER_reg[32][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[32]_95\(15)
    );
\IDATA_BUFFER_reg[32][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[32]_95\(1)
    );
\IDATA_BUFFER_reg[32][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[32]_95\(2)
    );
\IDATA_BUFFER_reg[32][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[32]_95\(3)
    );
\IDATA_BUFFER_reg[32][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[32]_95\(4)
    );
\IDATA_BUFFER_reg[32][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[32]_95\(5)
    );
\IDATA_BUFFER_reg[32][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[32]_95\(6)
    );
\IDATA_BUFFER_reg[32][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[32]_95\(7)
    );
\IDATA_BUFFER_reg[32][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[32]_95\(8)
    );
\IDATA_BUFFER_reg[32][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[32]_95\(9)
    );
\IDATA_BUFFER_reg[33][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[33]_96\(0)
    );
\IDATA_BUFFER_reg[33][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[33]_96\(10)
    );
\IDATA_BUFFER_reg[33][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[33]_96\(11)
    );
\IDATA_BUFFER_reg[33][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[33]_96\(12)
    );
\IDATA_BUFFER_reg[33][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[33]_96\(13)
    );
\IDATA_BUFFER_reg[33][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[33]_96\(14)
    );
\IDATA_BUFFER_reg[33][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[33]_96\(15)
    );
\IDATA_BUFFER_reg[33][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[33]_96\(1)
    );
\IDATA_BUFFER_reg[33][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[33]_96\(2)
    );
\IDATA_BUFFER_reg[33][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[33]_96\(3)
    );
\IDATA_BUFFER_reg[33][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[33]_96\(4)
    );
\IDATA_BUFFER_reg[33][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[33]_96\(5)
    );
\IDATA_BUFFER_reg[33][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[33]_96\(6)
    );
\IDATA_BUFFER_reg[33][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[33]_96\(7)
    );
\IDATA_BUFFER_reg[33][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[33]_96\(8)
    );
\IDATA_BUFFER_reg[33][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[33]_96\(9)
    );
\IDATA_BUFFER_reg[34][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[34]_97\(0)
    );
\IDATA_BUFFER_reg[34][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[34]_97\(10)
    );
\IDATA_BUFFER_reg[34][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[34]_97\(11)
    );
\IDATA_BUFFER_reg[34][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[34]_97\(12)
    );
\IDATA_BUFFER_reg[34][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[34]_97\(13)
    );
\IDATA_BUFFER_reg[34][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[34]_97\(14)
    );
\IDATA_BUFFER_reg[34][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[34]_97\(15)
    );
\IDATA_BUFFER_reg[34][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[34]_97\(1)
    );
\IDATA_BUFFER_reg[34][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[34]_97\(2)
    );
\IDATA_BUFFER_reg[34][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[34]_97\(3)
    );
\IDATA_BUFFER_reg[34][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[34]_97\(4)
    );
\IDATA_BUFFER_reg[34][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[34]_97\(5)
    );
\IDATA_BUFFER_reg[34][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[34]_97\(6)
    );
\IDATA_BUFFER_reg[34][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[34]_97\(7)
    );
\IDATA_BUFFER_reg[34][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[34]_97\(8)
    );
\IDATA_BUFFER_reg[34][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[34]_97\(9)
    );
\IDATA_BUFFER_reg[35][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[35]_98\(0)
    );
\IDATA_BUFFER_reg[35][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[35]_98\(10)
    );
\IDATA_BUFFER_reg[35][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[35]_98\(11)
    );
\IDATA_BUFFER_reg[35][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[35]_98\(12)
    );
\IDATA_BUFFER_reg[35][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[35]_98\(13)
    );
\IDATA_BUFFER_reg[35][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[35]_98\(14)
    );
\IDATA_BUFFER_reg[35][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[35]_98\(15)
    );
\IDATA_BUFFER_reg[35][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[35]_98\(1)
    );
\IDATA_BUFFER_reg[35][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[35]_98\(2)
    );
\IDATA_BUFFER_reg[35][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[35]_98\(3)
    );
\IDATA_BUFFER_reg[35][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[35]_98\(4)
    );
\IDATA_BUFFER_reg[35][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[35]_98\(5)
    );
\IDATA_BUFFER_reg[35][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[35]_98\(6)
    );
\IDATA_BUFFER_reg[35][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[35]_98\(7)
    );
\IDATA_BUFFER_reg[35][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[35]_98\(8)
    );
\IDATA_BUFFER_reg[35][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[35]_98\(9)
    );
\IDATA_BUFFER_reg[36][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[36]_99\(0)
    );
\IDATA_BUFFER_reg[36][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[36]_99\(10)
    );
\IDATA_BUFFER_reg[36][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[36]_99\(11)
    );
\IDATA_BUFFER_reg[36][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[36]_99\(12)
    );
\IDATA_BUFFER_reg[36][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[36]_99\(13)
    );
\IDATA_BUFFER_reg[36][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[36]_99\(14)
    );
\IDATA_BUFFER_reg[36][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[36]_99\(15)
    );
\IDATA_BUFFER_reg[36][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[36]_99\(1)
    );
\IDATA_BUFFER_reg[36][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[36]_99\(2)
    );
\IDATA_BUFFER_reg[36][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[36]_99\(3)
    );
\IDATA_BUFFER_reg[36][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[36]_99\(4)
    );
\IDATA_BUFFER_reg[36][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[36]_99\(5)
    );
\IDATA_BUFFER_reg[36][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[36]_99\(6)
    );
\IDATA_BUFFER_reg[36][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[36]_99\(7)
    );
\IDATA_BUFFER_reg[36][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[36]_99\(8)
    );
\IDATA_BUFFER_reg[36][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[36]_99\(9)
    );
\IDATA_BUFFER_reg[37][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[37]_100\(0)
    );
\IDATA_BUFFER_reg[37][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[37]_100\(10)
    );
\IDATA_BUFFER_reg[37][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[37]_100\(11)
    );
\IDATA_BUFFER_reg[37][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[37]_100\(12)
    );
\IDATA_BUFFER_reg[37][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[37]_100\(13)
    );
\IDATA_BUFFER_reg[37][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[37]_100\(14)
    );
\IDATA_BUFFER_reg[37][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[37]_100\(15)
    );
\IDATA_BUFFER_reg[37][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[37]_100\(1)
    );
\IDATA_BUFFER_reg[37][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[37]_100\(2)
    );
\IDATA_BUFFER_reg[37][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[37]_100\(3)
    );
\IDATA_BUFFER_reg[37][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[37]_100\(4)
    );
\IDATA_BUFFER_reg[37][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[37]_100\(5)
    );
\IDATA_BUFFER_reg[37][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[37]_100\(6)
    );
\IDATA_BUFFER_reg[37][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[37]_100\(7)
    );
\IDATA_BUFFER_reg[37][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[37]_100\(8)
    );
\IDATA_BUFFER_reg[37][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[37]_100\(9)
    );
\IDATA_BUFFER_reg[38][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[38]_101\(0)
    );
\IDATA_BUFFER_reg[38][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[38]_101\(10)
    );
\IDATA_BUFFER_reg[38][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[38]_101\(11)
    );
\IDATA_BUFFER_reg[38][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[38]_101\(12)
    );
\IDATA_BUFFER_reg[38][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[38]_101\(13)
    );
\IDATA_BUFFER_reg[38][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[38]_101\(14)
    );
\IDATA_BUFFER_reg[38][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[38]_101\(15)
    );
\IDATA_BUFFER_reg[38][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[38]_101\(1)
    );
\IDATA_BUFFER_reg[38][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[38]_101\(2)
    );
\IDATA_BUFFER_reg[38][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[38]_101\(3)
    );
\IDATA_BUFFER_reg[38][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[38]_101\(4)
    );
\IDATA_BUFFER_reg[38][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[38]_101\(5)
    );
\IDATA_BUFFER_reg[38][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[38]_101\(6)
    );
\IDATA_BUFFER_reg[38][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[38]_101\(7)
    );
\IDATA_BUFFER_reg[38][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[38]_101\(8)
    );
\IDATA_BUFFER_reg[38][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[38]_101\(9)
    );
\IDATA_BUFFER_reg[39][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[39]_102\(0)
    );
\IDATA_BUFFER_reg[39][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[39]_102\(10)
    );
\IDATA_BUFFER_reg[39][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[39]_102\(11)
    );
\IDATA_BUFFER_reg[39][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[39]_102\(12)
    );
\IDATA_BUFFER_reg[39][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[39]_102\(13)
    );
\IDATA_BUFFER_reg[39][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[39]_102\(14)
    );
\IDATA_BUFFER_reg[39][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[39]_102\(15)
    );
\IDATA_BUFFER_reg[39][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[39]_102\(1)
    );
\IDATA_BUFFER_reg[39][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[39]_102\(2)
    );
\IDATA_BUFFER_reg[39][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[39]_102\(3)
    );
\IDATA_BUFFER_reg[39][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[39]_102\(4)
    );
\IDATA_BUFFER_reg[39][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[39]_102\(5)
    );
\IDATA_BUFFER_reg[39][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[39]_102\(6)
    );
\IDATA_BUFFER_reg[39][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[39]_102\(7)
    );
\IDATA_BUFFER_reg[39][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[39]_102\(8)
    );
\IDATA_BUFFER_reg[39][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[39]_102\(9)
    );
\IDATA_BUFFER_reg[3][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[3]_66\(0)
    );
\IDATA_BUFFER_reg[3][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[3]_66\(10)
    );
\IDATA_BUFFER_reg[3][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[3]_66\(11)
    );
\IDATA_BUFFER_reg[3][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[3]_66\(12)
    );
\IDATA_BUFFER_reg[3][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[3]_66\(13)
    );
\IDATA_BUFFER_reg[3][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[3]_66\(14)
    );
\IDATA_BUFFER_reg[3][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[3]_66\(15)
    );
\IDATA_BUFFER_reg[3][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[3]_66\(1)
    );
\IDATA_BUFFER_reg[3][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[3]_66\(2)
    );
\IDATA_BUFFER_reg[3][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[3]_66\(3)
    );
\IDATA_BUFFER_reg[3][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[3]_66\(4)
    );
\IDATA_BUFFER_reg[3][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[3]_66\(5)
    );
\IDATA_BUFFER_reg[3][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[3]_66\(6)
    );
\IDATA_BUFFER_reg[3][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[3]_66\(7)
    );
\IDATA_BUFFER_reg[3][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[3]_66\(8)
    );
\IDATA_BUFFER_reg[3][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[3]_66\(9)
    );
\IDATA_BUFFER_reg[40][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[40]_103\(0)
    );
\IDATA_BUFFER_reg[40][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[40]_103\(10)
    );
\IDATA_BUFFER_reg[40][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[40]_103\(11)
    );
\IDATA_BUFFER_reg[40][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[40]_103\(12)
    );
\IDATA_BUFFER_reg[40][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[40]_103\(13)
    );
\IDATA_BUFFER_reg[40][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[40]_103\(14)
    );
\IDATA_BUFFER_reg[40][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[40]_103\(15)
    );
\IDATA_BUFFER_reg[40][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[40]_103\(1)
    );
\IDATA_BUFFER_reg[40][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[40]_103\(2)
    );
\IDATA_BUFFER_reg[40][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[40]_103\(3)
    );
\IDATA_BUFFER_reg[40][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[40]_103\(4)
    );
\IDATA_BUFFER_reg[40][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[40]_103\(5)
    );
\IDATA_BUFFER_reg[40][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[40]_103\(6)
    );
\IDATA_BUFFER_reg[40][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[40]_103\(7)
    );
\IDATA_BUFFER_reg[40][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[40]_103\(8)
    );
\IDATA_BUFFER_reg[40][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[40]_103\(9)
    );
\IDATA_BUFFER_reg[41][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[41]_104\(0)
    );
\IDATA_BUFFER_reg[41][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[41]_104\(10)
    );
\IDATA_BUFFER_reg[41][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[41]_104\(11)
    );
\IDATA_BUFFER_reg[41][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[41]_104\(12)
    );
\IDATA_BUFFER_reg[41][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[41]_104\(13)
    );
\IDATA_BUFFER_reg[41][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[41]_104\(14)
    );
\IDATA_BUFFER_reg[41][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[41]_104\(15)
    );
\IDATA_BUFFER_reg[41][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[41]_104\(1)
    );
\IDATA_BUFFER_reg[41][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[41]_104\(2)
    );
\IDATA_BUFFER_reg[41][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[41]_104\(3)
    );
\IDATA_BUFFER_reg[41][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[41]_104\(4)
    );
\IDATA_BUFFER_reg[41][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[41]_104\(5)
    );
\IDATA_BUFFER_reg[41][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[41]_104\(6)
    );
\IDATA_BUFFER_reg[41][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[41]_104\(7)
    );
\IDATA_BUFFER_reg[41][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[41]_104\(8)
    );
\IDATA_BUFFER_reg[41][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[41]_104\(9)
    );
\IDATA_BUFFER_reg[42][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[42]_105\(0)
    );
\IDATA_BUFFER_reg[42][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[42]_105\(10)
    );
\IDATA_BUFFER_reg[42][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[42]_105\(11)
    );
\IDATA_BUFFER_reg[42][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[42]_105\(12)
    );
\IDATA_BUFFER_reg[42][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[42]_105\(13)
    );
\IDATA_BUFFER_reg[42][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[42]_105\(14)
    );
\IDATA_BUFFER_reg[42][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[42]_105\(15)
    );
\IDATA_BUFFER_reg[42][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[42]_105\(1)
    );
\IDATA_BUFFER_reg[42][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[42]_105\(2)
    );
\IDATA_BUFFER_reg[42][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[42]_105\(3)
    );
\IDATA_BUFFER_reg[42][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[42]_105\(4)
    );
\IDATA_BUFFER_reg[42][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[42]_105\(5)
    );
\IDATA_BUFFER_reg[42][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[42]_105\(6)
    );
\IDATA_BUFFER_reg[42][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[42]_105\(7)
    );
\IDATA_BUFFER_reg[42][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[42]_105\(8)
    );
\IDATA_BUFFER_reg[42][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[42]_105\(9)
    );
\IDATA_BUFFER_reg[43][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[43]_106\(0)
    );
\IDATA_BUFFER_reg[43][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[43]_106\(10)
    );
\IDATA_BUFFER_reg[43][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[43]_106\(11)
    );
\IDATA_BUFFER_reg[43][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[43]_106\(12)
    );
\IDATA_BUFFER_reg[43][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[43]_106\(13)
    );
\IDATA_BUFFER_reg[43][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[43]_106\(14)
    );
\IDATA_BUFFER_reg[43][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[43]_106\(15)
    );
\IDATA_BUFFER_reg[43][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[43]_106\(1)
    );
\IDATA_BUFFER_reg[43][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[43]_106\(2)
    );
\IDATA_BUFFER_reg[43][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[43]_106\(3)
    );
\IDATA_BUFFER_reg[43][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[43]_106\(4)
    );
\IDATA_BUFFER_reg[43][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[43]_106\(5)
    );
\IDATA_BUFFER_reg[43][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[43]_106\(6)
    );
\IDATA_BUFFER_reg[43][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[43]_106\(7)
    );
\IDATA_BUFFER_reg[43][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[43]_106\(8)
    );
\IDATA_BUFFER_reg[43][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[43]_106\(9)
    );
\IDATA_BUFFER_reg[44][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[44]_107\(0)
    );
\IDATA_BUFFER_reg[44][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[44]_107\(10)
    );
\IDATA_BUFFER_reg[44][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[44]_107\(11)
    );
\IDATA_BUFFER_reg[44][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[44]_107\(12)
    );
\IDATA_BUFFER_reg[44][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[44]_107\(13)
    );
\IDATA_BUFFER_reg[44][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[44]_107\(14)
    );
\IDATA_BUFFER_reg[44][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[44]_107\(15)
    );
\IDATA_BUFFER_reg[44][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[44]_107\(1)
    );
\IDATA_BUFFER_reg[44][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[44]_107\(2)
    );
\IDATA_BUFFER_reg[44][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[44]_107\(3)
    );
\IDATA_BUFFER_reg[44][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[44]_107\(4)
    );
\IDATA_BUFFER_reg[44][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[44]_107\(5)
    );
\IDATA_BUFFER_reg[44][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[44]_107\(6)
    );
\IDATA_BUFFER_reg[44][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[44]_107\(7)
    );
\IDATA_BUFFER_reg[44][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[44]_107\(8)
    );
\IDATA_BUFFER_reg[44][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[44]_107\(9)
    );
\IDATA_BUFFER_reg[45][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[45]_108\(0)
    );
\IDATA_BUFFER_reg[45][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[45]_108\(10)
    );
\IDATA_BUFFER_reg[45][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[45]_108\(11)
    );
\IDATA_BUFFER_reg[45][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[45]_108\(12)
    );
\IDATA_BUFFER_reg[45][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[45]_108\(13)
    );
\IDATA_BUFFER_reg[45][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[45]_108\(14)
    );
\IDATA_BUFFER_reg[45][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[45]_108\(15)
    );
\IDATA_BUFFER_reg[45][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[45]_108\(1)
    );
\IDATA_BUFFER_reg[45][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[45]_108\(2)
    );
\IDATA_BUFFER_reg[45][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[45]_108\(3)
    );
\IDATA_BUFFER_reg[45][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[45]_108\(4)
    );
\IDATA_BUFFER_reg[45][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[45]_108\(5)
    );
\IDATA_BUFFER_reg[45][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[45]_108\(6)
    );
\IDATA_BUFFER_reg[45][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[45]_108\(7)
    );
\IDATA_BUFFER_reg[45][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[45]_108\(8)
    );
\IDATA_BUFFER_reg[45][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[45]_108\(9)
    );
\IDATA_BUFFER_reg[46][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[46]_109\(0)
    );
\IDATA_BUFFER_reg[46][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[46]_109\(10)
    );
\IDATA_BUFFER_reg[46][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[46]_109\(11)
    );
\IDATA_BUFFER_reg[46][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[46]_109\(12)
    );
\IDATA_BUFFER_reg[46][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[46]_109\(13)
    );
\IDATA_BUFFER_reg[46][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[46]_109\(14)
    );
\IDATA_BUFFER_reg[46][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[46]_109\(15)
    );
\IDATA_BUFFER_reg[46][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[46]_109\(1)
    );
\IDATA_BUFFER_reg[46][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[46]_109\(2)
    );
\IDATA_BUFFER_reg[46][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[46]_109\(3)
    );
\IDATA_BUFFER_reg[46][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[46]_109\(4)
    );
\IDATA_BUFFER_reg[46][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[46]_109\(5)
    );
\IDATA_BUFFER_reg[46][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[46]_109\(6)
    );
\IDATA_BUFFER_reg[46][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[46]_109\(7)
    );
\IDATA_BUFFER_reg[46][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[46]_109\(8)
    );
\IDATA_BUFFER_reg[46][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[46]_109\(9)
    );
\IDATA_BUFFER_reg[47][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[47]_110\(0)
    );
\IDATA_BUFFER_reg[47][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[47]_110\(10)
    );
\IDATA_BUFFER_reg[47][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[47]_110\(11)
    );
\IDATA_BUFFER_reg[47][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[47]_110\(12)
    );
\IDATA_BUFFER_reg[47][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[47]_110\(13)
    );
\IDATA_BUFFER_reg[47][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[47]_110\(14)
    );
\IDATA_BUFFER_reg[47][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[47]_110\(15)
    );
\IDATA_BUFFER_reg[47][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[47]_110\(1)
    );
\IDATA_BUFFER_reg[47][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[47]_110\(2)
    );
\IDATA_BUFFER_reg[47][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[47]_110\(3)
    );
\IDATA_BUFFER_reg[47][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[47]_110\(4)
    );
\IDATA_BUFFER_reg[47][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[47]_110\(5)
    );
\IDATA_BUFFER_reg[47][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[47]_110\(6)
    );
\IDATA_BUFFER_reg[47][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[47]_110\(7)
    );
\IDATA_BUFFER_reg[47][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[47]_110\(8)
    );
\IDATA_BUFFER_reg[47][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[47]_110\(9)
    );
\IDATA_BUFFER_reg[48][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[48]_111\(0)
    );
\IDATA_BUFFER_reg[48][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[48]_111\(10)
    );
\IDATA_BUFFER_reg[48][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[48]_111\(11)
    );
\IDATA_BUFFER_reg[48][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[48]_111\(12)
    );
\IDATA_BUFFER_reg[48][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[48]_111\(13)
    );
\IDATA_BUFFER_reg[48][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[48]_111\(14)
    );
\IDATA_BUFFER_reg[48][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[48]_111\(15)
    );
\IDATA_BUFFER_reg[48][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[48]_111\(1)
    );
\IDATA_BUFFER_reg[48][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[48]_111\(2)
    );
\IDATA_BUFFER_reg[48][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[48]_111\(3)
    );
\IDATA_BUFFER_reg[48][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[48]_111\(4)
    );
\IDATA_BUFFER_reg[48][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[48]_111\(5)
    );
\IDATA_BUFFER_reg[48][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[48]_111\(6)
    );
\IDATA_BUFFER_reg[48][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[48]_111\(7)
    );
\IDATA_BUFFER_reg[48][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[48]_111\(8)
    );
\IDATA_BUFFER_reg[48][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[48]_111\(9)
    );
\IDATA_BUFFER_reg[49][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[49]_112\(0)
    );
\IDATA_BUFFER_reg[49][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[49]_112\(10)
    );
\IDATA_BUFFER_reg[49][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[49]_112\(11)
    );
\IDATA_BUFFER_reg[49][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[49]_112\(12)
    );
\IDATA_BUFFER_reg[49][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[49]_112\(13)
    );
\IDATA_BUFFER_reg[49][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[49]_112\(14)
    );
\IDATA_BUFFER_reg[49][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[49]_112\(15)
    );
\IDATA_BUFFER_reg[49][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[49]_112\(1)
    );
\IDATA_BUFFER_reg[49][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[49]_112\(2)
    );
\IDATA_BUFFER_reg[49][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[49]_112\(3)
    );
\IDATA_BUFFER_reg[49][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[49]_112\(4)
    );
\IDATA_BUFFER_reg[49][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[49]_112\(5)
    );
\IDATA_BUFFER_reg[49][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[49]_112\(6)
    );
\IDATA_BUFFER_reg[49][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[49]_112\(7)
    );
\IDATA_BUFFER_reg[49][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[49]_112\(8)
    );
\IDATA_BUFFER_reg[49][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[49]_112\(9)
    );
\IDATA_BUFFER_reg[4][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[4]_67\(0)
    );
\IDATA_BUFFER_reg[4][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[4]_67\(10)
    );
\IDATA_BUFFER_reg[4][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[4]_67\(11)
    );
\IDATA_BUFFER_reg[4][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[4]_67\(12)
    );
\IDATA_BUFFER_reg[4][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[4]_67\(13)
    );
\IDATA_BUFFER_reg[4][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[4]_67\(14)
    );
\IDATA_BUFFER_reg[4][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[4]_67\(15)
    );
\IDATA_BUFFER_reg[4][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[4]_67\(1)
    );
\IDATA_BUFFER_reg[4][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[4]_67\(2)
    );
\IDATA_BUFFER_reg[4][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[4]_67\(3)
    );
\IDATA_BUFFER_reg[4][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[4]_67\(4)
    );
\IDATA_BUFFER_reg[4][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[4]_67\(5)
    );
\IDATA_BUFFER_reg[4][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[4]_67\(6)
    );
\IDATA_BUFFER_reg[4][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[4]_67\(7)
    );
\IDATA_BUFFER_reg[4][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[4]_67\(8)
    );
\IDATA_BUFFER_reg[4][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[4]_67\(9)
    );
\IDATA_BUFFER_reg[50][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[50]_113\(0)
    );
\IDATA_BUFFER_reg[50][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[50]_113\(10)
    );
\IDATA_BUFFER_reg[50][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[50]_113\(11)
    );
\IDATA_BUFFER_reg[50][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[50]_113\(12)
    );
\IDATA_BUFFER_reg[50][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[50]_113\(13)
    );
\IDATA_BUFFER_reg[50][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[50]_113\(14)
    );
\IDATA_BUFFER_reg[50][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[50]_113\(15)
    );
\IDATA_BUFFER_reg[50][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[50]_113\(1)
    );
\IDATA_BUFFER_reg[50][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[50]_113\(2)
    );
\IDATA_BUFFER_reg[50][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[50]_113\(3)
    );
\IDATA_BUFFER_reg[50][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[50]_113\(4)
    );
\IDATA_BUFFER_reg[50][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[50]_113\(5)
    );
\IDATA_BUFFER_reg[50][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[50]_113\(6)
    );
\IDATA_BUFFER_reg[50][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[50]_113\(7)
    );
\IDATA_BUFFER_reg[50][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[50]_113\(8)
    );
\IDATA_BUFFER_reg[50][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[50]_113\(9)
    );
\IDATA_BUFFER_reg[51][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[51]_114\(0)
    );
\IDATA_BUFFER_reg[51][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[51]_114\(10)
    );
\IDATA_BUFFER_reg[51][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[51]_114\(11)
    );
\IDATA_BUFFER_reg[51][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[51]_114\(12)
    );
\IDATA_BUFFER_reg[51][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[51]_114\(13)
    );
\IDATA_BUFFER_reg[51][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[51]_114\(14)
    );
\IDATA_BUFFER_reg[51][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[51]_114\(15)
    );
\IDATA_BUFFER_reg[51][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[51]_114\(1)
    );
\IDATA_BUFFER_reg[51][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[51]_114\(2)
    );
\IDATA_BUFFER_reg[51][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[51]_114\(3)
    );
\IDATA_BUFFER_reg[51][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[51]_114\(4)
    );
\IDATA_BUFFER_reg[51][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[51]_114\(5)
    );
\IDATA_BUFFER_reg[51][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[51]_114\(6)
    );
\IDATA_BUFFER_reg[51][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[51]_114\(7)
    );
\IDATA_BUFFER_reg[51][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[51]_114\(8)
    );
\IDATA_BUFFER_reg[51][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[51]_114\(9)
    );
\IDATA_BUFFER_reg[52][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[52]_115\(0)
    );
\IDATA_BUFFER_reg[52][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[52]_115\(10)
    );
\IDATA_BUFFER_reg[52][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[52]_115\(11)
    );
\IDATA_BUFFER_reg[52][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[52]_115\(12)
    );
\IDATA_BUFFER_reg[52][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[52]_115\(13)
    );
\IDATA_BUFFER_reg[52][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[52]_115\(14)
    );
\IDATA_BUFFER_reg[52][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[52]_115\(15)
    );
\IDATA_BUFFER_reg[52][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[52]_115\(1)
    );
\IDATA_BUFFER_reg[52][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[52]_115\(2)
    );
\IDATA_BUFFER_reg[52][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[52]_115\(3)
    );
\IDATA_BUFFER_reg[52][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[52]_115\(4)
    );
\IDATA_BUFFER_reg[52][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[52]_115\(5)
    );
\IDATA_BUFFER_reg[52][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[52]_115\(6)
    );
\IDATA_BUFFER_reg[52][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[52]_115\(7)
    );
\IDATA_BUFFER_reg[52][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[52]_115\(8)
    );
\IDATA_BUFFER_reg[52][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[52]_115\(9)
    );
\IDATA_BUFFER_reg[53][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[53]_116\(0)
    );
\IDATA_BUFFER_reg[53][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[53]_116\(10)
    );
\IDATA_BUFFER_reg[53][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[53]_116\(11)
    );
\IDATA_BUFFER_reg[53][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[53]_116\(12)
    );
\IDATA_BUFFER_reg[53][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[53]_116\(13)
    );
\IDATA_BUFFER_reg[53][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[53]_116\(14)
    );
\IDATA_BUFFER_reg[53][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[53]_116\(15)
    );
\IDATA_BUFFER_reg[53][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[53]_116\(1)
    );
\IDATA_BUFFER_reg[53][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[53]_116\(2)
    );
\IDATA_BUFFER_reg[53][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[53]_116\(3)
    );
\IDATA_BUFFER_reg[53][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[53]_116\(4)
    );
\IDATA_BUFFER_reg[53][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[53]_116\(5)
    );
\IDATA_BUFFER_reg[53][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[53]_116\(6)
    );
\IDATA_BUFFER_reg[53][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[53]_116\(7)
    );
\IDATA_BUFFER_reg[53][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[53]_116\(8)
    );
\IDATA_BUFFER_reg[53][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[53]_116\(9)
    );
\IDATA_BUFFER_reg[54][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[54]_117\(0)
    );
\IDATA_BUFFER_reg[54][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[54]_117\(10)
    );
\IDATA_BUFFER_reg[54][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[54]_117\(11)
    );
\IDATA_BUFFER_reg[54][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[54]_117\(12)
    );
\IDATA_BUFFER_reg[54][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[54]_117\(13)
    );
\IDATA_BUFFER_reg[54][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[54]_117\(14)
    );
\IDATA_BUFFER_reg[54][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[54]_117\(15)
    );
\IDATA_BUFFER_reg[54][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[54]_117\(1)
    );
\IDATA_BUFFER_reg[54][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[54]_117\(2)
    );
\IDATA_BUFFER_reg[54][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[54]_117\(3)
    );
\IDATA_BUFFER_reg[54][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[54]_117\(4)
    );
\IDATA_BUFFER_reg[54][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[54]_117\(5)
    );
\IDATA_BUFFER_reg[54][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[54]_117\(6)
    );
\IDATA_BUFFER_reg[54][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[54]_117\(7)
    );
\IDATA_BUFFER_reg[54][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[54]_117\(8)
    );
\IDATA_BUFFER_reg[54][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[54]_117\(9)
    );
\IDATA_BUFFER_reg[55][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[55]_118\(0)
    );
\IDATA_BUFFER_reg[55][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[55]_118\(10)
    );
\IDATA_BUFFER_reg[55][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[55]_118\(11)
    );
\IDATA_BUFFER_reg[55][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[55]_118\(12)
    );
\IDATA_BUFFER_reg[55][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[55]_118\(13)
    );
\IDATA_BUFFER_reg[55][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[55]_118\(14)
    );
\IDATA_BUFFER_reg[55][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[55]_118\(15)
    );
\IDATA_BUFFER_reg[55][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[55]_118\(1)
    );
\IDATA_BUFFER_reg[55][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[55]_118\(2)
    );
\IDATA_BUFFER_reg[55][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[55]_118\(3)
    );
\IDATA_BUFFER_reg[55][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[55]_118\(4)
    );
\IDATA_BUFFER_reg[55][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[55]_118\(5)
    );
\IDATA_BUFFER_reg[55][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[55]_118\(6)
    );
\IDATA_BUFFER_reg[55][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[55]_118\(7)
    );
\IDATA_BUFFER_reg[55][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[55]_118\(8)
    );
\IDATA_BUFFER_reg[55][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[55]_118\(9)
    );
\IDATA_BUFFER_reg[56][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[56]_119\(0)
    );
\IDATA_BUFFER_reg[56][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[56]_119\(10)
    );
\IDATA_BUFFER_reg[56][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[56]_119\(11)
    );
\IDATA_BUFFER_reg[56][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[56]_119\(12)
    );
\IDATA_BUFFER_reg[56][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[56]_119\(13)
    );
\IDATA_BUFFER_reg[56][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[56]_119\(14)
    );
\IDATA_BUFFER_reg[56][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[56]_119\(15)
    );
\IDATA_BUFFER_reg[56][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[56]_119\(1)
    );
\IDATA_BUFFER_reg[56][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[56]_119\(2)
    );
\IDATA_BUFFER_reg[56][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[56]_119\(3)
    );
\IDATA_BUFFER_reg[56][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[56]_119\(4)
    );
\IDATA_BUFFER_reg[56][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[56]_119\(5)
    );
\IDATA_BUFFER_reg[56][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[56]_119\(6)
    );
\IDATA_BUFFER_reg[56][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[56]_119\(7)
    );
\IDATA_BUFFER_reg[56][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[56]_119\(8)
    );
\IDATA_BUFFER_reg[56][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[56]_119\(9)
    );
\IDATA_BUFFER_reg[57][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[57]_120\(0)
    );
\IDATA_BUFFER_reg[57][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[57]_120\(10)
    );
\IDATA_BUFFER_reg[57][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[57]_120\(11)
    );
\IDATA_BUFFER_reg[57][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[57]_120\(12)
    );
\IDATA_BUFFER_reg[57][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[57]_120\(13)
    );
\IDATA_BUFFER_reg[57][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[57]_120\(14)
    );
\IDATA_BUFFER_reg[57][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[57]_120\(15)
    );
\IDATA_BUFFER_reg[57][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[57]_120\(1)
    );
\IDATA_BUFFER_reg[57][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[57]_120\(2)
    );
\IDATA_BUFFER_reg[57][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[57]_120\(3)
    );
\IDATA_BUFFER_reg[57][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[57]_120\(4)
    );
\IDATA_BUFFER_reg[57][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[57]_120\(5)
    );
\IDATA_BUFFER_reg[57][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[57]_120\(6)
    );
\IDATA_BUFFER_reg[57][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[57]_120\(7)
    );
\IDATA_BUFFER_reg[57][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[57]_120\(8)
    );
\IDATA_BUFFER_reg[57][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[57]_120\(9)
    );
\IDATA_BUFFER_reg[58][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[58]_121\(0)
    );
\IDATA_BUFFER_reg[58][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[58]_121\(10)
    );
\IDATA_BUFFER_reg[58][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[58]_121\(11)
    );
\IDATA_BUFFER_reg[58][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[58]_121\(12)
    );
\IDATA_BUFFER_reg[58][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[58]_121\(13)
    );
\IDATA_BUFFER_reg[58][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[58]_121\(14)
    );
\IDATA_BUFFER_reg[58][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[58]_121\(15)
    );
\IDATA_BUFFER_reg[58][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[58]_121\(1)
    );
\IDATA_BUFFER_reg[58][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[58]_121\(2)
    );
\IDATA_BUFFER_reg[58][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[58]_121\(3)
    );
\IDATA_BUFFER_reg[58][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[58]_121\(4)
    );
\IDATA_BUFFER_reg[58][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[58]_121\(5)
    );
\IDATA_BUFFER_reg[58][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[58]_121\(6)
    );
\IDATA_BUFFER_reg[58][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[58]_121\(7)
    );
\IDATA_BUFFER_reg[58][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[58]_121\(8)
    );
\IDATA_BUFFER_reg[58][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[58]_121\(9)
    );
\IDATA_BUFFER_reg[59][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[59]_122\(0)
    );
\IDATA_BUFFER_reg[59][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[59]_122\(10)
    );
\IDATA_BUFFER_reg[59][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[59]_122\(11)
    );
\IDATA_BUFFER_reg[59][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[59]_122\(12)
    );
\IDATA_BUFFER_reg[59][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[59]_122\(13)
    );
\IDATA_BUFFER_reg[59][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[59]_122\(14)
    );
\IDATA_BUFFER_reg[59][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[59]_122\(15)
    );
\IDATA_BUFFER_reg[59][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[59]_122\(1)
    );
\IDATA_BUFFER_reg[59][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[59]_122\(2)
    );
\IDATA_BUFFER_reg[59][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[59]_122\(3)
    );
\IDATA_BUFFER_reg[59][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[59]_122\(4)
    );
\IDATA_BUFFER_reg[59][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[59]_122\(5)
    );
\IDATA_BUFFER_reg[59][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[59]_122\(6)
    );
\IDATA_BUFFER_reg[59][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[59]_122\(7)
    );
\IDATA_BUFFER_reg[59][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[59]_122\(8)
    );
\IDATA_BUFFER_reg[59][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[59]_122\(9)
    );
\IDATA_BUFFER_reg[5][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[5]_68\(0)
    );
\IDATA_BUFFER_reg[5][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[5]_68\(10)
    );
\IDATA_BUFFER_reg[5][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[5]_68\(11)
    );
\IDATA_BUFFER_reg[5][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[5]_68\(12)
    );
\IDATA_BUFFER_reg[5][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[5]_68\(13)
    );
\IDATA_BUFFER_reg[5][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[5]_68\(14)
    );
\IDATA_BUFFER_reg[5][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[5]_68\(15)
    );
\IDATA_BUFFER_reg[5][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[5]_68\(1)
    );
\IDATA_BUFFER_reg[5][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[5]_68\(2)
    );
\IDATA_BUFFER_reg[5][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[5]_68\(3)
    );
\IDATA_BUFFER_reg[5][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[5]_68\(4)
    );
\IDATA_BUFFER_reg[5][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[5]_68\(5)
    );
\IDATA_BUFFER_reg[5][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[5]_68\(6)
    );
\IDATA_BUFFER_reg[5][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[5]_68\(7)
    );
\IDATA_BUFFER_reg[5][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[5]_68\(8)
    );
\IDATA_BUFFER_reg[5][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[5]_68\(9)
    );
\IDATA_BUFFER_reg[60][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[60]_123\(0)
    );
\IDATA_BUFFER_reg[60][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[60]_123\(10)
    );
\IDATA_BUFFER_reg[60][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[60]_123\(11)
    );
\IDATA_BUFFER_reg[60][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[60]_123\(12)
    );
\IDATA_BUFFER_reg[60][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[60]_123\(13)
    );
\IDATA_BUFFER_reg[60][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[60]_123\(14)
    );
\IDATA_BUFFER_reg[60][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[60]_123\(15)
    );
\IDATA_BUFFER_reg[60][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[60]_123\(1)
    );
\IDATA_BUFFER_reg[60][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[60]_123\(2)
    );
\IDATA_BUFFER_reg[60][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[60]_123\(3)
    );
\IDATA_BUFFER_reg[60][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[60]_123\(4)
    );
\IDATA_BUFFER_reg[60][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[60]_123\(5)
    );
\IDATA_BUFFER_reg[60][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[60]_123\(6)
    );
\IDATA_BUFFER_reg[60][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[60]_123\(7)
    );
\IDATA_BUFFER_reg[60][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[60]_123\(8)
    );
\IDATA_BUFFER_reg[60][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[60]_123\(9)
    );
\IDATA_BUFFER_reg[61][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[61]_124\(0)
    );
\IDATA_BUFFER_reg[61][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[61]_124\(10)
    );
\IDATA_BUFFER_reg[61][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[61]_124\(11)
    );
\IDATA_BUFFER_reg[61][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[61]_124\(12)
    );
\IDATA_BUFFER_reg[61][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[61]_124\(13)
    );
\IDATA_BUFFER_reg[61][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[61]_124\(14)
    );
\IDATA_BUFFER_reg[61][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[61]_124\(15)
    );
\IDATA_BUFFER_reg[61][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[61]_124\(1)
    );
\IDATA_BUFFER_reg[61][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[61]_124\(2)
    );
\IDATA_BUFFER_reg[61][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[61]_124\(3)
    );
\IDATA_BUFFER_reg[61][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[61]_124\(4)
    );
\IDATA_BUFFER_reg[61][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[61]_124\(5)
    );
\IDATA_BUFFER_reg[61][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[61]_124\(6)
    );
\IDATA_BUFFER_reg[61][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[61]_124\(7)
    );
\IDATA_BUFFER_reg[61][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[61]_124\(8)
    );
\IDATA_BUFFER_reg[61][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[61]_124\(9)
    );
\IDATA_BUFFER_reg[62][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[62]_125\(0)
    );
\IDATA_BUFFER_reg[62][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[62]_125\(10)
    );
\IDATA_BUFFER_reg[62][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[62]_125\(11)
    );
\IDATA_BUFFER_reg[62][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[62]_125\(12)
    );
\IDATA_BUFFER_reg[62][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[62]_125\(13)
    );
\IDATA_BUFFER_reg[62][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[62]_125\(14)
    );
\IDATA_BUFFER_reg[62][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[62]_125\(15)
    );
\IDATA_BUFFER_reg[62][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[62]_125\(1)
    );
\IDATA_BUFFER_reg[62][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[62]_125\(2)
    );
\IDATA_BUFFER_reg[62][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[62]_125\(3)
    );
\IDATA_BUFFER_reg[62][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[62]_125\(4)
    );
\IDATA_BUFFER_reg[62][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[62]_125\(5)
    );
\IDATA_BUFFER_reg[62][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[62]_125\(6)
    );
\IDATA_BUFFER_reg[62][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[62]_125\(7)
    );
\IDATA_BUFFER_reg[62][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[62]_125\(8)
    );
\IDATA_BUFFER_reg[62][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[62]_125\(9)
    );
\IDATA_BUFFER_reg[63][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[63]_126\(0)
    );
\IDATA_BUFFER_reg[63][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[63]_126\(10)
    );
\IDATA_BUFFER_reg[63][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[63]_126\(11)
    );
\IDATA_BUFFER_reg[63][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[63]_126\(12)
    );
\IDATA_BUFFER_reg[63][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[63]_126\(13)
    );
\IDATA_BUFFER_reg[63][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[63]_126\(14)
    );
\IDATA_BUFFER_reg[63][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[63]_126\(15)
    );
\IDATA_BUFFER_reg[63][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[63]_126\(1)
    );
\IDATA_BUFFER_reg[63][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[63]_126\(2)
    );
\IDATA_BUFFER_reg[63][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[63]_126\(3)
    );
\IDATA_BUFFER_reg[63][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[63]_126\(4)
    );
\IDATA_BUFFER_reg[63][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[63]_126\(5)
    );
\IDATA_BUFFER_reg[63][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[63]_126\(6)
    );
\IDATA_BUFFER_reg[63][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[63]_126\(7)
    );
\IDATA_BUFFER_reg[63][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[63]_126\(8)
    );
\IDATA_BUFFER_reg[63][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[63]_126\(9)
    );
\IDATA_BUFFER_reg[6][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[6]_69\(0)
    );
\IDATA_BUFFER_reg[6][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[6]_69\(10)
    );
\IDATA_BUFFER_reg[6][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[6]_69\(11)
    );
\IDATA_BUFFER_reg[6][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[6]_69\(12)
    );
\IDATA_BUFFER_reg[6][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[6]_69\(13)
    );
\IDATA_BUFFER_reg[6][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[6]_69\(14)
    );
\IDATA_BUFFER_reg[6][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[6]_69\(15)
    );
\IDATA_BUFFER_reg[6][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[6]_69\(1)
    );
\IDATA_BUFFER_reg[6][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[6]_69\(2)
    );
\IDATA_BUFFER_reg[6][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[6]_69\(3)
    );
\IDATA_BUFFER_reg[6][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[6]_69\(4)
    );
\IDATA_BUFFER_reg[6][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[6]_69\(5)
    );
\IDATA_BUFFER_reg[6][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[6]_69\(6)
    );
\IDATA_BUFFER_reg[6][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[6]_69\(7)
    );
\IDATA_BUFFER_reg[6][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[6]_69\(8)
    );
\IDATA_BUFFER_reg[6][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[6]_69\(9)
    );
\IDATA_BUFFER_reg[7][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[7]_70\(0)
    );
\IDATA_BUFFER_reg[7][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[7]_70\(10)
    );
\IDATA_BUFFER_reg[7][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[7]_70\(11)
    );
\IDATA_BUFFER_reg[7][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[7]_70\(12)
    );
\IDATA_BUFFER_reg[7][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[7]_70\(13)
    );
\IDATA_BUFFER_reg[7][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[7]_70\(14)
    );
\IDATA_BUFFER_reg[7][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[7]_70\(15)
    );
\IDATA_BUFFER_reg[7][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[7]_70\(1)
    );
\IDATA_BUFFER_reg[7][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[7]_70\(2)
    );
\IDATA_BUFFER_reg[7][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[7]_70\(3)
    );
\IDATA_BUFFER_reg[7][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[7]_70\(4)
    );
\IDATA_BUFFER_reg[7][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[7]_70\(5)
    );
\IDATA_BUFFER_reg[7][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[7]_70\(6)
    );
\IDATA_BUFFER_reg[7][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[7]_70\(7)
    );
\IDATA_BUFFER_reg[7][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[7]_70\(8)
    );
\IDATA_BUFFER_reg[7][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[7]_70\(9)
    );
\IDATA_BUFFER_reg[8][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[8]_71\(0)
    );
\IDATA_BUFFER_reg[8][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[8]_71\(10)
    );
\IDATA_BUFFER_reg[8][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[8]_71\(11)
    );
\IDATA_BUFFER_reg[8][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[8]_71\(12)
    );
\IDATA_BUFFER_reg[8][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[8]_71\(13)
    );
\IDATA_BUFFER_reg[8][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[8]_71\(14)
    );
\IDATA_BUFFER_reg[8][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[8]_71\(15)
    );
\IDATA_BUFFER_reg[8][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[8]_71\(1)
    );
\IDATA_BUFFER_reg[8][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[8]_71\(2)
    );
\IDATA_BUFFER_reg[8][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[8]_71\(3)
    );
\IDATA_BUFFER_reg[8][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[8]_71\(4)
    );
\IDATA_BUFFER_reg[8][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[8]_71\(5)
    );
\IDATA_BUFFER_reg[8][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[8]_71\(6)
    );
\IDATA_BUFFER_reg[8][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[8]_71\(7)
    );
\IDATA_BUFFER_reg[8][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[8]_71\(8)
    );
\IDATA_BUFFER_reg[8][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[8]_71\(9)
    );
\IDATA_BUFFER_reg[9][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(0),
      Q => \IDATA_BUFFER_reg[9]_72\(0)
    );
\IDATA_BUFFER_reg[9][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(10),
      Q => \IDATA_BUFFER_reg[9]_72\(10)
    );
\IDATA_BUFFER_reg[9][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(11),
      Q => \IDATA_BUFFER_reg[9]_72\(11)
    );
\IDATA_BUFFER_reg[9][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(12),
      Q => \IDATA_BUFFER_reg[9]_72\(12)
    );
\IDATA_BUFFER_reg[9][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(13),
      Q => \IDATA_BUFFER_reg[9]_72\(13)
    );
\IDATA_BUFFER_reg[9][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(14),
      Q => \IDATA_BUFFER_reg[9]_72\(14)
    );
\IDATA_BUFFER_reg[9][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(15),
      Q => \IDATA_BUFFER_reg[9]_72\(15)
    );
\IDATA_BUFFER_reg[9][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(1),
      Q => \IDATA_BUFFER_reg[9]_72\(1)
    );
\IDATA_BUFFER_reg[9][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(2),
      Q => \IDATA_BUFFER_reg[9]_72\(2)
    );
\IDATA_BUFFER_reg[9][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(3),
      Q => \IDATA_BUFFER_reg[9]_72\(3)
    );
\IDATA_BUFFER_reg[9][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(4),
      Q => \IDATA_BUFFER_reg[9]_72\(4)
    );
\IDATA_BUFFER_reg[9][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(5),
      Q => \IDATA_BUFFER_reg[9]_72\(5)
    );
\IDATA_BUFFER_reg[9][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(6),
      Q => \IDATA_BUFFER_reg[9]_72\(6)
    );
\IDATA_BUFFER_reg[9][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(7),
      Q => \IDATA_BUFFER_reg[9]_72\(7)
    );
\IDATA_BUFFER_reg[9][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(8),
      Q => \IDATA_BUFFER_reg[9]_72\(8)
    );
\IDATA_BUFFER_reg[9][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_IDATA_IN(9),
      Q => \IDATA_BUFFER_reg[9]_72\(9)
    );
\INPUT_DATA_CNTR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => FFT_DATA_IN_STROBE,
      I1 => \IDATA_BUFFER[0][15]_i_5_n_0\,
      I2 => \IDATA_BUFFER_reg[2][15]_i_3_n_0\,
      O => INPUT_DATA_CNTR
    );
\INPUT_DATA_CNTR[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_5_n_0\,
      O => \INPUT_DATA_CNTR[0]_i_3_n_0\
    );
\INPUT_DATA_CNTR[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(0),
      I1 => \IDATA_BUFFER[0][15]_i_5_n_0\,
      O => \INPUT_DATA_CNTR[0]_i_4_n_0\
    );
\INPUT_DATA_CNTR[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(6),
      I1 => \IDATA_BUFFER[0][15]_i_5_n_0\,
      O => \INPUT_DATA_CNTR[4]_i_2_n_0\
    );
\INPUT_DATA_CNTR_LAST_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(0),
      Q => INPUT_DATA_CNTR_LAST(0)
    );
\INPUT_DATA_CNTR_LAST_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(10),
      Q => INPUT_DATA_CNTR_LAST(10)
    );
\INPUT_DATA_CNTR_LAST_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(11),
      Q => INPUT_DATA_CNTR_LAST(11)
    );
\INPUT_DATA_CNTR_LAST_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(12),
      Q => INPUT_DATA_CNTR_LAST(12)
    );
\INPUT_DATA_CNTR_LAST_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(13),
      Q => INPUT_DATA_CNTR_LAST(13)
    );
\INPUT_DATA_CNTR_LAST_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(14),
      Q => INPUT_DATA_CNTR_LAST(14)
    );
\INPUT_DATA_CNTR_LAST_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(15),
      Q => INPUT_DATA_CNTR_LAST(15)
    );
\INPUT_DATA_CNTR_LAST_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(16),
      Q => INPUT_DATA_CNTR_LAST(16)
    );
\INPUT_DATA_CNTR_LAST_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(17),
      Q => INPUT_DATA_CNTR_LAST(17)
    );
\INPUT_DATA_CNTR_LAST_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(18),
      Q => INPUT_DATA_CNTR_LAST(18)
    );
\INPUT_DATA_CNTR_LAST_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(19),
      Q => INPUT_DATA_CNTR_LAST(19)
    );
\INPUT_DATA_CNTR_LAST_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(1),
      Q => INPUT_DATA_CNTR_LAST(1)
    );
\INPUT_DATA_CNTR_LAST_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(20),
      Q => INPUT_DATA_CNTR_LAST(20)
    );
\INPUT_DATA_CNTR_LAST_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(21),
      Q => INPUT_DATA_CNTR_LAST(21)
    );
\INPUT_DATA_CNTR_LAST_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(22),
      Q => INPUT_DATA_CNTR_LAST(22)
    );
\INPUT_DATA_CNTR_LAST_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(23),
      Q => INPUT_DATA_CNTR_LAST(23)
    );
\INPUT_DATA_CNTR_LAST_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(24),
      Q => INPUT_DATA_CNTR_LAST(24)
    );
\INPUT_DATA_CNTR_LAST_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(25),
      Q => INPUT_DATA_CNTR_LAST(25)
    );
\INPUT_DATA_CNTR_LAST_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(26),
      Q => INPUT_DATA_CNTR_LAST(26)
    );
\INPUT_DATA_CNTR_LAST_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(27),
      Q => INPUT_DATA_CNTR_LAST(27)
    );
\INPUT_DATA_CNTR_LAST_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(28),
      Q => INPUT_DATA_CNTR_LAST(28)
    );
\INPUT_DATA_CNTR_LAST_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(29),
      Q => INPUT_DATA_CNTR_LAST(29)
    );
\INPUT_DATA_CNTR_LAST_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(2),
      Q => INPUT_DATA_CNTR_LAST(2)
    );
\INPUT_DATA_CNTR_LAST_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(30),
      Q => INPUT_DATA_CNTR_LAST(30)
    );
\INPUT_DATA_CNTR_LAST_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(31),
      Q => INPUT_DATA_CNTR_LAST(31)
    );
\INPUT_DATA_CNTR_LAST_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(3),
      Q => INPUT_DATA_CNTR_LAST(3)
    );
\INPUT_DATA_CNTR_LAST_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(4),
      Q => INPUT_DATA_CNTR_LAST(4)
    );
\INPUT_DATA_CNTR_LAST_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(5),
      Q => INPUT_DATA_CNTR_LAST(5)
    );
\INPUT_DATA_CNTR_LAST_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => INPUT_DATA_CNTR_reg(6),
      PRE => RESET,
      Q => INPUT_DATA_CNTR_LAST(6)
    );
\INPUT_DATA_CNTR_LAST_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(7),
      Q => INPUT_DATA_CNTR_LAST(7)
    );
\INPUT_DATA_CNTR_LAST_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(8),
      Q => INPUT_DATA_CNTR_LAST(8)
    );
\INPUT_DATA_CNTR_LAST_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => INPUT_DATA_CNTR_reg(9),
      Q => INPUT_DATA_CNTR_LAST(9)
    );
\INPUT_DATA_CNTR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[0]_i_2_n_7\,
      Q => INPUT_DATA_CNTR_reg(0)
    );
\INPUT_DATA_CNTR_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INPUT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[0]_i_2_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[0]_i_2_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \INPUT_DATA_CNTR[0]_i_3_n_0\,
      O(3) => \INPUT_DATA_CNTR_reg[0]_i_2_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[0]_i_2_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[0]_i_2_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[0]_i_2_n_7\,
      S(3 downto 1) => INPUT_DATA_CNTR_reg(3 downto 1),
      S(0) => \INPUT_DATA_CNTR[0]_i_4_n_0\
    );
\INPUT_DATA_CNTR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[8]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(10)
    );
\INPUT_DATA_CNTR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[8]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(11)
    );
\INPUT_DATA_CNTR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[12]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(12)
    );
\INPUT_DATA_CNTR_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[12]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[12]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[12]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[12]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[12]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[12]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(15 downto 12)
    );
\INPUT_DATA_CNTR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[12]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(13)
    );
\INPUT_DATA_CNTR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[12]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(14)
    );
\INPUT_DATA_CNTR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[12]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(15)
    );
\INPUT_DATA_CNTR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[16]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(16)
    );
\INPUT_DATA_CNTR_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[12]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[16]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[16]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[16]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[16]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[16]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[16]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(19 downto 16)
    );
\INPUT_DATA_CNTR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[16]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(17)
    );
\INPUT_DATA_CNTR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[16]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(18)
    );
\INPUT_DATA_CNTR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[16]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(19)
    );
\INPUT_DATA_CNTR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[0]_i_2_n_6\,
      Q => INPUT_DATA_CNTR_reg(1)
    );
\INPUT_DATA_CNTR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[20]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(20)
    );
\INPUT_DATA_CNTR_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[16]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[20]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[20]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[20]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[20]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[20]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[20]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(23 downto 20)
    );
\INPUT_DATA_CNTR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[20]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(21)
    );
\INPUT_DATA_CNTR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[20]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(22)
    );
\INPUT_DATA_CNTR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[20]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(23)
    );
\INPUT_DATA_CNTR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[24]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(24)
    );
\INPUT_DATA_CNTR_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[20]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[24]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[24]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[24]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[24]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[24]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[24]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(27 downto 24)
    );
\INPUT_DATA_CNTR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[24]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(25)
    );
\INPUT_DATA_CNTR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[24]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(26)
    );
\INPUT_DATA_CNTR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[24]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(27)
    );
\INPUT_DATA_CNTR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[28]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(28)
    );
\INPUT_DATA_CNTR_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[24]_i_1_n_0\,
      CO(3) => \NLW_INPUT_DATA_CNTR_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \INPUT_DATA_CNTR_reg[28]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[28]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[28]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[28]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[28]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[28]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(31 downto 28)
    );
\INPUT_DATA_CNTR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[28]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(29)
    );
\INPUT_DATA_CNTR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[0]_i_2_n_5\,
      Q => INPUT_DATA_CNTR_reg(2)
    );
\INPUT_DATA_CNTR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[28]_i_1_n_5\,
      Q => INPUT_DATA_CNTR_reg(30)
    );
\INPUT_DATA_CNTR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[28]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(31)
    );
\INPUT_DATA_CNTR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[0]_i_2_n_4\,
      Q => INPUT_DATA_CNTR_reg(3)
    );
\INPUT_DATA_CNTR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[4]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(4)
    );
\INPUT_DATA_CNTR_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[0]_i_2_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[4]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[4]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[4]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[4]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[4]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[4]_i_1_n_7\,
      S(3) => INPUT_DATA_CNTR_reg(7),
      S(2) => \INPUT_DATA_CNTR[4]_i_2_n_0\,
      S(1 downto 0) => INPUT_DATA_CNTR_reg(5 downto 4)
    );
\INPUT_DATA_CNTR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[4]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(5)
    );
\INPUT_DATA_CNTR_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      D => \INPUT_DATA_CNTR_reg[4]_i_1_n_5\,
      PRE => RESET,
      Q => INPUT_DATA_CNTR_reg(6)
    );
\INPUT_DATA_CNTR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[4]_i_1_n_4\,
      Q => INPUT_DATA_CNTR_reg(7)
    );
\INPUT_DATA_CNTR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[8]_i_1_n_7\,
      Q => INPUT_DATA_CNTR_reg(8)
    );
\INPUT_DATA_CNTR_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_DATA_CNTR_reg[4]_i_1_n_0\,
      CO(3) => \INPUT_DATA_CNTR_reg[8]_i_1_n_0\,
      CO(2) => \INPUT_DATA_CNTR_reg[8]_i_1_n_1\,
      CO(1) => \INPUT_DATA_CNTR_reg[8]_i_1_n_2\,
      CO(0) => \INPUT_DATA_CNTR_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \INPUT_DATA_CNTR_reg[8]_i_1_n_4\,
      O(2) => \INPUT_DATA_CNTR_reg[8]_i_1_n_5\,
      O(1) => \INPUT_DATA_CNTR_reg[8]_i_1_n_6\,
      O(0) => \INPUT_DATA_CNTR_reg[8]_i_1_n_7\,
      S(3 downto 0) => INPUT_DATA_CNTR_reg(11 downto 8)
    );
\INPUT_DATA_CNTR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => INPUT_DATA_CNTR,
      CLR => RESET,
      D => \INPUT_DATA_CNTR_reg[8]_i_1_n_6\,
      Q => INPUT_DATA_CNTR_reg(9)
    );
\QDATA_BUFFER_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[0]_127\(0)
    );
\QDATA_BUFFER_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[0]_127\(10)
    );
\QDATA_BUFFER_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[0]_127\(11)
    );
\QDATA_BUFFER_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[0]_127\(12)
    );
\QDATA_BUFFER_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[0]_127\(13)
    );
\QDATA_BUFFER_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[0]_127\(14)
    );
\QDATA_BUFFER_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[0]_127\(15)
    );
\QDATA_BUFFER_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[0]_127\(1)
    );
\QDATA_BUFFER_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[0]_127\(2)
    );
\QDATA_BUFFER_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[0]_127\(3)
    );
\QDATA_BUFFER_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[0]_127\(4)
    );
\QDATA_BUFFER_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[0]_127\(5)
    );
\QDATA_BUFFER_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[0]_127\(6)
    );
\QDATA_BUFFER_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[0]_127\(7)
    );
\QDATA_BUFFER_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[0]_127\(8)
    );
\QDATA_BUFFER_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[0][15]_i_1_n_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[0]_127\(9)
    );
\QDATA_BUFFER_reg[10][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[10]_137\(0)
    );
\QDATA_BUFFER_reg[10][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[10]_137\(10)
    );
\QDATA_BUFFER_reg[10][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[10]_137\(11)
    );
\QDATA_BUFFER_reg[10][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[10]_137\(12)
    );
\QDATA_BUFFER_reg[10][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[10]_137\(13)
    );
\QDATA_BUFFER_reg[10][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[10]_137\(14)
    );
\QDATA_BUFFER_reg[10][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[10]_137\(15)
    );
\QDATA_BUFFER_reg[10][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[10]_137\(1)
    );
\QDATA_BUFFER_reg[10][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[10]_137\(2)
    );
\QDATA_BUFFER_reg[10][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[10]_137\(3)
    );
\QDATA_BUFFER_reg[10][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[10]_137\(4)
    );
\QDATA_BUFFER_reg[10][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[10]_137\(5)
    );
\QDATA_BUFFER_reg[10][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[10]_137\(6)
    );
\QDATA_BUFFER_reg[10][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[10]_137\(7)
    );
\QDATA_BUFFER_reg[10][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[10]_137\(8)
    );
\QDATA_BUFFER_reg[10][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[10]_52\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[10]_137\(9)
    );
\QDATA_BUFFER_reg[11][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[11]_138\(0)
    );
\QDATA_BUFFER_reg[11][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[11]_138\(10)
    );
\QDATA_BUFFER_reg[11][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[11]_138\(11)
    );
\QDATA_BUFFER_reg[11][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[11]_138\(12)
    );
\QDATA_BUFFER_reg[11][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[11]_138\(13)
    );
\QDATA_BUFFER_reg[11][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[11]_138\(14)
    );
\QDATA_BUFFER_reg[11][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[11]_138\(15)
    );
\QDATA_BUFFER_reg[11][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[11]_138\(1)
    );
\QDATA_BUFFER_reg[11][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[11]_138\(2)
    );
\QDATA_BUFFER_reg[11][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[11]_138\(3)
    );
\QDATA_BUFFER_reg[11][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[11]_138\(4)
    );
\QDATA_BUFFER_reg[11][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[11]_138\(5)
    );
\QDATA_BUFFER_reg[11][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[11]_138\(6)
    );
\QDATA_BUFFER_reg[11][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[11]_138\(7)
    );
\QDATA_BUFFER_reg[11][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[11]_138\(8)
    );
\QDATA_BUFFER_reg[11][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[11]_62\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[11]_138\(9)
    );
\QDATA_BUFFER_reg[12][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[12]_139\(0)
    );
\QDATA_BUFFER_reg[12][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[12]_139\(10)
    );
\QDATA_BUFFER_reg[12][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[12]_139\(11)
    );
\QDATA_BUFFER_reg[12][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[12]_139\(12)
    );
\QDATA_BUFFER_reg[12][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[12]_139\(13)
    );
\QDATA_BUFFER_reg[12][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[12]_139\(14)
    );
\QDATA_BUFFER_reg[12][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[12]_139\(15)
    );
\QDATA_BUFFER_reg[12][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[12]_139\(1)
    );
\QDATA_BUFFER_reg[12][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[12]_139\(2)
    );
\QDATA_BUFFER_reg[12][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[12]_139\(3)
    );
\QDATA_BUFFER_reg[12][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[12]_139\(4)
    );
\QDATA_BUFFER_reg[12][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[12]_139\(5)
    );
\QDATA_BUFFER_reg[12][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[12]_139\(6)
    );
\QDATA_BUFFER_reg[12][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[12]_139\(7)
    );
\QDATA_BUFFER_reg[12][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[12]_139\(8)
    );
\QDATA_BUFFER_reg[12][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[12]_61\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[12]_139\(9)
    );
\QDATA_BUFFER_reg[13][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[13]_140\(0)
    );
\QDATA_BUFFER_reg[13][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[13]_140\(10)
    );
\QDATA_BUFFER_reg[13][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[13]_140\(11)
    );
\QDATA_BUFFER_reg[13][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[13]_140\(12)
    );
\QDATA_BUFFER_reg[13][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[13]_140\(13)
    );
\QDATA_BUFFER_reg[13][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[13]_140\(14)
    );
\QDATA_BUFFER_reg[13][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[13]_140\(15)
    );
\QDATA_BUFFER_reg[13][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[13]_140\(1)
    );
\QDATA_BUFFER_reg[13][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[13]_140\(2)
    );
\QDATA_BUFFER_reg[13][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[13]_140\(3)
    );
\QDATA_BUFFER_reg[13][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[13]_140\(4)
    );
\QDATA_BUFFER_reg[13][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[13]_140\(5)
    );
\QDATA_BUFFER_reg[13][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[13]_140\(6)
    );
\QDATA_BUFFER_reg[13][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[13]_140\(7)
    );
\QDATA_BUFFER_reg[13][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[13]_140\(8)
    );
\QDATA_BUFFER_reg[13][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[13]_51\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[13]_140\(9)
    );
\QDATA_BUFFER_reg[14][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[14]_141\(0)
    );
\QDATA_BUFFER_reg[14][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[14]_141\(10)
    );
\QDATA_BUFFER_reg[14][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[14]_141\(11)
    );
\QDATA_BUFFER_reg[14][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[14]_141\(12)
    );
\QDATA_BUFFER_reg[14][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[14]_141\(13)
    );
\QDATA_BUFFER_reg[14][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[14]_141\(14)
    );
\QDATA_BUFFER_reg[14][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[14]_141\(15)
    );
\QDATA_BUFFER_reg[14][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[14]_141\(1)
    );
\QDATA_BUFFER_reg[14][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[14]_141\(2)
    );
\QDATA_BUFFER_reg[14][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[14]_141\(3)
    );
\QDATA_BUFFER_reg[14][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[14]_141\(4)
    );
\QDATA_BUFFER_reg[14][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[14]_141\(5)
    );
\QDATA_BUFFER_reg[14][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[14]_141\(6)
    );
\QDATA_BUFFER_reg[14][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[14]_141\(7)
    );
\QDATA_BUFFER_reg[14][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[14]_141\(8)
    );
\QDATA_BUFFER_reg[14][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[14]_60\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[14]_141\(9)
    );
\QDATA_BUFFER_reg[15][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[15]_142\(0)
    );
\QDATA_BUFFER_reg[15][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[15]_142\(10)
    );
\QDATA_BUFFER_reg[15][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[15]_142\(11)
    );
\QDATA_BUFFER_reg[15][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[15]_142\(12)
    );
\QDATA_BUFFER_reg[15][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[15]_142\(13)
    );
\QDATA_BUFFER_reg[15][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[15]_142\(14)
    );
\QDATA_BUFFER_reg[15][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[15]_142\(15)
    );
\QDATA_BUFFER_reg[15][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[15]_142\(1)
    );
\QDATA_BUFFER_reg[15][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[15]_142\(2)
    );
\QDATA_BUFFER_reg[15][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[15]_142\(3)
    );
\QDATA_BUFFER_reg[15][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[15]_142\(4)
    );
\QDATA_BUFFER_reg[15][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[15]_142\(5)
    );
\QDATA_BUFFER_reg[15][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[15]_142\(6)
    );
\QDATA_BUFFER_reg[15][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[15]_142\(7)
    );
\QDATA_BUFFER_reg[15][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[15]_142\(8)
    );
\QDATA_BUFFER_reg[15][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[15]_59\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[15]_142\(9)
    );
\QDATA_BUFFER_reg[16][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[16]_143\(0)
    );
\QDATA_BUFFER_reg[16][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[16]_143\(10)
    );
\QDATA_BUFFER_reg[16][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[16]_143\(11)
    );
\QDATA_BUFFER_reg[16][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[16]_143\(12)
    );
\QDATA_BUFFER_reg[16][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[16]_143\(13)
    );
\QDATA_BUFFER_reg[16][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[16]_143\(14)
    );
\QDATA_BUFFER_reg[16][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[16]_143\(15)
    );
\QDATA_BUFFER_reg[16][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[16]_143\(1)
    );
\QDATA_BUFFER_reg[16][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[16]_143\(2)
    );
\QDATA_BUFFER_reg[16][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[16]_143\(3)
    );
\QDATA_BUFFER_reg[16][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[16]_143\(4)
    );
\QDATA_BUFFER_reg[16][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[16]_143\(5)
    );
\QDATA_BUFFER_reg[16][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[16]_143\(6)
    );
\QDATA_BUFFER_reg[16][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[16]_143\(7)
    );
\QDATA_BUFFER_reg[16][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[16]_143\(8)
    );
\QDATA_BUFFER_reg[16][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[16]_50\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[16]_143\(9)
    );
\QDATA_BUFFER_reg[17][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[17]_144\(0)
    );
\QDATA_BUFFER_reg[17][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[17]_144\(10)
    );
\QDATA_BUFFER_reg[17][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[17]_144\(11)
    );
\QDATA_BUFFER_reg[17][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[17]_144\(12)
    );
\QDATA_BUFFER_reg[17][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[17]_144\(13)
    );
\QDATA_BUFFER_reg[17][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[17]_144\(14)
    );
\QDATA_BUFFER_reg[17][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[17]_144\(15)
    );
\QDATA_BUFFER_reg[17][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[17]_144\(1)
    );
\QDATA_BUFFER_reg[17][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[17]_144\(2)
    );
\QDATA_BUFFER_reg[17][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[17]_144\(3)
    );
\QDATA_BUFFER_reg[17][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[17]_144\(4)
    );
\QDATA_BUFFER_reg[17][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[17]_144\(5)
    );
\QDATA_BUFFER_reg[17][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[17]_144\(6)
    );
\QDATA_BUFFER_reg[17][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[17]_144\(7)
    );
\QDATA_BUFFER_reg[17][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[17]_144\(8)
    );
\QDATA_BUFFER_reg[17][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[17]_22\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[17]_144\(9)
    );
\QDATA_BUFFER_reg[18][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[18]_145\(0)
    );
\QDATA_BUFFER_reg[18][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[18]_145\(10)
    );
\QDATA_BUFFER_reg[18][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[18]_145\(11)
    );
\QDATA_BUFFER_reg[18][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[18]_145\(12)
    );
\QDATA_BUFFER_reg[18][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[18]_145\(13)
    );
\QDATA_BUFFER_reg[18][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[18]_145\(14)
    );
\QDATA_BUFFER_reg[18][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[18]_145\(15)
    );
\QDATA_BUFFER_reg[18][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[18]_145\(1)
    );
\QDATA_BUFFER_reg[18][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[18]_145\(2)
    );
\QDATA_BUFFER_reg[18][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[18]_145\(3)
    );
\QDATA_BUFFER_reg[18][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[18]_145\(4)
    );
\QDATA_BUFFER_reg[18][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[18]_145\(5)
    );
\QDATA_BUFFER_reg[18][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[18]_145\(6)
    );
\QDATA_BUFFER_reg[18][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[18]_145\(7)
    );
\QDATA_BUFFER_reg[18][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[18]_145\(8)
    );
\QDATA_BUFFER_reg[18][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[18]_48\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[18]_145\(9)
    );
\QDATA_BUFFER_reg[19][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[19]_146\(0)
    );
\QDATA_BUFFER_reg[19][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[19]_146\(10)
    );
\QDATA_BUFFER_reg[19][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[19]_146\(11)
    );
\QDATA_BUFFER_reg[19][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[19]_146\(12)
    );
\QDATA_BUFFER_reg[19][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[19]_146\(13)
    );
\QDATA_BUFFER_reg[19][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[19]_146\(14)
    );
\QDATA_BUFFER_reg[19][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[19]_146\(15)
    );
\QDATA_BUFFER_reg[19][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[19]_146\(1)
    );
\QDATA_BUFFER_reg[19][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[19]_146\(2)
    );
\QDATA_BUFFER_reg[19][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[19]_146\(3)
    );
\QDATA_BUFFER_reg[19][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[19]_146\(4)
    );
\QDATA_BUFFER_reg[19][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[19]_146\(5)
    );
\QDATA_BUFFER_reg[19][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[19]_146\(6)
    );
\QDATA_BUFFER_reg[19][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[19]_146\(7)
    );
\QDATA_BUFFER_reg[19][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[19]_146\(8)
    );
\QDATA_BUFFER_reg[19][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[19]_46\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[19]_146\(9)
    );
\QDATA_BUFFER_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[1]_128\(0)
    );
\QDATA_BUFFER_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[1]_128\(10)
    );
\QDATA_BUFFER_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[1]_128\(11)
    );
\QDATA_BUFFER_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[1]_128\(12)
    );
\QDATA_BUFFER_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[1]_128\(13)
    );
\QDATA_BUFFER_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[1]_128\(14)
    );
\QDATA_BUFFER_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[1]_128\(15)
    );
\QDATA_BUFFER_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[1]_128\(1)
    );
\QDATA_BUFFER_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[1]_128\(2)
    );
\QDATA_BUFFER_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[1]_128\(3)
    );
\QDATA_BUFFER_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[1]_128\(4)
    );
\QDATA_BUFFER_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[1]_128\(5)
    );
\QDATA_BUFFER_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[1]_128\(6)
    );
\QDATA_BUFFER_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[1]_128\(7)
    );
\QDATA_BUFFER_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[1]_128\(8)
    );
\QDATA_BUFFER_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[1]_56\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[1]_128\(9)
    );
\QDATA_BUFFER_reg[20][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[20]_147\(0)
    );
\QDATA_BUFFER_reg[20][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[20]_147\(10)
    );
\QDATA_BUFFER_reg[20][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[20]_147\(11)
    );
\QDATA_BUFFER_reg[20][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[20]_147\(12)
    );
\QDATA_BUFFER_reg[20][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[20]_147\(13)
    );
\QDATA_BUFFER_reg[20][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[20]_147\(14)
    );
\QDATA_BUFFER_reg[20][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[20]_147\(15)
    );
\QDATA_BUFFER_reg[20][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[20]_147\(1)
    );
\QDATA_BUFFER_reg[20][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[20]_147\(2)
    );
\QDATA_BUFFER_reg[20][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[20]_147\(3)
    );
\QDATA_BUFFER_reg[20][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[20]_147\(4)
    );
\QDATA_BUFFER_reg[20][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[20]_147\(5)
    );
\QDATA_BUFFER_reg[20][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[20]_147\(6)
    );
\QDATA_BUFFER_reg[20][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[20]_147\(7)
    );
\QDATA_BUFFER_reg[20][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[20]_147\(8)
    );
\QDATA_BUFFER_reg[20][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[20]_44\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[20]_147\(9)
    );
\QDATA_BUFFER_reg[21][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[21]_148\(0)
    );
\QDATA_BUFFER_reg[21][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[21]_148\(10)
    );
\QDATA_BUFFER_reg[21][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[21]_148\(11)
    );
\QDATA_BUFFER_reg[21][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[21]_148\(12)
    );
\QDATA_BUFFER_reg[21][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[21]_148\(13)
    );
\QDATA_BUFFER_reg[21][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[21]_148\(14)
    );
\QDATA_BUFFER_reg[21][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[21]_148\(15)
    );
\QDATA_BUFFER_reg[21][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[21]_148\(1)
    );
\QDATA_BUFFER_reg[21][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[21]_148\(2)
    );
\QDATA_BUFFER_reg[21][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[21]_148\(3)
    );
\QDATA_BUFFER_reg[21][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[21]_148\(4)
    );
\QDATA_BUFFER_reg[21][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[21]_148\(5)
    );
\QDATA_BUFFER_reg[21][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[21]_148\(6)
    );
\QDATA_BUFFER_reg[21][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[21]_148\(7)
    );
\QDATA_BUFFER_reg[21][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[21]_148\(8)
    );
\QDATA_BUFFER_reg[21][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[21]_21\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[21]_148\(9)
    );
\QDATA_BUFFER_reg[22][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[22]_149\(0)
    );
\QDATA_BUFFER_reg[22][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[22]_149\(10)
    );
\QDATA_BUFFER_reg[22][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[22]_149\(11)
    );
\QDATA_BUFFER_reg[22][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[22]_149\(12)
    );
\QDATA_BUFFER_reg[22][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[22]_149\(13)
    );
\QDATA_BUFFER_reg[22][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[22]_149\(14)
    );
\QDATA_BUFFER_reg[22][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[22]_149\(15)
    );
\QDATA_BUFFER_reg[22][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[22]_149\(1)
    );
\QDATA_BUFFER_reg[22][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[22]_149\(2)
    );
\QDATA_BUFFER_reg[22][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[22]_149\(3)
    );
\QDATA_BUFFER_reg[22][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[22]_149\(4)
    );
\QDATA_BUFFER_reg[22][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[22]_149\(5)
    );
\QDATA_BUFFER_reg[22][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[22]_149\(6)
    );
\QDATA_BUFFER_reg[22][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[22]_149\(7)
    );
\QDATA_BUFFER_reg[22][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[22]_149\(8)
    );
\QDATA_BUFFER_reg[22][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[22]_36\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[22]_149\(9)
    );
\QDATA_BUFFER_reg[23][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[23]_150\(0)
    );
\QDATA_BUFFER_reg[23][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[23]_150\(10)
    );
\QDATA_BUFFER_reg[23][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[23]_150\(11)
    );
\QDATA_BUFFER_reg[23][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[23]_150\(12)
    );
\QDATA_BUFFER_reg[23][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[23]_150\(13)
    );
\QDATA_BUFFER_reg[23][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[23]_150\(14)
    );
\QDATA_BUFFER_reg[23][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[23]_150\(15)
    );
\QDATA_BUFFER_reg[23][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[23]_150\(1)
    );
\QDATA_BUFFER_reg[23][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[23]_150\(2)
    );
\QDATA_BUFFER_reg[23][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[23]_150\(3)
    );
\QDATA_BUFFER_reg[23][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[23]_150\(4)
    );
\QDATA_BUFFER_reg[23][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[23]_150\(5)
    );
\QDATA_BUFFER_reg[23][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[23]_150\(6)
    );
\QDATA_BUFFER_reg[23][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[23]_150\(7)
    );
\QDATA_BUFFER_reg[23][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[23]_150\(8)
    );
\QDATA_BUFFER_reg[23][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[23]_34\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[23]_150\(9)
    );
\QDATA_BUFFER_reg[24][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[24]_151\(0)
    );
\QDATA_BUFFER_reg[24][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[24]_151\(10)
    );
\QDATA_BUFFER_reg[24][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[24]_151\(11)
    );
\QDATA_BUFFER_reg[24][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[24]_151\(12)
    );
\QDATA_BUFFER_reg[24][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[24]_151\(13)
    );
\QDATA_BUFFER_reg[24][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[24]_151\(14)
    );
\QDATA_BUFFER_reg[24][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[24]_151\(15)
    );
\QDATA_BUFFER_reg[24][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[24]_151\(1)
    );
\QDATA_BUFFER_reg[24][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[24]_151\(2)
    );
\QDATA_BUFFER_reg[24][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[24]_151\(3)
    );
\QDATA_BUFFER_reg[24][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[24]_151\(4)
    );
\QDATA_BUFFER_reg[24][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[24]_151\(5)
    );
\QDATA_BUFFER_reg[24][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[24]_151\(6)
    );
\QDATA_BUFFER_reg[24][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[24]_151\(7)
    );
\QDATA_BUFFER_reg[24][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[24]_151\(8)
    );
\QDATA_BUFFER_reg[24][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[24]_32\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[24]_151\(9)
    );
\QDATA_BUFFER_reg[25][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[25]_152\(0)
    );
\QDATA_BUFFER_reg[25][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[25]_152\(10)
    );
\QDATA_BUFFER_reg[25][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[25]_152\(11)
    );
\QDATA_BUFFER_reg[25][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[25]_152\(12)
    );
\QDATA_BUFFER_reg[25][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[25]_152\(13)
    );
\QDATA_BUFFER_reg[25][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[25]_152\(14)
    );
\QDATA_BUFFER_reg[25][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[25]_152\(15)
    );
\QDATA_BUFFER_reg[25][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[25]_152\(1)
    );
\QDATA_BUFFER_reg[25][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[25]_152\(2)
    );
\QDATA_BUFFER_reg[25][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[25]_152\(3)
    );
\QDATA_BUFFER_reg[25][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[25]_152\(4)
    );
\QDATA_BUFFER_reg[25][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[25]_152\(5)
    );
\QDATA_BUFFER_reg[25][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[25]_152\(6)
    );
\QDATA_BUFFER_reg[25][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[25]_152\(7)
    );
\QDATA_BUFFER_reg[25][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[25]_152\(8)
    );
\QDATA_BUFFER_reg[25][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[25]_31\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[25]_152\(9)
    );
\QDATA_BUFFER_reg[26][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[26]_153\(0)
    );
\QDATA_BUFFER_reg[26][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[26]_153\(10)
    );
\QDATA_BUFFER_reg[26][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[26]_153\(11)
    );
\QDATA_BUFFER_reg[26][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[26]_153\(12)
    );
\QDATA_BUFFER_reg[26][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[26]_153\(13)
    );
\QDATA_BUFFER_reg[26][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[26]_153\(14)
    );
\QDATA_BUFFER_reg[26][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[26]_153\(15)
    );
\QDATA_BUFFER_reg[26][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[26]_153\(1)
    );
\QDATA_BUFFER_reg[26][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[26]_153\(2)
    );
\QDATA_BUFFER_reg[26][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[26]_153\(3)
    );
\QDATA_BUFFER_reg[26][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[26]_153\(4)
    );
\QDATA_BUFFER_reg[26][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[26]_153\(5)
    );
\QDATA_BUFFER_reg[26][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[26]_153\(6)
    );
\QDATA_BUFFER_reg[26][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[26]_153\(7)
    );
\QDATA_BUFFER_reg[26][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[26]_153\(8)
    );
\QDATA_BUFFER_reg[26][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[26]_20\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[26]_153\(9)
    );
\QDATA_BUFFER_reg[27][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[27]_154\(0)
    );
\QDATA_BUFFER_reg[27][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[27]_154\(10)
    );
\QDATA_BUFFER_reg[27][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[27]_154\(11)
    );
\QDATA_BUFFER_reg[27][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[27]_154\(12)
    );
\QDATA_BUFFER_reg[27][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[27]_154\(13)
    );
\QDATA_BUFFER_reg[27][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[27]_154\(14)
    );
\QDATA_BUFFER_reg[27][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[27]_154\(15)
    );
\QDATA_BUFFER_reg[27][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[27]_154\(1)
    );
\QDATA_BUFFER_reg[27][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[27]_154\(2)
    );
\QDATA_BUFFER_reg[27][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[27]_154\(3)
    );
\QDATA_BUFFER_reg[27][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[27]_154\(4)
    );
\QDATA_BUFFER_reg[27][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[27]_154\(5)
    );
\QDATA_BUFFER_reg[27][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[27]_154\(6)
    );
\QDATA_BUFFER_reg[27][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[27]_154\(7)
    );
\QDATA_BUFFER_reg[27][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[27]_154\(8)
    );
\QDATA_BUFFER_reg[27][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[27]_45\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[27]_154\(9)
    );
\QDATA_BUFFER_reg[28][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[28]_155\(0)
    );
\QDATA_BUFFER_reg[28][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[28]_155\(10)
    );
\QDATA_BUFFER_reg[28][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[28]_155\(11)
    );
\QDATA_BUFFER_reg[28][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[28]_155\(12)
    );
\QDATA_BUFFER_reg[28][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[28]_155\(13)
    );
\QDATA_BUFFER_reg[28][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[28]_155\(14)
    );
\QDATA_BUFFER_reg[28][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[28]_155\(15)
    );
\QDATA_BUFFER_reg[28][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[28]_155\(1)
    );
\QDATA_BUFFER_reg[28][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[28]_155\(2)
    );
\QDATA_BUFFER_reg[28][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[28]_155\(3)
    );
\QDATA_BUFFER_reg[28][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[28]_155\(4)
    );
\QDATA_BUFFER_reg[28][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[28]_155\(5)
    );
\QDATA_BUFFER_reg[28][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[28]_155\(6)
    );
\QDATA_BUFFER_reg[28][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[28]_155\(7)
    );
\QDATA_BUFFER_reg[28][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[28]_155\(8)
    );
\QDATA_BUFFER_reg[28][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[28]_29\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[28]_155\(9)
    );
\QDATA_BUFFER_reg[29][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[29]_156\(0)
    );
\QDATA_BUFFER_reg[29][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[29]_156\(10)
    );
\QDATA_BUFFER_reg[29][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[29]_156\(11)
    );
\QDATA_BUFFER_reg[29][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[29]_156\(12)
    );
\QDATA_BUFFER_reg[29][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[29]_156\(13)
    );
\QDATA_BUFFER_reg[29][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[29]_156\(14)
    );
\QDATA_BUFFER_reg[29][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[29]_156\(15)
    );
\QDATA_BUFFER_reg[29][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[29]_156\(1)
    );
\QDATA_BUFFER_reg[29][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[29]_156\(2)
    );
\QDATA_BUFFER_reg[29][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[29]_156\(3)
    );
\QDATA_BUFFER_reg[29][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[29]_156\(4)
    );
\QDATA_BUFFER_reg[29][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[29]_156\(5)
    );
\QDATA_BUFFER_reg[29][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[29]_156\(6)
    );
\QDATA_BUFFER_reg[29][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[29]_156\(7)
    );
\QDATA_BUFFER_reg[29][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[29]_156\(8)
    );
\QDATA_BUFFER_reg[29][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[29]_30\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[29]_156\(9)
    );
\QDATA_BUFFER_reg[2][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[2]_129\(0)
    );
\QDATA_BUFFER_reg[2][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[2]_129\(10)
    );
\QDATA_BUFFER_reg[2][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[2]_129\(11)
    );
\QDATA_BUFFER_reg[2][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[2]_129\(12)
    );
\QDATA_BUFFER_reg[2][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[2]_129\(13)
    );
\QDATA_BUFFER_reg[2][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[2]_129\(14)
    );
\QDATA_BUFFER_reg[2][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[2]_129\(15)
    );
\QDATA_BUFFER_reg[2][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[2]_129\(1)
    );
\QDATA_BUFFER_reg[2][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[2]_129\(2)
    );
\QDATA_BUFFER_reg[2][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[2]_129\(3)
    );
\QDATA_BUFFER_reg[2][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[2]_129\(4)
    );
\QDATA_BUFFER_reg[2][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[2]_129\(5)
    );
\QDATA_BUFFER_reg[2][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[2]_129\(6)
    );
\QDATA_BUFFER_reg[2][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[2]_129\(7)
    );
\QDATA_BUFFER_reg[2][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[2]_129\(8)
    );
\QDATA_BUFFER_reg[2][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[2]_55\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[2]_129\(9)
    );
\QDATA_BUFFER_reg[30][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[30]_157\(0)
    );
\QDATA_BUFFER_reg[30][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[30]_157\(10)
    );
\QDATA_BUFFER_reg[30][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[30]_157\(11)
    );
\QDATA_BUFFER_reg[30][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[30]_157\(12)
    );
\QDATA_BUFFER_reg[30][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[30]_157\(13)
    );
\QDATA_BUFFER_reg[30][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[30]_157\(14)
    );
\QDATA_BUFFER_reg[30][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[30]_157\(15)
    );
\QDATA_BUFFER_reg[30][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[30]_157\(1)
    );
\QDATA_BUFFER_reg[30][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[30]_157\(2)
    );
\QDATA_BUFFER_reg[30][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[30]_157\(3)
    );
\QDATA_BUFFER_reg[30][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[30]_157\(4)
    );
\QDATA_BUFFER_reg[30][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[30]_157\(5)
    );
\QDATA_BUFFER_reg[30][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[30]_157\(6)
    );
\QDATA_BUFFER_reg[30][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[30]_157\(7)
    );
\QDATA_BUFFER_reg[30][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[30]_157\(8)
    );
\QDATA_BUFFER_reg[30][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[30]_35\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[30]_157\(9)
    );
\QDATA_BUFFER_reg[31][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[31]_158\(0)
    );
\QDATA_BUFFER_reg[31][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[31]_158\(10)
    );
\QDATA_BUFFER_reg[31][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[31]_158\(11)
    );
\QDATA_BUFFER_reg[31][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[31]_158\(12)
    );
\QDATA_BUFFER_reg[31][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[31]_158\(13)
    );
\QDATA_BUFFER_reg[31][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[31]_158\(14)
    );
\QDATA_BUFFER_reg[31][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[31]_158\(15)
    );
\QDATA_BUFFER_reg[31][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[31]_158\(1)
    );
\QDATA_BUFFER_reg[31][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[31]_158\(2)
    );
\QDATA_BUFFER_reg[31][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[31]_158\(3)
    );
\QDATA_BUFFER_reg[31][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[31]_158\(4)
    );
\QDATA_BUFFER_reg[31][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[31]_158\(5)
    );
\QDATA_BUFFER_reg[31][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[31]_158\(6)
    );
\QDATA_BUFFER_reg[31][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[31]_158\(7)
    );
\QDATA_BUFFER_reg[31][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[31]_158\(8)
    );
\QDATA_BUFFER_reg[31][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[31]_33\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[31]_158\(9)
    );
\QDATA_BUFFER_reg[32][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[32]_159\(0)
    );
\QDATA_BUFFER_reg[32][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[32]_159\(10)
    );
\QDATA_BUFFER_reg[32][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[32]_159\(11)
    );
\QDATA_BUFFER_reg[32][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[32]_159\(12)
    );
\QDATA_BUFFER_reg[32][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[32]_159\(13)
    );
\QDATA_BUFFER_reg[32][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[32]_159\(14)
    );
\QDATA_BUFFER_reg[32][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[32]_159\(15)
    );
\QDATA_BUFFER_reg[32][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[32]_159\(1)
    );
\QDATA_BUFFER_reg[32][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[32]_159\(2)
    );
\QDATA_BUFFER_reg[32][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[32]_159\(3)
    );
\QDATA_BUFFER_reg[32][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[32]_159\(4)
    );
\QDATA_BUFFER_reg[32][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[32]_159\(5)
    );
\QDATA_BUFFER_reg[32][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[32]_159\(6)
    );
\QDATA_BUFFER_reg[32][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[32]_159\(7)
    );
\QDATA_BUFFER_reg[32][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[32]_159\(8)
    );
\QDATA_BUFFER_reg[32][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[32]_49\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[32]_159\(9)
    );
\QDATA_BUFFER_reg[33][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[33]_160\(0)
    );
\QDATA_BUFFER_reg[33][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[33]_160\(10)
    );
\QDATA_BUFFER_reg[33][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[33]_160\(11)
    );
\QDATA_BUFFER_reg[33][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[33]_160\(12)
    );
\QDATA_BUFFER_reg[33][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[33]_160\(13)
    );
\QDATA_BUFFER_reg[33][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[33]_160\(14)
    );
\QDATA_BUFFER_reg[33][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[33]_160\(15)
    );
\QDATA_BUFFER_reg[33][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[33]_160\(1)
    );
\QDATA_BUFFER_reg[33][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[33]_160\(2)
    );
\QDATA_BUFFER_reg[33][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[33]_160\(3)
    );
\QDATA_BUFFER_reg[33][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[33]_160\(4)
    );
\QDATA_BUFFER_reg[33][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[33]_160\(5)
    );
\QDATA_BUFFER_reg[33][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[33]_160\(6)
    );
\QDATA_BUFFER_reg[33][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[33]_160\(7)
    );
\QDATA_BUFFER_reg[33][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[33]_160\(8)
    );
\QDATA_BUFFER_reg[33][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[33]_17\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[33]_160\(9)
    );
\QDATA_BUFFER_reg[34][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[34]_161\(0)
    );
\QDATA_BUFFER_reg[34][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[34]_161\(10)
    );
\QDATA_BUFFER_reg[34][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[34]_161\(11)
    );
\QDATA_BUFFER_reg[34][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[34]_161\(12)
    );
\QDATA_BUFFER_reg[34][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[34]_161\(13)
    );
\QDATA_BUFFER_reg[34][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[34]_161\(14)
    );
\QDATA_BUFFER_reg[34][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[34]_161\(15)
    );
\QDATA_BUFFER_reg[34][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[34]_161\(1)
    );
\QDATA_BUFFER_reg[34][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[34]_161\(2)
    );
\QDATA_BUFFER_reg[34][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[34]_161\(3)
    );
\QDATA_BUFFER_reg[34][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[34]_161\(4)
    );
\QDATA_BUFFER_reg[34][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[34]_161\(5)
    );
\QDATA_BUFFER_reg[34][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[34]_161\(6)
    );
\QDATA_BUFFER_reg[34][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[34]_161\(7)
    );
\QDATA_BUFFER_reg[34][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[34]_161\(8)
    );
\QDATA_BUFFER_reg[34][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[34]_19\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[34]_161\(9)
    );
\QDATA_BUFFER_reg[35][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[35]_162\(0)
    );
\QDATA_BUFFER_reg[35][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[35]_162\(10)
    );
\QDATA_BUFFER_reg[35][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[35]_162\(11)
    );
\QDATA_BUFFER_reg[35][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[35]_162\(12)
    );
\QDATA_BUFFER_reg[35][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[35]_162\(13)
    );
\QDATA_BUFFER_reg[35][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[35]_162\(14)
    );
\QDATA_BUFFER_reg[35][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[35]_162\(15)
    );
\QDATA_BUFFER_reg[35][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[35]_162\(1)
    );
\QDATA_BUFFER_reg[35][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[35]_162\(2)
    );
\QDATA_BUFFER_reg[35][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[35]_162\(3)
    );
\QDATA_BUFFER_reg[35][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[35]_162\(4)
    );
\QDATA_BUFFER_reg[35][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[35]_162\(5)
    );
\QDATA_BUFFER_reg[35][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[35]_162\(6)
    );
\QDATA_BUFFER_reg[35][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[35]_162\(7)
    );
\QDATA_BUFFER_reg[35][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[35]_162\(8)
    );
\QDATA_BUFFER_reg[35][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[35]_1\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[35]_162\(9)
    );
\QDATA_BUFFER_reg[36][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[36]_163\(0)
    );
\QDATA_BUFFER_reg[36][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[36]_163\(10)
    );
\QDATA_BUFFER_reg[36][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[36]_163\(11)
    );
\QDATA_BUFFER_reg[36][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[36]_163\(12)
    );
\QDATA_BUFFER_reg[36][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[36]_163\(13)
    );
\QDATA_BUFFER_reg[36][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[36]_163\(14)
    );
\QDATA_BUFFER_reg[36][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[36]_163\(15)
    );
\QDATA_BUFFER_reg[36][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[36]_163\(1)
    );
\QDATA_BUFFER_reg[36][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[36]_163\(2)
    );
\QDATA_BUFFER_reg[36][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[36]_163\(3)
    );
\QDATA_BUFFER_reg[36][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[36]_163\(4)
    );
\QDATA_BUFFER_reg[36][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[36]_163\(5)
    );
\QDATA_BUFFER_reg[36][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[36]_163\(6)
    );
\QDATA_BUFFER_reg[36][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[36]_163\(7)
    );
\QDATA_BUFFER_reg[36][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[36]_163\(8)
    );
\QDATA_BUFFER_reg[36][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[36]_16\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[36]_163\(9)
    );
\QDATA_BUFFER_reg[37][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[37]_164\(0)
    );
\QDATA_BUFFER_reg[37][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[37]_164\(10)
    );
\QDATA_BUFFER_reg[37][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[37]_164\(11)
    );
\QDATA_BUFFER_reg[37][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[37]_164\(12)
    );
\QDATA_BUFFER_reg[37][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[37]_164\(13)
    );
\QDATA_BUFFER_reg[37][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[37]_164\(14)
    );
\QDATA_BUFFER_reg[37][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[37]_164\(15)
    );
\QDATA_BUFFER_reg[37][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[37]_164\(1)
    );
\QDATA_BUFFER_reg[37][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[37]_164\(2)
    );
\QDATA_BUFFER_reg[37][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[37]_164\(3)
    );
\QDATA_BUFFER_reg[37][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[37]_164\(4)
    );
\QDATA_BUFFER_reg[37][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[37]_164\(5)
    );
\QDATA_BUFFER_reg[37][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[37]_164\(6)
    );
\QDATA_BUFFER_reg[37][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[37]_164\(7)
    );
\QDATA_BUFFER_reg[37][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[37]_164\(8)
    );
\QDATA_BUFFER_reg[37][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[37]_3\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[37]_164\(9)
    );
\QDATA_BUFFER_reg[38][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[38]_165\(0)
    );
\QDATA_BUFFER_reg[38][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[38]_165\(10)
    );
\QDATA_BUFFER_reg[38][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[38]_165\(11)
    );
\QDATA_BUFFER_reg[38][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[38]_165\(12)
    );
\QDATA_BUFFER_reg[38][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[38]_165\(13)
    );
\QDATA_BUFFER_reg[38][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[38]_165\(14)
    );
\QDATA_BUFFER_reg[38][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[38]_165\(15)
    );
\QDATA_BUFFER_reg[38][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[38]_165\(1)
    );
\QDATA_BUFFER_reg[38][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[38]_165\(2)
    );
\QDATA_BUFFER_reg[38][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[38]_165\(3)
    );
\QDATA_BUFFER_reg[38][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[38]_165\(4)
    );
\QDATA_BUFFER_reg[38][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[38]_165\(5)
    );
\QDATA_BUFFER_reg[38][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[38]_165\(6)
    );
\QDATA_BUFFER_reg[38][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[38]_165\(7)
    );
\QDATA_BUFFER_reg[38][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[38]_165\(8)
    );
\QDATA_BUFFER_reg[38][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[38]_14\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[38]_165\(9)
    );
\QDATA_BUFFER_reg[39][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[39]_166\(0)
    );
\QDATA_BUFFER_reg[39][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[39]_166\(10)
    );
\QDATA_BUFFER_reg[39][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[39]_166\(11)
    );
\QDATA_BUFFER_reg[39][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[39]_166\(12)
    );
\QDATA_BUFFER_reg[39][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[39]_166\(13)
    );
\QDATA_BUFFER_reg[39][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[39]_166\(14)
    );
\QDATA_BUFFER_reg[39][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[39]_166\(15)
    );
\QDATA_BUFFER_reg[39][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[39]_166\(1)
    );
\QDATA_BUFFER_reg[39][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[39]_166\(2)
    );
\QDATA_BUFFER_reg[39][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[39]_166\(3)
    );
\QDATA_BUFFER_reg[39][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[39]_166\(4)
    );
\QDATA_BUFFER_reg[39][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[39]_166\(5)
    );
\QDATA_BUFFER_reg[39][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[39]_166\(6)
    );
\QDATA_BUFFER_reg[39][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[39]_166\(7)
    );
\QDATA_BUFFER_reg[39][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[39]_166\(8)
    );
\QDATA_BUFFER_reg[39][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[39]_15\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[39]_166\(9)
    );
\QDATA_BUFFER_reg[3][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[3]_130\(0)
    );
\QDATA_BUFFER_reg[3][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[3]_130\(10)
    );
\QDATA_BUFFER_reg[3][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[3]_130\(11)
    );
\QDATA_BUFFER_reg[3][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[3]_130\(12)
    );
\QDATA_BUFFER_reg[3][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[3]_130\(13)
    );
\QDATA_BUFFER_reg[3][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[3]_130\(14)
    );
\QDATA_BUFFER_reg[3][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[3]_130\(15)
    );
\QDATA_BUFFER_reg[3][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[3]_130\(1)
    );
\QDATA_BUFFER_reg[3][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[3]_130\(2)
    );
\QDATA_BUFFER_reg[3][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[3]_130\(3)
    );
\QDATA_BUFFER_reg[3][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[3]_130\(4)
    );
\QDATA_BUFFER_reg[3][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[3]_130\(5)
    );
\QDATA_BUFFER_reg[3][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[3]_130\(6)
    );
\QDATA_BUFFER_reg[3][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[3]_130\(7)
    );
\QDATA_BUFFER_reg[3][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[3]_130\(8)
    );
\QDATA_BUFFER_reg[3][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[3]_26\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[3]_130\(9)
    );
\QDATA_BUFFER_reg[40][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[40]_167\(0)
    );
\QDATA_BUFFER_reg[40][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[40]_167\(10)
    );
\QDATA_BUFFER_reg[40][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[40]_167\(11)
    );
\QDATA_BUFFER_reg[40][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[40]_167\(12)
    );
\QDATA_BUFFER_reg[40][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[40]_167\(13)
    );
\QDATA_BUFFER_reg[40][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[40]_167\(14)
    );
\QDATA_BUFFER_reg[40][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[40]_167\(15)
    );
\QDATA_BUFFER_reg[40][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[40]_167\(1)
    );
\QDATA_BUFFER_reg[40][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[40]_167\(2)
    );
\QDATA_BUFFER_reg[40][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[40]_167\(3)
    );
\QDATA_BUFFER_reg[40][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[40]_167\(4)
    );
\QDATA_BUFFER_reg[40][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[40]_167\(5)
    );
\QDATA_BUFFER_reg[40][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[40]_167\(6)
    );
\QDATA_BUFFER_reg[40][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[40]_167\(7)
    );
\QDATA_BUFFER_reg[40][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[40]_167\(8)
    );
\QDATA_BUFFER_reg[40][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[40]_57\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[40]_167\(9)
    );
\QDATA_BUFFER_reg[41][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[41]_168\(0)
    );
\QDATA_BUFFER_reg[41][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[41]_168\(10)
    );
\QDATA_BUFFER_reg[41][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[41]_168\(11)
    );
\QDATA_BUFFER_reg[41][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[41]_168\(12)
    );
\QDATA_BUFFER_reg[41][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[41]_168\(13)
    );
\QDATA_BUFFER_reg[41][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[41]_168\(14)
    );
\QDATA_BUFFER_reg[41][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[41]_168\(15)
    );
\QDATA_BUFFER_reg[41][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[41]_168\(1)
    );
\QDATA_BUFFER_reg[41][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[41]_168\(2)
    );
\QDATA_BUFFER_reg[41][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[41]_168\(3)
    );
\QDATA_BUFFER_reg[41][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[41]_168\(4)
    );
\QDATA_BUFFER_reg[41][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[41]_168\(5)
    );
\QDATA_BUFFER_reg[41][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[41]_168\(6)
    );
\QDATA_BUFFER_reg[41][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[41]_168\(7)
    );
\QDATA_BUFFER_reg[41][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[41]_168\(8)
    );
\QDATA_BUFFER_reg[41][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[41]_43\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[41]_168\(9)
    );
\QDATA_BUFFER_reg[42][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[42]_169\(0)
    );
\QDATA_BUFFER_reg[42][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[42]_169\(10)
    );
\QDATA_BUFFER_reg[42][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[42]_169\(11)
    );
\QDATA_BUFFER_reg[42][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[42]_169\(12)
    );
\QDATA_BUFFER_reg[42][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[42]_169\(13)
    );
\QDATA_BUFFER_reg[42][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[42]_169\(14)
    );
\QDATA_BUFFER_reg[42][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[42]_169\(15)
    );
\QDATA_BUFFER_reg[42][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[42]_169\(1)
    );
\QDATA_BUFFER_reg[42][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[42]_169\(2)
    );
\QDATA_BUFFER_reg[42][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[42]_169\(3)
    );
\QDATA_BUFFER_reg[42][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[42]_169\(4)
    );
\QDATA_BUFFER_reg[42][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[42]_169\(5)
    );
\QDATA_BUFFER_reg[42][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[42]_169\(6)
    );
\QDATA_BUFFER_reg[42][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[42]_169\(7)
    );
\QDATA_BUFFER_reg[42][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[42]_169\(8)
    );
\QDATA_BUFFER_reg[42][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[42]_18\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[42]_169\(9)
    );
\QDATA_BUFFER_reg[43][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[43]_170\(0)
    );
\QDATA_BUFFER_reg[43][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[43]_170\(10)
    );
\QDATA_BUFFER_reg[43][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[43]_170\(11)
    );
\QDATA_BUFFER_reg[43][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[43]_170\(12)
    );
\QDATA_BUFFER_reg[43][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[43]_170\(13)
    );
\QDATA_BUFFER_reg[43][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[43]_170\(14)
    );
\QDATA_BUFFER_reg[43][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[43]_170\(15)
    );
\QDATA_BUFFER_reg[43][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[43]_170\(1)
    );
\QDATA_BUFFER_reg[43][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[43]_170\(2)
    );
\QDATA_BUFFER_reg[43][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[43]_170\(3)
    );
\QDATA_BUFFER_reg[43][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[43]_170\(4)
    );
\QDATA_BUFFER_reg[43][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[43]_170\(5)
    );
\QDATA_BUFFER_reg[43][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[43]_170\(6)
    );
\QDATA_BUFFER_reg[43][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[43]_170\(7)
    );
\QDATA_BUFFER_reg[43][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[43]_170\(8)
    );
\QDATA_BUFFER_reg[43][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[43]_0\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[43]_170\(9)
    );
\QDATA_BUFFER_reg[44][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[44]_171\(0)
    );
\QDATA_BUFFER_reg[44][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[44]_171\(10)
    );
\QDATA_BUFFER_reg[44][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[44]_171\(11)
    );
\QDATA_BUFFER_reg[44][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[44]_171\(12)
    );
\QDATA_BUFFER_reg[44][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[44]_171\(13)
    );
\QDATA_BUFFER_reg[44][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[44]_171\(14)
    );
\QDATA_BUFFER_reg[44][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[44]_171\(15)
    );
\QDATA_BUFFER_reg[44][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[44]_171\(1)
    );
\QDATA_BUFFER_reg[44][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[44]_171\(2)
    );
\QDATA_BUFFER_reg[44][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[44]_171\(3)
    );
\QDATA_BUFFER_reg[44][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[44]_171\(4)
    );
\QDATA_BUFFER_reg[44][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[44]_171\(5)
    );
\QDATA_BUFFER_reg[44][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[44]_171\(6)
    );
\QDATA_BUFFER_reg[44][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[44]_171\(7)
    );
\QDATA_BUFFER_reg[44][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[44]_171\(8)
    );
\QDATA_BUFFER_reg[44][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[44]_42\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[44]_171\(9)
    );
\QDATA_BUFFER_reg[45][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[45]_172\(0)
    );
\QDATA_BUFFER_reg[45][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[45]_172\(10)
    );
\QDATA_BUFFER_reg[45][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[45]_172\(11)
    );
\QDATA_BUFFER_reg[45][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[45]_172\(12)
    );
\QDATA_BUFFER_reg[45][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[45]_172\(13)
    );
\QDATA_BUFFER_reg[45][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[45]_172\(14)
    );
\QDATA_BUFFER_reg[45][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[45]_172\(15)
    );
\QDATA_BUFFER_reg[45][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[45]_172\(1)
    );
\QDATA_BUFFER_reg[45][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[45]_172\(2)
    );
\QDATA_BUFFER_reg[45][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[45]_172\(3)
    );
\QDATA_BUFFER_reg[45][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[45]_172\(4)
    );
\QDATA_BUFFER_reg[45][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[45]_172\(5)
    );
\QDATA_BUFFER_reg[45][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[45]_172\(6)
    );
\QDATA_BUFFER_reg[45][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[45]_172\(7)
    );
\QDATA_BUFFER_reg[45][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[45]_172\(8)
    );
\QDATA_BUFFER_reg[45][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[45]_2\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[45]_172\(9)
    );
\QDATA_BUFFER_reg[46][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[46]_173\(0)
    );
\QDATA_BUFFER_reg[46][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[46]_173\(10)
    );
\QDATA_BUFFER_reg[46][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[46]_173\(11)
    );
\QDATA_BUFFER_reg[46][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[46]_173\(12)
    );
\QDATA_BUFFER_reg[46][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[46]_173\(13)
    );
\QDATA_BUFFER_reg[46][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[46]_173\(14)
    );
\QDATA_BUFFER_reg[46][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[46]_173\(15)
    );
\QDATA_BUFFER_reg[46][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[46]_173\(1)
    );
\QDATA_BUFFER_reg[46][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[46]_173\(2)
    );
\QDATA_BUFFER_reg[46][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[46]_173\(3)
    );
\QDATA_BUFFER_reg[46][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[46]_173\(4)
    );
\QDATA_BUFFER_reg[46][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[46]_173\(5)
    );
\QDATA_BUFFER_reg[46][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[46]_173\(6)
    );
\QDATA_BUFFER_reg[46][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[46]_173\(7)
    );
\QDATA_BUFFER_reg[46][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[46]_173\(8)
    );
\QDATA_BUFFER_reg[46][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[46]_28\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[46]_173\(9)
    );
\QDATA_BUFFER_reg[47][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[47]_174\(0)
    );
\QDATA_BUFFER_reg[47][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[47]_174\(10)
    );
\QDATA_BUFFER_reg[47][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[47]_174\(11)
    );
\QDATA_BUFFER_reg[47][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[47]_174\(12)
    );
\QDATA_BUFFER_reg[47][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[47]_174\(13)
    );
\QDATA_BUFFER_reg[47][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[47]_174\(14)
    );
\QDATA_BUFFER_reg[47][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[47]_174\(15)
    );
\QDATA_BUFFER_reg[47][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[47]_174\(1)
    );
\QDATA_BUFFER_reg[47][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[47]_174\(2)
    );
\QDATA_BUFFER_reg[47][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[47]_174\(3)
    );
\QDATA_BUFFER_reg[47][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[47]_174\(4)
    );
\QDATA_BUFFER_reg[47][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[47]_174\(5)
    );
\QDATA_BUFFER_reg[47][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[47]_174\(6)
    );
\QDATA_BUFFER_reg[47][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[47]_174\(7)
    );
\QDATA_BUFFER_reg[47][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[47]_174\(8)
    );
\QDATA_BUFFER_reg[47][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[47]_41\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[47]_174\(9)
    );
\QDATA_BUFFER_reg[48][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[48]_175\(0)
    );
\QDATA_BUFFER_reg[48][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[48]_175\(10)
    );
\QDATA_BUFFER_reg[48][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[48]_175\(11)
    );
\QDATA_BUFFER_reg[48][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[48]_175\(12)
    );
\QDATA_BUFFER_reg[48][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[48]_175\(13)
    );
\QDATA_BUFFER_reg[48][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[48]_175\(14)
    );
\QDATA_BUFFER_reg[48][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[48]_175\(15)
    );
\QDATA_BUFFER_reg[48][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[48]_175\(1)
    );
\QDATA_BUFFER_reg[48][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[48]_175\(2)
    );
\QDATA_BUFFER_reg[48][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[48]_175\(3)
    );
\QDATA_BUFFER_reg[48][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[48]_175\(4)
    );
\QDATA_BUFFER_reg[48][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[48]_175\(5)
    );
\QDATA_BUFFER_reg[48][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[48]_175\(6)
    );
\QDATA_BUFFER_reg[48][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[48]_175\(7)
    );
\QDATA_BUFFER_reg[48][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[48]_175\(8)
    );
\QDATA_BUFFER_reg[48][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[48]_40\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[48]_175\(9)
    );
\QDATA_BUFFER_reg[49][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[49]_176\(0)
    );
\QDATA_BUFFER_reg[49][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[49]_176\(10)
    );
\QDATA_BUFFER_reg[49][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[49]_176\(11)
    );
\QDATA_BUFFER_reg[49][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[49]_176\(12)
    );
\QDATA_BUFFER_reg[49][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[49]_176\(13)
    );
\QDATA_BUFFER_reg[49][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[49]_176\(14)
    );
\QDATA_BUFFER_reg[49][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[49]_176\(15)
    );
\QDATA_BUFFER_reg[49][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[49]_176\(1)
    );
\QDATA_BUFFER_reg[49][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[49]_176\(2)
    );
\QDATA_BUFFER_reg[49][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[49]_176\(3)
    );
\QDATA_BUFFER_reg[49][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[49]_176\(4)
    );
\QDATA_BUFFER_reg[49][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[49]_176\(5)
    );
\QDATA_BUFFER_reg[49][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[49]_176\(6)
    );
\QDATA_BUFFER_reg[49][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[49]_176\(7)
    );
\QDATA_BUFFER_reg[49][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[49]_176\(8)
    );
\QDATA_BUFFER_reg[49][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[49]_38\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[49]_176\(9)
    );
\QDATA_BUFFER_reg[4][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[4]_131\(0)
    );
\QDATA_BUFFER_reg[4][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[4]_131\(10)
    );
\QDATA_BUFFER_reg[4][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[4]_131\(11)
    );
\QDATA_BUFFER_reg[4][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[4]_131\(12)
    );
\QDATA_BUFFER_reg[4][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[4]_131\(13)
    );
\QDATA_BUFFER_reg[4][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[4]_131\(14)
    );
\QDATA_BUFFER_reg[4][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[4]_131\(15)
    );
\QDATA_BUFFER_reg[4][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[4]_131\(1)
    );
\QDATA_BUFFER_reg[4][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[4]_131\(2)
    );
\QDATA_BUFFER_reg[4][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[4]_131\(3)
    );
\QDATA_BUFFER_reg[4][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[4]_131\(4)
    );
\QDATA_BUFFER_reg[4][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[4]_131\(5)
    );
\QDATA_BUFFER_reg[4][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[4]_131\(6)
    );
\QDATA_BUFFER_reg[4][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[4]_131\(7)
    );
\QDATA_BUFFER_reg[4][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[4]_131\(8)
    );
\QDATA_BUFFER_reg[4][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[4]_54\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[4]_131\(9)
    );
\QDATA_BUFFER_reg[50][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[50]_177\(0)
    );
\QDATA_BUFFER_reg[50][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[50]_177\(10)
    );
\QDATA_BUFFER_reg[50][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[50]_177\(11)
    );
\QDATA_BUFFER_reg[50][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[50]_177\(12)
    );
\QDATA_BUFFER_reg[50][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[50]_177\(13)
    );
\QDATA_BUFFER_reg[50][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[50]_177\(14)
    );
\QDATA_BUFFER_reg[50][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[50]_177\(15)
    );
\QDATA_BUFFER_reg[50][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[50]_177\(1)
    );
\QDATA_BUFFER_reg[50][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[50]_177\(2)
    );
\QDATA_BUFFER_reg[50][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[50]_177\(3)
    );
\QDATA_BUFFER_reg[50][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[50]_177\(4)
    );
\QDATA_BUFFER_reg[50][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[50]_177\(5)
    );
\QDATA_BUFFER_reg[50][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[50]_177\(6)
    );
\QDATA_BUFFER_reg[50][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[50]_177\(7)
    );
\QDATA_BUFFER_reg[50][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[50]_177\(8)
    );
\QDATA_BUFFER_reg[50][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[50]_13\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[50]_177\(9)
    );
\QDATA_BUFFER_reg[51][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[51]_178\(0)
    );
\QDATA_BUFFER_reg[51][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[51]_178\(10)
    );
\QDATA_BUFFER_reg[51][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[51]_178\(11)
    );
\QDATA_BUFFER_reg[51][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[51]_178\(12)
    );
\QDATA_BUFFER_reg[51][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[51]_178\(13)
    );
\QDATA_BUFFER_reg[51][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[51]_178\(14)
    );
\QDATA_BUFFER_reg[51][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[51]_178\(15)
    );
\QDATA_BUFFER_reg[51][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[51]_178\(1)
    );
\QDATA_BUFFER_reg[51][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[51]_178\(2)
    );
\QDATA_BUFFER_reg[51][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[51]_178\(3)
    );
\QDATA_BUFFER_reg[51][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[51]_178\(4)
    );
\QDATA_BUFFER_reg[51][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[51]_178\(5)
    );
\QDATA_BUFFER_reg[51][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[51]_178\(6)
    );
\QDATA_BUFFER_reg[51][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[51]_178\(7)
    );
\QDATA_BUFFER_reg[51][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[51]_178\(8)
    );
\QDATA_BUFFER_reg[51][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[51]_39\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[51]_178\(9)
    );
\QDATA_BUFFER_reg[52][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[52]_179\(0)
    );
\QDATA_BUFFER_reg[52][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[52]_179\(10)
    );
\QDATA_BUFFER_reg[52][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[52]_179\(11)
    );
\QDATA_BUFFER_reg[52][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[52]_179\(12)
    );
\QDATA_BUFFER_reg[52][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[52]_179\(13)
    );
\QDATA_BUFFER_reg[52][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[52]_179\(14)
    );
\QDATA_BUFFER_reg[52][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[52]_179\(15)
    );
\QDATA_BUFFER_reg[52][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[52]_179\(1)
    );
\QDATA_BUFFER_reg[52][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[52]_179\(2)
    );
\QDATA_BUFFER_reg[52][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[52]_179\(3)
    );
\QDATA_BUFFER_reg[52][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[52]_179\(4)
    );
\QDATA_BUFFER_reg[52][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[52]_179\(5)
    );
\QDATA_BUFFER_reg[52][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[52]_179\(6)
    );
\QDATA_BUFFER_reg[52][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[52]_179\(7)
    );
\QDATA_BUFFER_reg[52][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[52]_179\(8)
    );
\QDATA_BUFFER_reg[52][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[52]_47\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[52]_179\(9)
    );
\QDATA_BUFFER_reg[53][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[53]_180\(0)
    );
\QDATA_BUFFER_reg[53][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[53]_180\(10)
    );
\QDATA_BUFFER_reg[53][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[53]_180\(11)
    );
\QDATA_BUFFER_reg[53][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[53]_180\(12)
    );
\QDATA_BUFFER_reg[53][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[53]_180\(13)
    );
\QDATA_BUFFER_reg[53][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[53]_180\(14)
    );
\QDATA_BUFFER_reg[53][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[53]_180\(15)
    );
\QDATA_BUFFER_reg[53][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[53]_180\(1)
    );
\QDATA_BUFFER_reg[53][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[53]_180\(2)
    );
\QDATA_BUFFER_reg[53][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[53]_180\(3)
    );
\QDATA_BUFFER_reg[53][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[53]_180\(4)
    );
\QDATA_BUFFER_reg[53][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[53]_180\(5)
    );
\QDATA_BUFFER_reg[53][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[53]_180\(6)
    );
\QDATA_BUFFER_reg[53][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[53]_180\(7)
    );
\QDATA_BUFFER_reg[53][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[53]_180\(8)
    );
\QDATA_BUFFER_reg[53][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[53]_12\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[53]_180\(9)
    );
\QDATA_BUFFER_reg[54][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[54]_181\(0)
    );
\QDATA_BUFFER_reg[54][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[54]_181\(10)
    );
\QDATA_BUFFER_reg[54][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[54]_181\(11)
    );
\QDATA_BUFFER_reg[54][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[54]_181\(12)
    );
\QDATA_BUFFER_reg[54][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[54]_181\(13)
    );
\QDATA_BUFFER_reg[54][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[54]_181\(14)
    );
\QDATA_BUFFER_reg[54][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[54]_181\(15)
    );
\QDATA_BUFFER_reg[54][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[54]_181\(1)
    );
\QDATA_BUFFER_reg[54][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[54]_181\(2)
    );
\QDATA_BUFFER_reg[54][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[54]_181\(3)
    );
\QDATA_BUFFER_reg[54][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[54]_181\(4)
    );
\QDATA_BUFFER_reg[54][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[54]_181\(5)
    );
\QDATA_BUFFER_reg[54][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[54]_181\(6)
    );
\QDATA_BUFFER_reg[54][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[54]_181\(7)
    );
\QDATA_BUFFER_reg[54][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[54]_181\(8)
    );
\QDATA_BUFFER_reg[54][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[54]_5\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[54]_181\(9)
    );
\QDATA_BUFFER_reg[55][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[55]_182\(0)
    );
\QDATA_BUFFER_reg[55][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[55]_182\(10)
    );
\QDATA_BUFFER_reg[55][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[55]_182\(11)
    );
\QDATA_BUFFER_reg[55][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[55]_182\(12)
    );
\QDATA_BUFFER_reg[55][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[55]_182\(13)
    );
\QDATA_BUFFER_reg[55][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[55]_182\(14)
    );
\QDATA_BUFFER_reg[55][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[55]_182\(15)
    );
\QDATA_BUFFER_reg[55][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[55]_182\(1)
    );
\QDATA_BUFFER_reg[55][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[55]_182\(2)
    );
\QDATA_BUFFER_reg[55][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[55]_182\(3)
    );
\QDATA_BUFFER_reg[55][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[55]_182\(4)
    );
\QDATA_BUFFER_reg[55][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[55]_182\(5)
    );
\QDATA_BUFFER_reg[55][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[55]_182\(6)
    );
\QDATA_BUFFER_reg[55][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[55]_182\(7)
    );
\QDATA_BUFFER_reg[55][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[55]_182\(8)
    );
\QDATA_BUFFER_reg[55][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[55]_7\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[55]_182\(9)
    );
\QDATA_BUFFER_reg[56][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[56]_183\(0)
    );
\QDATA_BUFFER_reg[56][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[56]_183\(10)
    );
\QDATA_BUFFER_reg[56][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[56]_183\(11)
    );
\QDATA_BUFFER_reg[56][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[56]_183\(12)
    );
\QDATA_BUFFER_reg[56][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[56]_183\(13)
    );
\QDATA_BUFFER_reg[56][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[56]_183\(14)
    );
\QDATA_BUFFER_reg[56][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[56]_183\(15)
    );
\QDATA_BUFFER_reg[56][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[56]_183\(1)
    );
\QDATA_BUFFER_reg[56][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[56]_183\(2)
    );
\QDATA_BUFFER_reg[56][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[56]_183\(3)
    );
\QDATA_BUFFER_reg[56][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[56]_183\(4)
    );
\QDATA_BUFFER_reg[56][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[56]_183\(5)
    );
\QDATA_BUFFER_reg[56][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[56]_183\(6)
    );
\QDATA_BUFFER_reg[56][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[56]_183\(7)
    );
\QDATA_BUFFER_reg[56][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[56]_183\(8)
    );
\QDATA_BUFFER_reg[56][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[56]_11\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[56]_183\(9)
    );
\QDATA_BUFFER_reg[57][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[57]_184\(0)
    );
\QDATA_BUFFER_reg[57][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[57]_184\(10)
    );
\QDATA_BUFFER_reg[57][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[57]_184\(11)
    );
\QDATA_BUFFER_reg[57][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[57]_184\(12)
    );
\QDATA_BUFFER_reg[57][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[57]_184\(13)
    );
\QDATA_BUFFER_reg[57][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[57]_184\(14)
    );
\QDATA_BUFFER_reg[57][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[57]_184\(15)
    );
\QDATA_BUFFER_reg[57][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[57]_184\(1)
    );
\QDATA_BUFFER_reg[57][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[57]_184\(2)
    );
\QDATA_BUFFER_reg[57][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[57]_184\(3)
    );
\QDATA_BUFFER_reg[57][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[57]_184\(4)
    );
\QDATA_BUFFER_reg[57][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[57]_184\(5)
    );
\QDATA_BUFFER_reg[57][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[57]_184\(6)
    );
\QDATA_BUFFER_reg[57][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[57]_184\(7)
    );
\QDATA_BUFFER_reg[57][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[57]_184\(8)
    );
\QDATA_BUFFER_reg[57][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[57]_37\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[57]_184\(9)
    );
\QDATA_BUFFER_reg[58][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[58]_185\(0)
    );
\QDATA_BUFFER_reg[58][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[58]_185\(10)
    );
\QDATA_BUFFER_reg[58][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[58]_185\(11)
    );
\QDATA_BUFFER_reg[58][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[58]_185\(12)
    );
\QDATA_BUFFER_reg[58][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[58]_185\(13)
    );
\QDATA_BUFFER_reg[58][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[58]_185\(14)
    );
\QDATA_BUFFER_reg[58][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[58]_185\(15)
    );
\QDATA_BUFFER_reg[58][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[58]_185\(1)
    );
\QDATA_BUFFER_reg[58][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[58]_185\(2)
    );
\QDATA_BUFFER_reg[58][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[58]_185\(3)
    );
\QDATA_BUFFER_reg[58][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[58]_185\(4)
    );
\QDATA_BUFFER_reg[58][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[58]_185\(5)
    );
\QDATA_BUFFER_reg[58][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[58]_185\(6)
    );
\QDATA_BUFFER_reg[58][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[58]_185\(7)
    );
\QDATA_BUFFER_reg[58][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[58]_185\(8)
    );
\QDATA_BUFFER_reg[58][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[58]_10\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[58]_185\(9)
    );
\QDATA_BUFFER_reg[59][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[59]_186\(0)
    );
\QDATA_BUFFER_reg[59][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[59]_186\(10)
    );
\QDATA_BUFFER_reg[59][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[59]_186\(11)
    );
\QDATA_BUFFER_reg[59][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[59]_186\(12)
    );
\QDATA_BUFFER_reg[59][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[59]_186\(13)
    );
\QDATA_BUFFER_reg[59][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[59]_186\(14)
    );
\QDATA_BUFFER_reg[59][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[59]_186\(15)
    );
\QDATA_BUFFER_reg[59][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[59]_186\(1)
    );
\QDATA_BUFFER_reg[59][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[59]_186\(2)
    );
\QDATA_BUFFER_reg[59][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[59]_186\(3)
    );
\QDATA_BUFFER_reg[59][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[59]_186\(4)
    );
\QDATA_BUFFER_reg[59][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[59]_186\(5)
    );
\QDATA_BUFFER_reg[59][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[59]_186\(6)
    );
\QDATA_BUFFER_reg[59][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[59]_186\(7)
    );
\QDATA_BUFFER_reg[59][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[59]_186\(8)
    );
\QDATA_BUFFER_reg[59][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[59]_9\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[59]_186\(9)
    );
\QDATA_BUFFER_reg[5][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[5]_132\(0)
    );
\QDATA_BUFFER_reg[5][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[5]_132\(10)
    );
\QDATA_BUFFER_reg[5][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[5]_132\(11)
    );
\QDATA_BUFFER_reg[5][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[5]_132\(12)
    );
\QDATA_BUFFER_reg[5][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[5]_132\(13)
    );
\QDATA_BUFFER_reg[5][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[5]_132\(14)
    );
\QDATA_BUFFER_reg[5][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[5]_132\(15)
    );
\QDATA_BUFFER_reg[5][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[5]_132\(1)
    );
\QDATA_BUFFER_reg[5][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[5]_132\(2)
    );
\QDATA_BUFFER_reg[5][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[5]_132\(3)
    );
\QDATA_BUFFER_reg[5][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[5]_132\(4)
    );
\QDATA_BUFFER_reg[5][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[5]_132\(5)
    );
\QDATA_BUFFER_reg[5][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[5]_132\(6)
    );
\QDATA_BUFFER_reg[5][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[5]_132\(7)
    );
\QDATA_BUFFER_reg[5][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[5]_132\(8)
    );
\QDATA_BUFFER_reg[5][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[5]_25\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[5]_132\(9)
    );
\QDATA_BUFFER_reg[60][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[60]_187\(0)
    );
\QDATA_BUFFER_reg[60][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[60]_187\(10)
    );
\QDATA_BUFFER_reg[60][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[60]_187\(11)
    );
\QDATA_BUFFER_reg[60][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[60]_187\(12)
    );
\QDATA_BUFFER_reg[60][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[60]_187\(13)
    );
\QDATA_BUFFER_reg[60][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[60]_187\(14)
    );
\QDATA_BUFFER_reg[60][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[60]_187\(15)
    );
\QDATA_BUFFER_reg[60][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[60]_187\(1)
    );
\QDATA_BUFFER_reg[60][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[60]_187\(2)
    );
\QDATA_BUFFER_reg[60][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[60]_187\(3)
    );
\QDATA_BUFFER_reg[60][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[60]_187\(4)
    );
\QDATA_BUFFER_reg[60][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[60]_187\(5)
    );
\QDATA_BUFFER_reg[60][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[60]_187\(6)
    );
\QDATA_BUFFER_reg[60][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[60]_187\(7)
    );
\QDATA_BUFFER_reg[60][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[60]_187\(8)
    );
\QDATA_BUFFER_reg[60][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[60]_27\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[60]_187\(9)
    );
\QDATA_BUFFER_reg[61][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[61]_188\(0)
    );
\QDATA_BUFFER_reg[61][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[61]_188\(10)
    );
\QDATA_BUFFER_reg[61][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[61]_188\(11)
    );
\QDATA_BUFFER_reg[61][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[61]_188\(12)
    );
\QDATA_BUFFER_reg[61][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[61]_188\(13)
    );
\QDATA_BUFFER_reg[61][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[61]_188\(14)
    );
\QDATA_BUFFER_reg[61][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[61]_188\(15)
    );
\QDATA_BUFFER_reg[61][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[61]_188\(1)
    );
\QDATA_BUFFER_reg[61][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[61]_188\(2)
    );
\QDATA_BUFFER_reg[61][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[61]_188\(3)
    );
\QDATA_BUFFER_reg[61][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[61]_188\(4)
    );
\QDATA_BUFFER_reg[61][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[61]_188\(5)
    );
\QDATA_BUFFER_reg[61][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[61]_188\(6)
    );
\QDATA_BUFFER_reg[61][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[61]_188\(7)
    );
\QDATA_BUFFER_reg[61][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[61]_188\(8)
    );
\QDATA_BUFFER_reg[61][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[61]_8\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[61]_188\(9)
    );
\QDATA_BUFFER_reg[62][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[62]_189\(0)
    );
\QDATA_BUFFER_reg[62][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[62]_189\(10)
    );
\QDATA_BUFFER_reg[62][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[62]_189\(11)
    );
\QDATA_BUFFER_reg[62][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[62]_189\(12)
    );
\QDATA_BUFFER_reg[62][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[62]_189\(13)
    );
\QDATA_BUFFER_reg[62][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[62]_189\(14)
    );
\QDATA_BUFFER_reg[62][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[62]_189\(15)
    );
\QDATA_BUFFER_reg[62][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[62]_189\(1)
    );
\QDATA_BUFFER_reg[62][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[62]_189\(2)
    );
\QDATA_BUFFER_reg[62][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[62]_189\(3)
    );
\QDATA_BUFFER_reg[62][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[62]_189\(4)
    );
\QDATA_BUFFER_reg[62][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[62]_189\(5)
    );
\QDATA_BUFFER_reg[62][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[62]_189\(6)
    );
\QDATA_BUFFER_reg[62][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[62]_189\(7)
    );
\QDATA_BUFFER_reg[62][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[62]_189\(8)
    );
\QDATA_BUFFER_reg[62][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[62]_4\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[62]_189\(9)
    );
\QDATA_BUFFER_reg[63][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[63]_190\(0)
    );
\QDATA_BUFFER_reg[63][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[63]_190\(10)
    );
\QDATA_BUFFER_reg[63][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[63]_190\(11)
    );
\QDATA_BUFFER_reg[63][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[63]_190\(12)
    );
\QDATA_BUFFER_reg[63][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[63]_190\(13)
    );
\QDATA_BUFFER_reg[63][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[63]_190\(14)
    );
\QDATA_BUFFER_reg[63][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[63]_190\(15)
    );
\QDATA_BUFFER_reg[63][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[63]_190\(1)
    );
\QDATA_BUFFER_reg[63][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[63]_190\(2)
    );
\QDATA_BUFFER_reg[63][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[63]_190\(3)
    );
\QDATA_BUFFER_reg[63][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[63]_190\(4)
    );
\QDATA_BUFFER_reg[63][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[63]_190\(5)
    );
\QDATA_BUFFER_reg[63][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[63]_190\(6)
    );
\QDATA_BUFFER_reg[63][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[63]_190\(7)
    );
\QDATA_BUFFER_reg[63][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[63]_190\(8)
    );
\QDATA_BUFFER_reg[63][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[63]_6\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[63]_190\(9)
    );
\QDATA_BUFFER_reg[6][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[6]_133\(0)
    );
\QDATA_BUFFER_reg[6][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[6]_133\(10)
    );
\QDATA_BUFFER_reg[6][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[6]_133\(11)
    );
\QDATA_BUFFER_reg[6][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[6]_133\(12)
    );
\QDATA_BUFFER_reg[6][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[6]_133\(13)
    );
\QDATA_BUFFER_reg[6][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[6]_133\(14)
    );
\QDATA_BUFFER_reg[6][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[6]_133\(15)
    );
\QDATA_BUFFER_reg[6][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[6]_133\(1)
    );
\QDATA_BUFFER_reg[6][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[6]_133\(2)
    );
\QDATA_BUFFER_reg[6][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[6]_133\(3)
    );
\QDATA_BUFFER_reg[6][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[6]_133\(4)
    );
\QDATA_BUFFER_reg[6][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[6]_133\(5)
    );
\QDATA_BUFFER_reg[6][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[6]_133\(6)
    );
\QDATA_BUFFER_reg[6][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[6]_133\(7)
    );
\QDATA_BUFFER_reg[6][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[6]_133\(8)
    );
\QDATA_BUFFER_reg[6][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[6]_24\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[6]_133\(9)
    );
\QDATA_BUFFER_reg[7][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[7]_134\(0)
    );
\QDATA_BUFFER_reg[7][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[7]_134\(10)
    );
\QDATA_BUFFER_reg[7][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[7]_134\(11)
    );
\QDATA_BUFFER_reg[7][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[7]_134\(12)
    );
\QDATA_BUFFER_reg[7][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[7]_134\(13)
    );
\QDATA_BUFFER_reg[7][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[7]_134\(14)
    );
\QDATA_BUFFER_reg[7][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[7]_134\(15)
    );
\QDATA_BUFFER_reg[7][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[7]_134\(1)
    );
\QDATA_BUFFER_reg[7][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[7]_134\(2)
    );
\QDATA_BUFFER_reg[7][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[7]_134\(3)
    );
\QDATA_BUFFER_reg[7][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[7]_134\(4)
    );
\QDATA_BUFFER_reg[7][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[7]_134\(5)
    );
\QDATA_BUFFER_reg[7][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[7]_134\(6)
    );
\QDATA_BUFFER_reg[7][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[7]_134\(7)
    );
\QDATA_BUFFER_reg[7][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[7]_134\(8)
    );
\QDATA_BUFFER_reg[7][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[7]_23\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[7]_134\(9)
    );
\QDATA_BUFFER_reg[8][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[8]_135\(0)
    );
\QDATA_BUFFER_reg[8][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[8]_135\(10)
    );
\QDATA_BUFFER_reg[8][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[8]_135\(11)
    );
\QDATA_BUFFER_reg[8][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[8]_135\(12)
    );
\QDATA_BUFFER_reg[8][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[8]_135\(13)
    );
\QDATA_BUFFER_reg[8][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[8]_135\(14)
    );
\QDATA_BUFFER_reg[8][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[8]_135\(15)
    );
\QDATA_BUFFER_reg[8][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[8]_135\(1)
    );
\QDATA_BUFFER_reg[8][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[8]_135\(2)
    );
\QDATA_BUFFER_reg[8][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[8]_135\(3)
    );
\QDATA_BUFFER_reg[8][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[8]_135\(4)
    );
\QDATA_BUFFER_reg[8][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[8]_135\(5)
    );
\QDATA_BUFFER_reg[8][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[8]_135\(6)
    );
\QDATA_BUFFER_reg[8][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[8]_135\(7)
    );
\QDATA_BUFFER_reg[8][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[8]_135\(8)
    );
\QDATA_BUFFER_reg[8][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[8]_58\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[8]_135\(9)
    );
\QDATA_BUFFER_reg[9][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(0),
      Q => \QDATA_BUFFER_reg[9]_136\(0)
    );
\QDATA_BUFFER_reg[9][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(10),
      Q => \QDATA_BUFFER_reg[9]_136\(10)
    );
\QDATA_BUFFER_reg[9][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(11),
      Q => \QDATA_BUFFER_reg[9]_136\(11)
    );
\QDATA_BUFFER_reg[9][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(12),
      Q => \QDATA_BUFFER_reg[9]_136\(12)
    );
\QDATA_BUFFER_reg[9][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(13),
      Q => \QDATA_BUFFER_reg[9]_136\(13)
    );
\QDATA_BUFFER_reg[9][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(14),
      Q => \QDATA_BUFFER_reg[9]_136\(14)
    );
\QDATA_BUFFER_reg[9][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(15),
      Q => \QDATA_BUFFER_reg[9]_136\(15)
    );
\QDATA_BUFFER_reg[9][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(1),
      Q => \QDATA_BUFFER_reg[9]_136\(1)
    );
\QDATA_BUFFER_reg[9][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(2),
      Q => \QDATA_BUFFER_reg[9]_136\(2)
    );
\QDATA_BUFFER_reg[9][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(3),
      Q => \QDATA_BUFFER_reg[9]_136\(3)
    );
\QDATA_BUFFER_reg[9][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(4),
      Q => \QDATA_BUFFER_reg[9]_136\(4)
    );
\QDATA_BUFFER_reg[9][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(5),
      Q => \QDATA_BUFFER_reg[9]_136\(5)
    );
\QDATA_BUFFER_reg[9][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(6),
      Q => \QDATA_BUFFER_reg[9]_136\(6)
    );
\QDATA_BUFFER_reg[9][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(7),
      Q => \QDATA_BUFFER_reg[9]_136\(7)
    );
\QDATA_BUFFER_reg[9][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(8),
      Q => \QDATA_BUFFER_reg[9]_136\(8)
    );
\QDATA_BUFFER_reg[9][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \IDATA_BUFFER[9]_53\,
      CLR => RESET,
      D => FFT_QDATA_IN(9),
      Q => \QDATA_BUFFER_reg[9]_136\(9)
    );
\S_AXIS_DATA_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(0),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[0]_i_2_n_0\,
      O => p_0_in(0)
    );
\S_AXIS_DATA_tdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(0),
      I1 => \IDATA_BUFFER_reg[50]_113\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(0),
      O => \S_AXIS_DATA_tdata[0]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(0),
      I1 => \IDATA_BUFFER_reg[54]_117\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(0),
      O => \S_AXIS_DATA_tdata[0]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(0),
      I1 => \IDATA_BUFFER_reg[58]_121\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(0),
      O => \S_AXIS_DATA_tdata[0]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(0),
      I1 => \IDATA_BUFFER_reg[62]_125\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(0),
      O => \S_AXIS_DATA_tdata[0]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(0),
      I1 => \IDATA_BUFFER_reg[34]_97\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(0),
      O => \S_AXIS_DATA_tdata[0]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[0]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(0),
      I1 => \IDATA_BUFFER_reg[38]_101\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(0),
      O => \S_AXIS_DATA_tdata[0]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(0),
      I1 => \IDATA_BUFFER_reg[42]_105\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(0),
      O => \S_AXIS_DATA_tdata[0]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(0),
      I1 => \IDATA_BUFFER_reg[46]_109\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(0),
      O => \S_AXIS_DATA_tdata[0]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(0),
      I1 => \IDATA_BUFFER_reg[18]_81\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(0),
      O => \S_AXIS_DATA_tdata[0]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(0),
      I1 => \IDATA_BUFFER_reg[22]_85\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(0),
      O => \S_AXIS_DATA_tdata[0]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(0),
      I1 => \IDATA_BUFFER_reg[26]_89\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(0),
      O => \S_AXIS_DATA_tdata[0]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(0),
      I1 => \IDATA_BUFFER_reg[30]_93\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(0),
      O => \S_AXIS_DATA_tdata[0]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(0),
      I1 => \IDATA_BUFFER_reg[2]_65\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(0),
      O => \S_AXIS_DATA_tdata[0]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(0),
      I1 => \IDATA_BUFFER_reg[6]_69\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(0),
      O => \S_AXIS_DATA_tdata[0]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(0),
      I1 => \IDATA_BUFFER_reg[10]_73\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(0),
      O => \S_AXIS_DATA_tdata[0]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(0),
      I1 => \IDATA_BUFFER_reg[14]_77\(0),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(0),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(0),
      O => \S_AXIS_DATA_tdata[0]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(10),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\S_AXIS_DATA_tdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(10),
      I1 => \IDATA_BUFFER_reg[50]_113\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(10),
      O => \S_AXIS_DATA_tdata[10]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(10),
      I1 => \IDATA_BUFFER_reg[54]_117\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(10),
      O => \S_AXIS_DATA_tdata[10]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(10),
      I1 => \IDATA_BUFFER_reg[58]_121\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(10),
      O => \S_AXIS_DATA_tdata[10]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(10),
      I1 => \IDATA_BUFFER_reg[62]_125\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(10),
      O => \S_AXIS_DATA_tdata[10]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(10),
      I1 => \IDATA_BUFFER_reg[34]_97\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(10),
      O => \S_AXIS_DATA_tdata[10]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[10]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(10),
      I1 => \IDATA_BUFFER_reg[38]_101\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(10),
      O => \S_AXIS_DATA_tdata[10]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(10),
      I1 => \IDATA_BUFFER_reg[42]_105\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(10),
      O => \S_AXIS_DATA_tdata[10]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(10),
      I1 => \IDATA_BUFFER_reg[46]_109\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(10),
      O => \S_AXIS_DATA_tdata[10]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(10),
      I1 => \IDATA_BUFFER_reg[18]_81\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(10),
      O => \S_AXIS_DATA_tdata[10]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(10),
      I1 => \IDATA_BUFFER_reg[22]_85\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(10),
      O => \S_AXIS_DATA_tdata[10]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(10),
      I1 => \IDATA_BUFFER_reg[26]_89\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(10),
      O => \S_AXIS_DATA_tdata[10]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(10),
      I1 => \IDATA_BUFFER_reg[30]_93\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(10),
      O => \S_AXIS_DATA_tdata[10]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(10),
      I1 => \IDATA_BUFFER_reg[2]_65\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(10),
      O => \S_AXIS_DATA_tdata[10]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(10),
      I1 => \IDATA_BUFFER_reg[6]_69\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(10),
      O => \S_AXIS_DATA_tdata[10]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(10),
      I1 => \IDATA_BUFFER_reg[10]_73\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(10),
      O => \S_AXIS_DATA_tdata[10]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(10),
      I1 => \IDATA_BUFFER_reg[14]_77\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(10),
      O => \S_AXIS_DATA_tdata[10]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(11),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[11]_i_2_n_0\,
      O => p_0_in(11)
    );
\S_AXIS_DATA_tdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(11),
      I1 => \IDATA_BUFFER_reg[50]_113\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(11),
      O => \S_AXIS_DATA_tdata[11]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(11),
      I1 => \IDATA_BUFFER_reg[54]_117\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(11),
      O => \S_AXIS_DATA_tdata[11]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(11),
      I1 => \IDATA_BUFFER_reg[58]_121\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(11),
      O => \S_AXIS_DATA_tdata[11]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(11),
      I1 => \IDATA_BUFFER_reg[62]_125\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(11),
      O => \S_AXIS_DATA_tdata[11]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(11),
      I1 => \IDATA_BUFFER_reg[34]_97\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(11),
      O => \S_AXIS_DATA_tdata[11]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[11]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(11),
      I1 => \IDATA_BUFFER_reg[38]_101\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(11),
      O => \S_AXIS_DATA_tdata[11]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(11),
      I1 => \IDATA_BUFFER_reg[42]_105\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(11),
      O => \S_AXIS_DATA_tdata[11]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(11),
      I1 => \IDATA_BUFFER_reg[46]_109\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(11),
      O => \S_AXIS_DATA_tdata[11]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(11),
      I1 => \IDATA_BUFFER_reg[18]_81\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(11),
      O => \S_AXIS_DATA_tdata[11]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(11),
      I1 => \IDATA_BUFFER_reg[22]_85\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(11),
      O => \S_AXIS_DATA_tdata[11]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(11),
      I1 => \IDATA_BUFFER_reg[26]_89\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(11),
      O => \S_AXIS_DATA_tdata[11]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(11),
      I1 => \IDATA_BUFFER_reg[30]_93\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(11),
      O => \S_AXIS_DATA_tdata[11]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(11),
      I1 => \IDATA_BUFFER_reg[2]_65\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(11),
      O => \S_AXIS_DATA_tdata[11]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(11),
      I1 => \IDATA_BUFFER_reg[6]_69\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(11),
      O => \S_AXIS_DATA_tdata[11]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(11),
      I1 => \IDATA_BUFFER_reg[10]_73\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(11),
      O => \S_AXIS_DATA_tdata[11]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(11),
      I1 => \IDATA_BUFFER_reg[14]_77\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(11),
      O => \S_AXIS_DATA_tdata[11]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(12),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[12]_i_2_n_0\,
      O => p_0_in(12)
    );
\S_AXIS_DATA_tdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(12),
      I1 => \IDATA_BUFFER_reg[50]_113\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(12),
      O => \S_AXIS_DATA_tdata[12]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(12),
      I1 => \IDATA_BUFFER_reg[54]_117\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(12),
      O => \S_AXIS_DATA_tdata[12]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(12),
      I1 => \IDATA_BUFFER_reg[58]_121\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(12),
      O => \S_AXIS_DATA_tdata[12]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(12),
      I1 => \IDATA_BUFFER_reg[62]_125\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(12),
      O => \S_AXIS_DATA_tdata[12]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(12),
      I1 => \IDATA_BUFFER_reg[34]_97\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(12),
      O => \S_AXIS_DATA_tdata[12]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[12]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(12),
      I1 => \IDATA_BUFFER_reg[38]_101\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(12),
      O => \S_AXIS_DATA_tdata[12]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(12),
      I1 => \IDATA_BUFFER_reg[42]_105\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(12),
      O => \S_AXIS_DATA_tdata[12]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(12),
      I1 => \IDATA_BUFFER_reg[46]_109\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(12),
      O => \S_AXIS_DATA_tdata[12]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(12),
      I1 => \IDATA_BUFFER_reg[18]_81\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(12),
      O => \S_AXIS_DATA_tdata[12]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(12),
      I1 => \IDATA_BUFFER_reg[22]_85\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(12),
      O => \S_AXIS_DATA_tdata[12]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(12),
      I1 => \IDATA_BUFFER_reg[26]_89\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(12),
      O => \S_AXIS_DATA_tdata[12]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(12),
      I1 => \IDATA_BUFFER_reg[30]_93\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(12),
      O => \S_AXIS_DATA_tdata[12]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(12),
      I1 => \IDATA_BUFFER_reg[2]_65\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(12),
      O => \S_AXIS_DATA_tdata[12]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(12),
      I1 => \IDATA_BUFFER_reg[6]_69\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(12),
      O => \S_AXIS_DATA_tdata[12]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(12),
      I1 => \IDATA_BUFFER_reg[10]_73\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(12),
      O => \S_AXIS_DATA_tdata[12]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(12),
      I1 => \IDATA_BUFFER_reg[14]_77\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(12),
      O => \S_AXIS_DATA_tdata[12]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(13),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[13]_i_2_n_0\,
      O => p_0_in(13)
    );
\S_AXIS_DATA_tdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(13),
      I1 => \IDATA_BUFFER_reg[50]_113\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(13),
      O => \S_AXIS_DATA_tdata[13]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(13),
      I1 => \IDATA_BUFFER_reg[54]_117\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(13),
      O => \S_AXIS_DATA_tdata[13]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(13),
      I1 => \IDATA_BUFFER_reg[58]_121\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(13),
      O => \S_AXIS_DATA_tdata[13]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(13),
      I1 => \IDATA_BUFFER_reg[62]_125\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(13),
      O => \S_AXIS_DATA_tdata[13]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(13),
      I1 => \IDATA_BUFFER_reg[34]_97\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(13),
      O => \S_AXIS_DATA_tdata[13]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[13]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(13),
      I1 => \IDATA_BUFFER_reg[38]_101\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(13),
      O => \S_AXIS_DATA_tdata[13]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(13),
      I1 => \IDATA_BUFFER_reg[42]_105\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(13),
      O => \S_AXIS_DATA_tdata[13]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(13),
      I1 => \IDATA_BUFFER_reg[46]_109\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(13),
      O => \S_AXIS_DATA_tdata[13]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(13),
      I1 => \IDATA_BUFFER_reg[18]_81\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(13),
      O => \S_AXIS_DATA_tdata[13]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(13),
      I1 => \IDATA_BUFFER_reg[22]_85\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(13),
      O => \S_AXIS_DATA_tdata[13]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(13),
      I1 => \IDATA_BUFFER_reg[26]_89\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(13),
      O => \S_AXIS_DATA_tdata[13]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(13),
      I1 => \IDATA_BUFFER_reg[30]_93\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(13),
      O => \S_AXIS_DATA_tdata[13]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(13),
      I1 => \IDATA_BUFFER_reg[2]_65\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(13),
      O => \S_AXIS_DATA_tdata[13]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(13),
      I1 => \IDATA_BUFFER_reg[6]_69\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(13),
      O => \S_AXIS_DATA_tdata[13]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(13),
      I1 => \IDATA_BUFFER_reg[10]_73\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(13),
      O => \S_AXIS_DATA_tdata[13]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(13),
      I1 => \IDATA_BUFFER_reg[14]_77\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(13),
      O => \S_AXIS_DATA_tdata[13]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(14),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[14]_i_2_n_0\,
      O => p_0_in(14)
    );
\S_AXIS_DATA_tdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(14),
      I1 => \IDATA_BUFFER_reg[50]_113\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(14),
      O => \S_AXIS_DATA_tdata[14]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(14),
      I1 => \IDATA_BUFFER_reg[54]_117\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(14),
      O => \S_AXIS_DATA_tdata[14]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(14),
      I1 => \IDATA_BUFFER_reg[58]_121\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(14),
      O => \S_AXIS_DATA_tdata[14]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(14),
      I1 => \IDATA_BUFFER_reg[62]_125\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(14),
      O => \S_AXIS_DATA_tdata[14]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(14),
      I1 => \IDATA_BUFFER_reg[34]_97\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(14),
      O => \S_AXIS_DATA_tdata[14]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[14]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(14),
      I1 => \IDATA_BUFFER_reg[38]_101\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(14),
      O => \S_AXIS_DATA_tdata[14]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(14),
      I1 => \IDATA_BUFFER_reg[42]_105\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(14),
      O => \S_AXIS_DATA_tdata[14]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(14),
      I1 => \IDATA_BUFFER_reg[46]_109\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(14),
      O => \S_AXIS_DATA_tdata[14]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(14),
      I1 => \IDATA_BUFFER_reg[18]_81\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(14),
      O => \S_AXIS_DATA_tdata[14]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(14),
      I1 => \IDATA_BUFFER_reg[22]_85\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(14),
      O => \S_AXIS_DATA_tdata[14]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(14),
      I1 => \IDATA_BUFFER_reg[26]_89\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(14),
      O => \S_AXIS_DATA_tdata[14]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(14),
      I1 => \IDATA_BUFFER_reg[30]_93\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(14),
      O => \S_AXIS_DATA_tdata[14]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(14),
      I1 => \IDATA_BUFFER_reg[2]_65\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(14),
      O => \S_AXIS_DATA_tdata[14]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(14),
      I1 => \IDATA_BUFFER_reg[6]_69\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(14),
      O => \S_AXIS_DATA_tdata[14]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(14),
      I1 => \IDATA_BUFFER_reg[10]_73\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(14),
      O => \S_AXIS_DATA_tdata[14]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(14),
      I1 => \IDATA_BUFFER_reg[14]_77\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(14),
      O => \S_AXIS_DATA_tdata[14]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(15),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[15]_i_2_n_0\,
      O => p_0_in(15)
    );
\S_AXIS_DATA_tdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(15),
      I1 => \IDATA_BUFFER_reg[50]_113\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(15),
      O => \S_AXIS_DATA_tdata[15]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(15),
      I1 => \IDATA_BUFFER_reg[54]_117\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(15),
      O => \S_AXIS_DATA_tdata[15]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(15),
      I1 => \IDATA_BUFFER_reg[58]_121\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(15),
      O => \S_AXIS_DATA_tdata[15]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(15),
      I1 => \IDATA_BUFFER_reg[62]_125\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(15),
      O => \S_AXIS_DATA_tdata[15]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(15),
      I1 => \IDATA_BUFFER_reg[34]_97\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(15),
      O => \S_AXIS_DATA_tdata[15]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[15]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(15),
      I1 => \IDATA_BUFFER_reg[38]_101\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(15),
      O => \S_AXIS_DATA_tdata[15]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(15),
      I1 => \IDATA_BUFFER_reg[42]_105\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(15),
      O => \S_AXIS_DATA_tdata[15]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(15),
      I1 => \IDATA_BUFFER_reg[46]_109\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(15),
      O => \S_AXIS_DATA_tdata[15]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(15),
      I1 => \IDATA_BUFFER_reg[18]_81\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(15),
      O => \S_AXIS_DATA_tdata[15]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(15),
      I1 => \IDATA_BUFFER_reg[22]_85\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(15),
      O => \S_AXIS_DATA_tdata[15]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(15),
      I1 => \IDATA_BUFFER_reg[26]_89\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(15),
      O => \S_AXIS_DATA_tdata[15]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(15),
      I1 => \IDATA_BUFFER_reg[30]_93\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(15),
      O => \S_AXIS_DATA_tdata[15]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(15),
      I1 => \IDATA_BUFFER_reg[2]_65\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(15),
      O => \S_AXIS_DATA_tdata[15]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(15),
      I1 => \IDATA_BUFFER_reg[6]_69\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(15),
      O => \S_AXIS_DATA_tdata[15]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(15),
      I1 => \IDATA_BUFFER_reg[10]_73\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(15),
      O => \S_AXIS_DATA_tdata[15]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(15),
      I1 => \IDATA_BUFFER_reg[14]_77\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(15),
      O => \S_AXIS_DATA_tdata[15]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(0),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[16]_i_2_n_0\,
      O => p_0_in(16)
    );
\S_AXIS_DATA_tdata[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(0),
      I1 => \QDATA_BUFFER_reg[50]_177\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(0),
      O => \S_AXIS_DATA_tdata[16]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(0),
      I1 => \QDATA_BUFFER_reg[54]_181\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(0),
      O => \S_AXIS_DATA_tdata[16]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(0),
      I1 => \QDATA_BUFFER_reg[58]_185\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(0),
      O => \S_AXIS_DATA_tdata[16]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(0),
      I1 => \QDATA_BUFFER_reg[62]_189\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(0),
      O => \S_AXIS_DATA_tdata[16]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(0),
      I1 => \QDATA_BUFFER_reg[34]_161\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(0),
      O => \S_AXIS_DATA_tdata[16]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[16]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(0),
      I1 => \QDATA_BUFFER_reg[38]_165\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(0),
      O => \S_AXIS_DATA_tdata[16]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(0),
      I1 => \QDATA_BUFFER_reg[42]_169\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(0),
      O => \S_AXIS_DATA_tdata[16]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(0),
      I1 => \QDATA_BUFFER_reg[46]_173\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(0),
      O => \S_AXIS_DATA_tdata[16]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(0),
      I1 => \QDATA_BUFFER_reg[18]_145\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(0),
      O => \S_AXIS_DATA_tdata[16]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(0),
      I1 => \QDATA_BUFFER_reg[22]_149\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(0),
      O => \S_AXIS_DATA_tdata[16]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(0),
      I1 => \QDATA_BUFFER_reg[26]_153\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(0),
      O => \S_AXIS_DATA_tdata[16]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(0),
      I1 => \QDATA_BUFFER_reg[30]_157\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(0),
      O => \S_AXIS_DATA_tdata[16]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(0),
      I1 => \QDATA_BUFFER_reg[2]_129\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(0),
      O => \S_AXIS_DATA_tdata[16]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(0),
      I1 => \QDATA_BUFFER_reg[6]_133\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(0),
      O => \S_AXIS_DATA_tdata[16]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(0),
      I1 => \QDATA_BUFFER_reg[10]_137\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(0),
      O => \S_AXIS_DATA_tdata[16]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(0),
      I1 => \QDATA_BUFFER_reg[14]_141\(0),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(0),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(0),
      O => \S_AXIS_DATA_tdata[16]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(1),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[17]_i_2_n_0\,
      O => p_0_in(17)
    );
\S_AXIS_DATA_tdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(1),
      I1 => \QDATA_BUFFER_reg[50]_177\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(1),
      O => \S_AXIS_DATA_tdata[17]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(1),
      I1 => \QDATA_BUFFER_reg[54]_181\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(1),
      O => \S_AXIS_DATA_tdata[17]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(1),
      I1 => \QDATA_BUFFER_reg[58]_185\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(1),
      O => \S_AXIS_DATA_tdata[17]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(1),
      I1 => \QDATA_BUFFER_reg[62]_189\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(1),
      O => \S_AXIS_DATA_tdata[17]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(1),
      I1 => \QDATA_BUFFER_reg[34]_161\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(1),
      O => \S_AXIS_DATA_tdata[17]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[17]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(1),
      I1 => \QDATA_BUFFER_reg[38]_165\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(1),
      O => \S_AXIS_DATA_tdata[17]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(1),
      I1 => \QDATA_BUFFER_reg[42]_169\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(1),
      O => \S_AXIS_DATA_tdata[17]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(1),
      I1 => \QDATA_BUFFER_reg[46]_173\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(1),
      O => \S_AXIS_DATA_tdata[17]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(1),
      I1 => \QDATA_BUFFER_reg[18]_145\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(1),
      O => \S_AXIS_DATA_tdata[17]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(1),
      I1 => \QDATA_BUFFER_reg[22]_149\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(1),
      O => \S_AXIS_DATA_tdata[17]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(1),
      I1 => \QDATA_BUFFER_reg[26]_153\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(1),
      O => \S_AXIS_DATA_tdata[17]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(1),
      I1 => \QDATA_BUFFER_reg[30]_157\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(1),
      O => \S_AXIS_DATA_tdata[17]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(1),
      I1 => \QDATA_BUFFER_reg[2]_129\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(1),
      O => \S_AXIS_DATA_tdata[17]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(1),
      I1 => \QDATA_BUFFER_reg[6]_133\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(1),
      O => \S_AXIS_DATA_tdata[17]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(1),
      I1 => \QDATA_BUFFER_reg[10]_137\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(1),
      O => \S_AXIS_DATA_tdata[17]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(1),
      I1 => \QDATA_BUFFER_reg[14]_141\(1),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(1),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(1),
      O => \S_AXIS_DATA_tdata[17]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(2),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[18]_i_2_n_0\,
      O => p_0_in(18)
    );
\S_AXIS_DATA_tdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(2),
      I1 => \QDATA_BUFFER_reg[50]_177\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(2),
      O => \S_AXIS_DATA_tdata[18]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(2),
      I1 => \QDATA_BUFFER_reg[54]_181\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(2),
      O => \S_AXIS_DATA_tdata[18]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(2),
      I1 => \QDATA_BUFFER_reg[58]_185\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(2),
      O => \S_AXIS_DATA_tdata[18]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(2),
      I1 => \QDATA_BUFFER_reg[62]_189\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(2),
      O => \S_AXIS_DATA_tdata[18]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(2),
      I1 => \QDATA_BUFFER_reg[34]_161\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(2),
      O => \S_AXIS_DATA_tdata[18]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[18]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(2),
      I1 => \QDATA_BUFFER_reg[38]_165\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(2),
      O => \S_AXIS_DATA_tdata[18]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(2),
      I1 => \QDATA_BUFFER_reg[42]_169\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(2),
      O => \S_AXIS_DATA_tdata[18]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(2),
      I1 => \QDATA_BUFFER_reg[46]_173\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(2),
      O => \S_AXIS_DATA_tdata[18]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(2),
      I1 => \QDATA_BUFFER_reg[18]_145\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(2),
      O => \S_AXIS_DATA_tdata[18]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(2),
      I1 => \QDATA_BUFFER_reg[22]_149\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(2),
      O => \S_AXIS_DATA_tdata[18]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(2),
      I1 => \QDATA_BUFFER_reg[26]_153\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(2),
      O => \S_AXIS_DATA_tdata[18]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(2),
      I1 => \QDATA_BUFFER_reg[30]_157\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(2),
      O => \S_AXIS_DATA_tdata[18]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(2),
      I1 => \QDATA_BUFFER_reg[2]_129\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(2),
      O => \S_AXIS_DATA_tdata[18]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(2),
      I1 => \QDATA_BUFFER_reg[6]_133\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(2),
      O => \S_AXIS_DATA_tdata[18]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(2),
      I1 => \QDATA_BUFFER_reg[10]_137\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(2),
      O => \S_AXIS_DATA_tdata[18]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(2),
      I1 => \QDATA_BUFFER_reg[14]_141\(2),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(2),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(2),
      O => \S_AXIS_DATA_tdata[18]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(3),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[19]_i_2_n_0\,
      O => p_0_in(19)
    );
\S_AXIS_DATA_tdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(3),
      I1 => \QDATA_BUFFER_reg[50]_177\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(3),
      O => \S_AXIS_DATA_tdata[19]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(3),
      I1 => \QDATA_BUFFER_reg[54]_181\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(3),
      O => \S_AXIS_DATA_tdata[19]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(3),
      I1 => \QDATA_BUFFER_reg[58]_185\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(3),
      O => \S_AXIS_DATA_tdata[19]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(3),
      I1 => \QDATA_BUFFER_reg[62]_189\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(3),
      O => \S_AXIS_DATA_tdata[19]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(3),
      I1 => \QDATA_BUFFER_reg[34]_161\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(3),
      O => \S_AXIS_DATA_tdata[19]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[19]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(3),
      I1 => \QDATA_BUFFER_reg[38]_165\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(3),
      O => \S_AXIS_DATA_tdata[19]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(3),
      I1 => \QDATA_BUFFER_reg[42]_169\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(3),
      O => \S_AXIS_DATA_tdata[19]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(3),
      I1 => \QDATA_BUFFER_reg[46]_173\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(3),
      O => \S_AXIS_DATA_tdata[19]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(3),
      I1 => \QDATA_BUFFER_reg[18]_145\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(3),
      O => \S_AXIS_DATA_tdata[19]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(3),
      I1 => \QDATA_BUFFER_reg[22]_149\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(3),
      O => \S_AXIS_DATA_tdata[19]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(3),
      I1 => \QDATA_BUFFER_reg[26]_153\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(3),
      O => \S_AXIS_DATA_tdata[19]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(3),
      I1 => \QDATA_BUFFER_reg[30]_157\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(3),
      O => \S_AXIS_DATA_tdata[19]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(3),
      I1 => \QDATA_BUFFER_reg[2]_129\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(3),
      O => \S_AXIS_DATA_tdata[19]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(3),
      I1 => \QDATA_BUFFER_reg[6]_133\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(3),
      O => \S_AXIS_DATA_tdata[19]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(3),
      I1 => \QDATA_BUFFER_reg[10]_137\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(3),
      O => \S_AXIS_DATA_tdata[19]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(3),
      I1 => \QDATA_BUFFER_reg[14]_141\(3),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(3),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(3),
      O => \S_AXIS_DATA_tdata[19]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(1),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[1]_i_2_n_0\,
      O => p_0_in(1)
    );
\S_AXIS_DATA_tdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(1),
      I1 => \IDATA_BUFFER_reg[50]_113\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(1),
      O => \S_AXIS_DATA_tdata[1]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(1),
      I1 => \IDATA_BUFFER_reg[54]_117\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(1),
      O => \S_AXIS_DATA_tdata[1]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(1),
      I1 => \IDATA_BUFFER_reg[58]_121\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(1),
      O => \S_AXIS_DATA_tdata[1]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(1),
      I1 => \IDATA_BUFFER_reg[62]_125\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(1),
      O => \S_AXIS_DATA_tdata[1]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(1),
      I1 => \IDATA_BUFFER_reg[34]_97\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(1),
      O => \S_AXIS_DATA_tdata[1]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[1]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(1),
      I1 => \IDATA_BUFFER_reg[38]_101\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(1),
      O => \S_AXIS_DATA_tdata[1]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(1),
      I1 => \IDATA_BUFFER_reg[42]_105\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(1),
      O => \S_AXIS_DATA_tdata[1]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(1),
      I1 => \IDATA_BUFFER_reg[46]_109\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(1),
      O => \S_AXIS_DATA_tdata[1]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(1),
      I1 => \IDATA_BUFFER_reg[18]_81\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(1),
      O => \S_AXIS_DATA_tdata[1]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(1),
      I1 => \IDATA_BUFFER_reg[22]_85\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(1),
      O => \S_AXIS_DATA_tdata[1]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(1),
      I1 => \IDATA_BUFFER_reg[26]_89\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(1),
      O => \S_AXIS_DATA_tdata[1]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(1),
      I1 => \IDATA_BUFFER_reg[30]_93\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(1),
      O => \S_AXIS_DATA_tdata[1]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(1),
      I1 => \IDATA_BUFFER_reg[2]_65\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(1),
      O => \S_AXIS_DATA_tdata[1]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(1),
      I1 => \IDATA_BUFFER_reg[6]_69\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(1),
      O => \S_AXIS_DATA_tdata[1]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(1),
      I1 => \IDATA_BUFFER_reg[10]_73\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(1),
      O => \S_AXIS_DATA_tdata[1]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(1),
      I1 => \IDATA_BUFFER_reg[14]_77\(1),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(1),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(1),
      O => \S_AXIS_DATA_tdata[1]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(4),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[20]_i_2_n_0\,
      O => p_0_in(20)
    );
\S_AXIS_DATA_tdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(4),
      I1 => \QDATA_BUFFER_reg[50]_177\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(4),
      O => \S_AXIS_DATA_tdata[20]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(4),
      I1 => \QDATA_BUFFER_reg[54]_181\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(4),
      O => \S_AXIS_DATA_tdata[20]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(4),
      I1 => \QDATA_BUFFER_reg[58]_185\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(4),
      O => \S_AXIS_DATA_tdata[20]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(4),
      I1 => \QDATA_BUFFER_reg[62]_189\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(4),
      O => \S_AXIS_DATA_tdata[20]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(4),
      I1 => \QDATA_BUFFER_reg[34]_161\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(4),
      O => \S_AXIS_DATA_tdata[20]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[20]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(4),
      I1 => \QDATA_BUFFER_reg[38]_165\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(4),
      O => \S_AXIS_DATA_tdata[20]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(4),
      I1 => \QDATA_BUFFER_reg[42]_169\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(4),
      O => \S_AXIS_DATA_tdata[20]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(4),
      I1 => \QDATA_BUFFER_reg[46]_173\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(4),
      O => \S_AXIS_DATA_tdata[20]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(4),
      I1 => \QDATA_BUFFER_reg[18]_145\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(4),
      O => \S_AXIS_DATA_tdata[20]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(4),
      I1 => \QDATA_BUFFER_reg[22]_149\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(4),
      O => \S_AXIS_DATA_tdata[20]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(4),
      I1 => \QDATA_BUFFER_reg[26]_153\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(4),
      O => \S_AXIS_DATA_tdata[20]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(4),
      I1 => \QDATA_BUFFER_reg[30]_157\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(4),
      O => \S_AXIS_DATA_tdata[20]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(4),
      I1 => \QDATA_BUFFER_reg[2]_129\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(4),
      O => \S_AXIS_DATA_tdata[20]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(4),
      I1 => \QDATA_BUFFER_reg[6]_133\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(4),
      O => \S_AXIS_DATA_tdata[20]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(4),
      I1 => \QDATA_BUFFER_reg[10]_137\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(4),
      O => \S_AXIS_DATA_tdata[20]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(4),
      I1 => \QDATA_BUFFER_reg[14]_141\(4),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__1_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(4),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(4),
      O => \S_AXIS_DATA_tdata[20]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(5),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[21]_i_2_n_0\,
      O => p_0_in(21)
    );
\S_AXIS_DATA_tdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(5),
      I1 => \QDATA_BUFFER_reg[50]_177\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(5),
      O => \S_AXIS_DATA_tdata[21]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(5),
      I1 => \QDATA_BUFFER_reg[54]_181\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(5),
      O => \S_AXIS_DATA_tdata[21]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(5),
      I1 => \QDATA_BUFFER_reg[58]_185\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(5),
      O => \S_AXIS_DATA_tdata[21]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(5),
      I1 => \QDATA_BUFFER_reg[62]_189\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(5),
      O => \S_AXIS_DATA_tdata[21]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(5),
      I1 => \QDATA_BUFFER_reg[34]_161\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(5),
      O => \S_AXIS_DATA_tdata[21]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[21]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(5),
      I1 => \QDATA_BUFFER_reg[38]_165\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(5),
      O => \S_AXIS_DATA_tdata[21]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(5),
      I1 => \QDATA_BUFFER_reg[42]_169\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(5),
      O => \S_AXIS_DATA_tdata[21]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(5),
      I1 => \QDATA_BUFFER_reg[46]_173\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(5),
      O => \S_AXIS_DATA_tdata[21]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(5),
      I1 => \QDATA_BUFFER_reg[18]_145\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(5),
      O => \S_AXIS_DATA_tdata[21]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(5),
      I1 => \QDATA_BUFFER_reg[22]_149\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(5),
      O => \S_AXIS_DATA_tdata[21]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(5),
      I1 => \QDATA_BUFFER_reg[26]_153\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(5),
      O => \S_AXIS_DATA_tdata[21]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(5),
      I1 => \QDATA_BUFFER_reg[30]_157\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(5),
      O => \S_AXIS_DATA_tdata[21]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(5),
      I1 => \QDATA_BUFFER_reg[2]_129\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(5),
      O => \S_AXIS_DATA_tdata[21]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(5),
      I1 => \QDATA_BUFFER_reg[6]_133\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(5),
      O => \S_AXIS_DATA_tdata[21]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(5),
      I1 => \QDATA_BUFFER_reg[10]_137\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(5),
      O => \S_AXIS_DATA_tdata[21]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[21]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(5),
      I1 => \QDATA_BUFFER_reg[14]_141\(5),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(5),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(5),
      O => \S_AXIS_DATA_tdata[21]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(6),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[22]_i_2_n_0\,
      O => p_0_in(22)
    );
\S_AXIS_DATA_tdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(6),
      I1 => \QDATA_BUFFER_reg[50]_177\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(6),
      O => \S_AXIS_DATA_tdata[22]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(6),
      I1 => \QDATA_BUFFER_reg[54]_181\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(6),
      O => \S_AXIS_DATA_tdata[22]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(6),
      I1 => \QDATA_BUFFER_reg[58]_185\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(6),
      O => \S_AXIS_DATA_tdata[22]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(6),
      I1 => \QDATA_BUFFER_reg[62]_189\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(6),
      O => \S_AXIS_DATA_tdata[22]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(6),
      I1 => \QDATA_BUFFER_reg[34]_161\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(6),
      O => \S_AXIS_DATA_tdata[22]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[22]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(6),
      I1 => \QDATA_BUFFER_reg[38]_165\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(6),
      O => \S_AXIS_DATA_tdata[22]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(6),
      I1 => \QDATA_BUFFER_reg[42]_169\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(6),
      O => \S_AXIS_DATA_tdata[22]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(6),
      I1 => \QDATA_BUFFER_reg[46]_173\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(6),
      O => \S_AXIS_DATA_tdata[22]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(6),
      I1 => \QDATA_BUFFER_reg[18]_145\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(6),
      O => \S_AXIS_DATA_tdata[22]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(6),
      I1 => \QDATA_BUFFER_reg[22]_149\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(6),
      O => \S_AXIS_DATA_tdata[22]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(6),
      I1 => \QDATA_BUFFER_reg[26]_153\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(6),
      O => \S_AXIS_DATA_tdata[22]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(6),
      I1 => \QDATA_BUFFER_reg[30]_157\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(6),
      O => \S_AXIS_DATA_tdata[22]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(6),
      I1 => \QDATA_BUFFER_reg[2]_129\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(6),
      O => \S_AXIS_DATA_tdata[22]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(6),
      I1 => \QDATA_BUFFER_reg[6]_133\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(6),
      O => \S_AXIS_DATA_tdata[22]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(6),
      I1 => \QDATA_BUFFER_reg[10]_137\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(6),
      O => \S_AXIS_DATA_tdata[22]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[22]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(6),
      I1 => \QDATA_BUFFER_reg[14]_141\(6),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(6),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(6),
      O => \S_AXIS_DATA_tdata[22]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(7),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[23]_i_2_n_0\,
      O => p_0_in(23)
    );
\S_AXIS_DATA_tdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(7),
      I1 => \QDATA_BUFFER_reg[50]_177\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(7),
      O => \S_AXIS_DATA_tdata[23]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(7),
      I1 => \QDATA_BUFFER_reg[54]_181\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(7),
      O => \S_AXIS_DATA_tdata[23]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(7),
      I1 => \QDATA_BUFFER_reg[58]_185\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(7),
      O => \S_AXIS_DATA_tdata[23]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(7),
      I1 => \QDATA_BUFFER_reg[62]_189\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(7),
      O => \S_AXIS_DATA_tdata[23]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(7),
      I1 => \QDATA_BUFFER_reg[34]_161\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(7),
      O => \S_AXIS_DATA_tdata[23]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[23]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(7),
      I1 => \QDATA_BUFFER_reg[38]_165\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(7),
      O => \S_AXIS_DATA_tdata[23]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(7),
      I1 => \QDATA_BUFFER_reg[42]_169\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(7),
      O => \S_AXIS_DATA_tdata[23]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(7),
      I1 => \QDATA_BUFFER_reg[46]_173\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(7),
      O => \S_AXIS_DATA_tdata[23]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(7),
      I1 => \QDATA_BUFFER_reg[18]_145\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(7),
      O => \S_AXIS_DATA_tdata[23]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(7),
      I1 => \QDATA_BUFFER_reg[22]_149\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(7),
      O => \S_AXIS_DATA_tdata[23]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(7),
      I1 => \QDATA_BUFFER_reg[26]_153\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(7),
      O => \S_AXIS_DATA_tdata[23]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(7),
      I1 => \QDATA_BUFFER_reg[30]_157\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(7),
      O => \S_AXIS_DATA_tdata[23]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(7),
      I1 => \QDATA_BUFFER_reg[2]_129\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(7),
      O => \S_AXIS_DATA_tdata[23]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(7),
      I1 => \QDATA_BUFFER_reg[6]_133\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(7),
      O => \S_AXIS_DATA_tdata[23]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(7),
      I1 => \QDATA_BUFFER_reg[10]_137\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(7),
      O => \S_AXIS_DATA_tdata[23]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(7),
      I1 => \QDATA_BUFFER_reg[14]_141\(7),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(7),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__0_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(7),
      O => \S_AXIS_DATA_tdata[23]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(8),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[24]_i_2_n_0\,
      O => p_0_in(24)
    );
\S_AXIS_DATA_tdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(8),
      I1 => \QDATA_BUFFER_reg[50]_177\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(8),
      O => \S_AXIS_DATA_tdata[24]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(8),
      I1 => \QDATA_BUFFER_reg[54]_181\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(8),
      O => \S_AXIS_DATA_tdata[24]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(8),
      I1 => \QDATA_BUFFER_reg[58]_185\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(8),
      O => \S_AXIS_DATA_tdata[24]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(8),
      I1 => \QDATA_BUFFER_reg[62]_189\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(8),
      O => \S_AXIS_DATA_tdata[24]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(8),
      I1 => \QDATA_BUFFER_reg[34]_161\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(8),
      O => \S_AXIS_DATA_tdata[24]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[24]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(8),
      I1 => \QDATA_BUFFER_reg[38]_165\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(8),
      O => \S_AXIS_DATA_tdata[24]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(8),
      I1 => \QDATA_BUFFER_reg[42]_169\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(8),
      O => \S_AXIS_DATA_tdata[24]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(8),
      I1 => \QDATA_BUFFER_reg[46]_173\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(8),
      O => \S_AXIS_DATA_tdata[24]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(8),
      I1 => \QDATA_BUFFER_reg[18]_145\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(8),
      O => \S_AXIS_DATA_tdata[24]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(8),
      I1 => \QDATA_BUFFER_reg[22]_149\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(8),
      O => \S_AXIS_DATA_tdata[24]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(8),
      I1 => \QDATA_BUFFER_reg[26]_153\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(8),
      O => \S_AXIS_DATA_tdata[24]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(8),
      I1 => \QDATA_BUFFER_reg[30]_157\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(8),
      O => \S_AXIS_DATA_tdata[24]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(8),
      I1 => \QDATA_BUFFER_reg[2]_129\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(8),
      O => \S_AXIS_DATA_tdata[24]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(8),
      I1 => \QDATA_BUFFER_reg[6]_133\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(8),
      O => \S_AXIS_DATA_tdata[24]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(8),
      I1 => \QDATA_BUFFER_reg[10]_137\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(8),
      O => \S_AXIS_DATA_tdata[24]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(8),
      I1 => \QDATA_BUFFER_reg[14]_141\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(8),
      O => \S_AXIS_DATA_tdata[24]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(9),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[25]_i_2_n_0\,
      O => p_0_in(25)
    );
\S_AXIS_DATA_tdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(9),
      I1 => \QDATA_BUFFER_reg[50]_177\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(9),
      O => \S_AXIS_DATA_tdata[25]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(9),
      I1 => \QDATA_BUFFER_reg[54]_181\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(9),
      O => \S_AXIS_DATA_tdata[25]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(9),
      I1 => \QDATA_BUFFER_reg[58]_185\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(9),
      O => \S_AXIS_DATA_tdata[25]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(9),
      I1 => \QDATA_BUFFER_reg[62]_189\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(9),
      O => \S_AXIS_DATA_tdata[25]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(9),
      I1 => \QDATA_BUFFER_reg[34]_161\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(9),
      O => \S_AXIS_DATA_tdata[25]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[25]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(9),
      I1 => \QDATA_BUFFER_reg[38]_165\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(9),
      O => \S_AXIS_DATA_tdata[25]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(9),
      I1 => \QDATA_BUFFER_reg[42]_169\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(9),
      O => \S_AXIS_DATA_tdata[25]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(9),
      I1 => \QDATA_BUFFER_reg[46]_173\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(9),
      O => \S_AXIS_DATA_tdata[25]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(9),
      I1 => \QDATA_BUFFER_reg[18]_145\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(9),
      O => \S_AXIS_DATA_tdata[25]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(9),
      I1 => \QDATA_BUFFER_reg[22]_149\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(9),
      O => \S_AXIS_DATA_tdata[25]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(9),
      I1 => \QDATA_BUFFER_reg[26]_153\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(9),
      O => \S_AXIS_DATA_tdata[25]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(9),
      I1 => \QDATA_BUFFER_reg[30]_157\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(9),
      O => \S_AXIS_DATA_tdata[25]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(9),
      I1 => \QDATA_BUFFER_reg[2]_129\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(9),
      O => \S_AXIS_DATA_tdata[25]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(9),
      I1 => \QDATA_BUFFER_reg[6]_133\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(9),
      O => \S_AXIS_DATA_tdata[25]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(9),
      I1 => \QDATA_BUFFER_reg[10]_137\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(9),
      O => \S_AXIS_DATA_tdata[25]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[25]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(9),
      I1 => \QDATA_BUFFER_reg[14]_141\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(9),
      O => \S_AXIS_DATA_tdata[25]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(10),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[26]_i_2_n_0\,
      O => p_0_in(26)
    );
\S_AXIS_DATA_tdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(10),
      I1 => \QDATA_BUFFER_reg[50]_177\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(10),
      O => \S_AXIS_DATA_tdata[26]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(10),
      I1 => \QDATA_BUFFER_reg[54]_181\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(10),
      O => \S_AXIS_DATA_tdata[26]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(10),
      I1 => \QDATA_BUFFER_reg[58]_185\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(10),
      O => \S_AXIS_DATA_tdata[26]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(10),
      I1 => \QDATA_BUFFER_reg[62]_189\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(10),
      O => \S_AXIS_DATA_tdata[26]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(10),
      I1 => \QDATA_BUFFER_reg[34]_161\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(10),
      O => \S_AXIS_DATA_tdata[26]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[26]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(10),
      I1 => \QDATA_BUFFER_reg[38]_165\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(10),
      O => \S_AXIS_DATA_tdata[26]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(10),
      I1 => \QDATA_BUFFER_reg[42]_169\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(10),
      O => \S_AXIS_DATA_tdata[26]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(10),
      I1 => \QDATA_BUFFER_reg[46]_173\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(10),
      O => \S_AXIS_DATA_tdata[26]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(10),
      I1 => \QDATA_BUFFER_reg[18]_145\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(10),
      O => \S_AXIS_DATA_tdata[26]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(10),
      I1 => \QDATA_BUFFER_reg[22]_149\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(10),
      O => \S_AXIS_DATA_tdata[26]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(10),
      I1 => \QDATA_BUFFER_reg[26]_153\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(10),
      O => \S_AXIS_DATA_tdata[26]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(10),
      I1 => \QDATA_BUFFER_reg[30]_157\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__0_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(10),
      O => \S_AXIS_DATA_tdata[26]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(10),
      I1 => \QDATA_BUFFER_reg[2]_129\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(10),
      O => \S_AXIS_DATA_tdata[26]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(10),
      I1 => \QDATA_BUFFER_reg[6]_133\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(10),
      O => \S_AXIS_DATA_tdata[26]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(10),
      I1 => \QDATA_BUFFER_reg[10]_137\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(10),
      O => \S_AXIS_DATA_tdata[26]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[26]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(10),
      I1 => \QDATA_BUFFER_reg[14]_141\(10),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(10),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(10),
      O => \S_AXIS_DATA_tdata[26]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(11),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[27]_i_2_n_0\,
      O => p_0_in(27)
    );
\S_AXIS_DATA_tdata[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(11),
      I1 => \QDATA_BUFFER_reg[50]_177\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(11),
      O => \S_AXIS_DATA_tdata[27]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(11),
      I1 => \QDATA_BUFFER_reg[54]_181\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(11),
      O => \S_AXIS_DATA_tdata[27]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(11),
      I1 => \QDATA_BUFFER_reg[58]_185\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(11),
      O => \S_AXIS_DATA_tdata[27]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(11),
      I1 => \QDATA_BUFFER_reg[62]_189\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(11),
      O => \S_AXIS_DATA_tdata[27]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(11),
      I1 => \QDATA_BUFFER_reg[34]_161\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(11),
      O => \S_AXIS_DATA_tdata[27]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[27]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(11),
      I1 => \QDATA_BUFFER_reg[38]_165\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(11),
      O => \S_AXIS_DATA_tdata[27]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(11),
      I1 => \QDATA_BUFFER_reg[42]_169\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(11),
      O => \S_AXIS_DATA_tdata[27]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(11),
      I1 => \QDATA_BUFFER_reg[46]_173\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(11),
      O => \S_AXIS_DATA_tdata[27]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(11),
      I1 => \QDATA_BUFFER_reg[18]_145\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(11),
      O => \S_AXIS_DATA_tdata[27]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(11),
      I1 => \QDATA_BUFFER_reg[22]_149\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(11),
      O => \S_AXIS_DATA_tdata[27]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(11),
      I1 => \QDATA_BUFFER_reg[26]_153\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(11),
      O => \S_AXIS_DATA_tdata[27]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(11),
      I1 => \QDATA_BUFFER_reg[30]_157\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(11),
      O => \S_AXIS_DATA_tdata[27]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(11),
      I1 => \QDATA_BUFFER_reg[2]_129\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(11),
      O => \S_AXIS_DATA_tdata[27]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(11),
      I1 => \QDATA_BUFFER_reg[6]_133\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(11),
      O => \S_AXIS_DATA_tdata[27]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(11),
      I1 => \QDATA_BUFFER_reg[10]_137\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(11),
      O => \S_AXIS_DATA_tdata[27]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(11),
      I1 => \QDATA_BUFFER_reg[14]_141\(11),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(11),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(11),
      O => \S_AXIS_DATA_tdata[27]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(12),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[28]_i_2_n_0\,
      O => p_0_in(28)
    );
\S_AXIS_DATA_tdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(12),
      I1 => \QDATA_BUFFER_reg[50]_177\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(12),
      O => \S_AXIS_DATA_tdata[28]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(12),
      I1 => \QDATA_BUFFER_reg[54]_181\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(12),
      O => \S_AXIS_DATA_tdata[28]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(12),
      I1 => \QDATA_BUFFER_reg[58]_185\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(12),
      O => \S_AXIS_DATA_tdata[28]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(12),
      I1 => \QDATA_BUFFER_reg[62]_189\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(12),
      O => \S_AXIS_DATA_tdata[28]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(12),
      I1 => \QDATA_BUFFER_reg[34]_161\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(12),
      O => \S_AXIS_DATA_tdata[28]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[28]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(12),
      I1 => \QDATA_BUFFER_reg[38]_165\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(12),
      O => \S_AXIS_DATA_tdata[28]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(12),
      I1 => \QDATA_BUFFER_reg[42]_169\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(12),
      O => \S_AXIS_DATA_tdata[28]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(12),
      I1 => \QDATA_BUFFER_reg[46]_173\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(12),
      O => \S_AXIS_DATA_tdata[28]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(12),
      I1 => \QDATA_BUFFER_reg[18]_145\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(12),
      O => \S_AXIS_DATA_tdata[28]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(12),
      I1 => \QDATA_BUFFER_reg[22]_149\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(12),
      O => \S_AXIS_DATA_tdata[28]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(12),
      I1 => \QDATA_BUFFER_reg[26]_153\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(12),
      O => \S_AXIS_DATA_tdata[28]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(12),
      I1 => \QDATA_BUFFER_reg[30]_157\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(12),
      O => \S_AXIS_DATA_tdata[28]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(12),
      I1 => \QDATA_BUFFER_reg[2]_129\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(12),
      O => \S_AXIS_DATA_tdata[28]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(12),
      I1 => \QDATA_BUFFER_reg[6]_133\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(12),
      O => \S_AXIS_DATA_tdata[28]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(12),
      I1 => \QDATA_BUFFER_reg[10]_137\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(12),
      O => \S_AXIS_DATA_tdata[28]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[28]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(12),
      I1 => \QDATA_BUFFER_reg[14]_141\(12),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(12),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(12),
      O => \S_AXIS_DATA_tdata[28]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(13),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[29]_i_2_n_0\,
      O => p_0_in(29)
    );
\S_AXIS_DATA_tdata[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(13),
      I1 => \QDATA_BUFFER_reg[50]_177\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(13),
      O => \S_AXIS_DATA_tdata[29]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(13),
      I1 => \QDATA_BUFFER_reg[54]_181\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(13),
      O => \S_AXIS_DATA_tdata[29]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(13),
      I1 => \QDATA_BUFFER_reg[58]_185\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(13),
      O => \S_AXIS_DATA_tdata[29]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(13),
      I1 => \QDATA_BUFFER_reg[62]_189\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(13),
      O => \S_AXIS_DATA_tdata[29]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(13),
      I1 => \QDATA_BUFFER_reg[34]_161\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(13),
      O => \S_AXIS_DATA_tdata[29]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[29]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(13),
      I1 => \QDATA_BUFFER_reg[38]_165\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(13),
      O => \S_AXIS_DATA_tdata[29]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(13),
      I1 => \QDATA_BUFFER_reg[42]_169\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(13),
      O => \S_AXIS_DATA_tdata[29]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(13),
      I1 => \QDATA_BUFFER_reg[46]_173\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(13),
      O => \S_AXIS_DATA_tdata[29]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(13),
      I1 => \QDATA_BUFFER_reg[18]_145\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(13),
      O => \S_AXIS_DATA_tdata[29]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(13),
      I1 => \QDATA_BUFFER_reg[22]_149\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(13),
      O => \S_AXIS_DATA_tdata[29]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(13),
      I1 => \QDATA_BUFFER_reg[26]_153\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(13),
      O => \S_AXIS_DATA_tdata[29]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(13),
      I1 => \QDATA_BUFFER_reg[30]_157\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(13),
      O => \S_AXIS_DATA_tdata[29]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(13),
      I1 => \QDATA_BUFFER_reg[2]_129\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(13),
      O => \S_AXIS_DATA_tdata[29]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(13),
      I1 => \QDATA_BUFFER_reg[6]_133\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(13),
      O => \S_AXIS_DATA_tdata[29]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(13),
      I1 => \QDATA_BUFFER_reg[10]_137\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(13),
      O => \S_AXIS_DATA_tdata[29]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[29]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(13),
      I1 => \QDATA_BUFFER_reg[14]_141\(13),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(13),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(13),
      O => \S_AXIS_DATA_tdata[29]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(2),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[2]_i_2_n_0\,
      O => p_0_in(2)
    );
\S_AXIS_DATA_tdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(2),
      I1 => \IDATA_BUFFER_reg[50]_113\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(2),
      O => \S_AXIS_DATA_tdata[2]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(2),
      I1 => \IDATA_BUFFER_reg[54]_117\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(2),
      O => \S_AXIS_DATA_tdata[2]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(2),
      I1 => \IDATA_BUFFER_reg[58]_121\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(2),
      O => \S_AXIS_DATA_tdata[2]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(2),
      I1 => \IDATA_BUFFER_reg[62]_125\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(2),
      O => \S_AXIS_DATA_tdata[2]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(2),
      I1 => \IDATA_BUFFER_reg[34]_97\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(2),
      O => \S_AXIS_DATA_tdata[2]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[2]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(2),
      I1 => \IDATA_BUFFER_reg[38]_101\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(2),
      O => \S_AXIS_DATA_tdata[2]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(2),
      I1 => \IDATA_BUFFER_reg[42]_105\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(2),
      O => \S_AXIS_DATA_tdata[2]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(2),
      I1 => \IDATA_BUFFER_reg[46]_109\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(2),
      O => \S_AXIS_DATA_tdata[2]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(2),
      I1 => \IDATA_BUFFER_reg[18]_81\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(2),
      O => \S_AXIS_DATA_tdata[2]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(2),
      I1 => \IDATA_BUFFER_reg[22]_85\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(2),
      O => \S_AXIS_DATA_tdata[2]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(2),
      I1 => \IDATA_BUFFER_reg[26]_89\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(2),
      O => \S_AXIS_DATA_tdata[2]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(2),
      I1 => \IDATA_BUFFER_reg[30]_93\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(2),
      O => \S_AXIS_DATA_tdata[2]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(2),
      I1 => \IDATA_BUFFER_reg[2]_65\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(2),
      O => \S_AXIS_DATA_tdata[2]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(2),
      I1 => \IDATA_BUFFER_reg[6]_69\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(2),
      O => \S_AXIS_DATA_tdata[2]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(2),
      I1 => \IDATA_BUFFER_reg[10]_73\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(2),
      O => \S_AXIS_DATA_tdata[2]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(2),
      I1 => \IDATA_BUFFER_reg[14]_77\(2),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(2),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(2),
      O => \S_AXIS_DATA_tdata[2]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(14),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[30]_i_2_n_0\,
      O => p_0_in(30)
    );
\S_AXIS_DATA_tdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(14),
      I1 => \QDATA_BUFFER_reg[50]_177\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(14),
      O => \S_AXIS_DATA_tdata[30]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(14),
      I1 => \QDATA_BUFFER_reg[54]_181\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(14),
      O => \S_AXIS_DATA_tdata[30]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(14),
      I1 => \QDATA_BUFFER_reg[58]_185\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(14),
      O => \S_AXIS_DATA_tdata[30]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(14),
      I1 => \QDATA_BUFFER_reg[62]_189\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(14),
      O => \S_AXIS_DATA_tdata[30]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(14),
      I1 => \QDATA_BUFFER_reg[34]_161\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(14),
      O => \S_AXIS_DATA_tdata[30]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[30]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(14),
      I1 => \QDATA_BUFFER_reg[38]_165\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(14),
      O => \S_AXIS_DATA_tdata[30]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(14),
      I1 => \QDATA_BUFFER_reg[42]_169\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(14),
      O => \S_AXIS_DATA_tdata[30]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(14),
      I1 => \QDATA_BUFFER_reg[46]_173\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(14),
      O => \S_AXIS_DATA_tdata[30]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(14),
      I1 => \QDATA_BUFFER_reg[18]_145\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(14),
      O => \S_AXIS_DATA_tdata[30]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(14),
      I1 => \QDATA_BUFFER_reg[22]_149\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(14),
      O => \S_AXIS_DATA_tdata[30]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(14),
      I1 => \QDATA_BUFFER_reg[26]_153\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(14),
      O => \S_AXIS_DATA_tdata[30]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(14),
      I1 => \QDATA_BUFFER_reg[30]_157\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(14),
      O => \S_AXIS_DATA_tdata[30]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(14),
      I1 => \QDATA_BUFFER_reg[2]_129\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(14),
      O => \S_AXIS_DATA_tdata[30]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(14),
      I1 => \QDATA_BUFFER_reg[6]_133\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(14),
      O => \S_AXIS_DATA_tdata[30]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(14),
      I1 => \QDATA_BUFFER_reg[10]_137\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(14),
      O => \S_AXIS_DATA_tdata[30]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(14),
      I1 => \QDATA_BUFFER_reg[14]_141\(14),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(14),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(14),
      O => \S_AXIS_DATA_tdata[30]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => S_AXIS_DATA_tdata1,
      I1 => S_AXIS_DATA_tready,
      I2 => S_AXIS_DATA_tdata16_out,
      I3 => RESET,
      O => \S_AXIS_DATA_tdata[31]_i_1_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(27),
      I1 => FFT_NEXT_DATA_CNTR_reg(26),
      O => \S_AXIS_DATA_tdata[31]_i_10_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => FFT_NEXT_DATA_CNTR_reg(24),
      O => \S_AXIS_DATA_tdata[31]_i_11_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_31_n_0\,
      I1 => INPUT_DATA_CNTR_reg(2),
      I2 => INPUT_DATA_CNTR_reg(1),
      I3 => INPUT_DATA_CNTR_reg(6),
      I4 => INPUT_DATA_CNTR_reg(0),
      I5 => INPUT_DATA_CNTR_reg(3),
      O => \S_AXIS_DATA_tdata[31]_i_12_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(27),
      I1 => INPUT_DATA_CNTR_LAST(2),
      I2 => INPUT_DATA_CNTR_LAST(22),
      I3 => INPUT_DATA_CNTR_LAST(8),
      I4 => \S_AXIS_DATA_tdata[31]_i_32_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_13_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(12),
      I1 => INPUT_DATA_CNTR_LAST(26),
      I2 => INPUT_DATA_CNTR_LAST(21),
      I3 => INPUT_DATA_CNTR_LAST(30),
      I4 => \S_AXIS_DATA_tdata[31]_i_33_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_14_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(7),
      I1 => INPUT_DATA_CNTR_LAST(0),
      I2 => INPUT_DATA_CNTR_LAST(23),
      I3 => INPUT_DATA_CNTR_LAST(5),
      I4 => \S_AXIS_DATA_tdata[31]_i_34_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(20),
      I1 => INPUT_DATA_CNTR_LAST(14),
      I2 => INPUT_DATA_CNTR_LAST(9),
      I3 => INPUT_DATA_CNTR_LAST(4),
      I4 => \S_AXIS_DATA_tdata[31]_i_35_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(28),
      I1 => INPUT_DATA_CNTR_reg(29),
      I2 => INPUT_DATA_CNTR_reg(27),
      I3 => INPUT_DATA_CNTR_reg(24),
      I4 => INPUT_DATA_CNTR_reg(25),
      I5 => INPUT_DATA_CNTR_reg(26),
      O => \S_AXIS_DATA_tdata[31]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \IDATA_BUFFER[0][15]_i_9_n_0\,
      I1 => \IDATA_BUFFER[10][15]_i_7_n_0\,
      I2 => INPUT_DATA_CNTR_reg(8),
      I3 => INPUT_DATA_CNTR_reg(7),
      I4 => INPUT_DATA_CNTR_reg(6),
      I5 => \S_AXIS_DATA_tdata[31]_i_36_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(31),
      I1 => INPUT_DATA_CNTR_reg(30),
      I2 => INPUT_DATA_CNTR_reg(3),
      I3 => INPUT_DATA_CNTR_reg(5),
      I4 => INPUT_DATA_CNTR_reg(4),
      I5 => \IDATA_BUFFER[0][15]_i_4_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[0]_127\(15),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_6_n_0\,
      O => p_0_in(31)
    );
\S_AXIS_DATA_tdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(29),
      I1 => INPUT_DATA_CNTR_LAST(28),
      I2 => INPUT_DATA_CNTR_LAST(27),
      I3 => INPUT_DATA_CNTR_LAST(26),
      I4 => INPUT_DATA_CNTR_LAST(25),
      I5 => INPUT_DATA_CNTR_LAST(24),
      O => \S_AXIS_DATA_tdata[31]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_37_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_38_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_39_n_0\,
      I3 => INPUT_DATA_CNTR_LAST(31),
      I4 => INPUT_DATA_CNTR_LAST(30),
      I5 => \S_AXIS_DATA_tdata[31]_i_40_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(23),
      I1 => FFT_NEXT_DATA_CNTR_reg(22),
      O => \S_AXIS_DATA_tdata[31]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(21),
      I1 => FFT_NEXT_DATA_CNTR_reg(20),
      O => \S_AXIS_DATA_tdata[31]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(19),
      I1 => FFT_NEXT_DATA_CNTR_reg(18),
      O => \S_AXIS_DATA_tdata[31]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(16),
      I1 => FFT_NEXT_DATA_CNTR_reg(17),
      O => \S_AXIS_DATA_tdata[31]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(7),
      I1 => INPUT_DATA_CNTR_reg(5),
      I2 => INPUT_DATA_CNTR_reg(4),
      O => \S_AXIS_DATA_tdata[31]_i_31_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(6),
      I1 => INPUT_DATA_CNTR_LAST(15),
      I2 => INPUT_DATA_CNTR_LAST(25),
      I3 => INPUT_DATA_CNTR_LAST(16),
      O => \S_AXIS_DATA_tdata[31]_i_32_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(28),
      I1 => INPUT_DATA_CNTR_LAST(19),
      I2 => INPUT_DATA_CNTR_LAST(29),
      I3 => INPUT_DATA_CNTR_LAST(18),
      O => \S_AXIS_DATA_tdata[31]_i_33_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(1),
      I1 => INPUT_DATA_CNTR_LAST(10),
      I2 => INPUT_DATA_CNTR_LAST(24),
      I3 => INPUT_DATA_CNTR_LAST(13),
      O => \S_AXIS_DATA_tdata[31]_i_34_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(31),
      I1 => INPUT_DATA_CNTR_LAST(11),
      I2 => INPUT_DATA_CNTR_LAST(3),
      I3 => INPUT_DATA_CNTR_LAST(17),
      O => \S_AXIS_DATA_tdata[31]_i_35_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_reg(9),
      I1 => INPUT_DATA_CNTR_reg(11),
      I2 => INPUT_DATA_CNTR_reg(10),
      O => \S_AXIS_DATA_tdata[31]_i_36_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(11),
      I1 => INPUT_DATA_CNTR_LAST(10),
      I2 => INPUT_DATA_CNTR_LAST(9),
      I3 => INPUT_DATA_CNTR_LAST(8),
      I4 => INPUT_DATA_CNTR_LAST(7),
      I5 => INPUT_DATA_CNTR_LAST(6),
      O => \S_AXIS_DATA_tdata[31]_i_37_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(23),
      I1 => INPUT_DATA_CNTR_LAST(22),
      I2 => INPUT_DATA_CNTR_LAST(21),
      I3 => INPUT_DATA_CNTR_LAST(20),
      I4 => INPUT_DATA_CNTR_LAST(19),
      I5 => INPUT_DATA_CNTR_LAST(18),
      O => \S_AXIS_DATA_tdata[31]_i_38_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(17),
      I1 => INPUT_DATA_CNTR_LAST(16),
      I2 => INPUT_DATA_CNTR_LAST(15),
      I3 => INPUT_DATA_CNTR_LAST(14),
      I4 => INPUT_DATA_CNTR_LAST(13),
      I5 => INPUT_DATA_CNTR_LAST(12),
      O => \S_AXIS_DATA_tdata[31]_i_39_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_12_n_0\,
      I1 => \IDATA_BUFFER[16][15]_i_3_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_13_n_0\,
      I3 => \S_AXIS_DATA_tdata[31]_i_14_n_0\,
      I4 => \S_AXIS_DATA_tdata[31]_i_15_n_0\,
      I5 => \S_AXIS_DATA_tdata[31]_i_16_n_0\,
      O => S_AXIS_DATA_tdata16_out
    );
\S_AXIS_DATA_tdata[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => INPUT_DATA_CNTR_LAST(5),
      I1 => INPUT_DATA_CNTR_LAST(4),
      I2 => INPUT_DATA_CNTR_LAST(3),
      I3 => INPUT_DATA_CNTR_LAST(2),
      I4 => INPUT_DATA_CNTR_LAST(1),
      I5 => INPUT_DATA_CNTR_LAST(0),
      O => \S_AXIS_DATA_tdata[31]_i_40_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_18_n_0\,
      I2 => \S_AXIS_DATA_tdata[31]_i_19_n_0\,
      I3 => \S_AXIS_DATA_tdata[31]_i_20_n_0\,
      I4 => \S_AXIS_DATA_tdata[31]_i_21_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_5_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(14),
      I1 => FFT_NEXT_DATA_CNTR_reg(15),
      O => \S_AXIS_DATA_tdata[31]_i_50_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(13),
      I1 => FFT_NEXT_DATA_CNTR_reg(12),
      O => \S_AXIS_DATA_tdata[31]_i_51_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(11),
      I1 => FFT_NEXT_DATA_CNTR_reg(10),
      O => \S_AXIS_DATA_tdata[31]_i_52_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => FFT_NEXT_DATA_CNTR_reg(9),
      O => \S_AXIS_DATA_tdata[31]_i_53_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[51]_178\(15),
      I1 => \QDATA_BUFFER_reg[50]_177\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[49]_176\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[48]_175\(15),
      O => \S_AXIS_DATA_tdata[31]_i_54_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[55]_182\(15),
      I1 => \QDATA_BUFFER_reg[54]_181\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[53]_180\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[52]_179\(15),
      O => \S_AXIS_DATA_tdata[31]_i_55_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[59]_186\(15),
      I1 => \QDATA_BUFFER_reg[58]_185\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[57]_184\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[56]_183\(15),
      O => \S_AXIS_DATA_tdata[31]_i_56_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[63]_190\(15),
      I1 => \QDATA_BUFFER_reg[62]_189\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[61]_188\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[60]_187\(15),
      O => \S_AXIS_DATA_tdata[31]_i_57_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[35]_162\(15),
      I1 => \QDATA_BUFFER_reg[34]_161\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[33]_160\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[32]_159\(15),
      O => \S_AXIS_DATA_tdata[31]_i_58_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[39]_166\(15),
      I1 => \QDATA_BUFFER_reg[38]_165\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[37]_164\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[36]_163\(15),
      O => \S_AXIS_DATA_tdata[31]_i_59_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[31]_i_25_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_6_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[43]_170\(15),
      I1 => \QDATA_BUFFER_reg[42]_169\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[41]_168\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[40]_167\(15),
      O => \S_AXIS_DATA_tdata[31]_i_60_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[47]_174\(15),
      I1 => \QDATA_BUFFER_reg[46]_173\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[45]_172\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[44]_171\(15),
      O => \S_AXIS_DATA_tdata[31]_i_61_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[19]_146\(15),
      I1 => \QDATA_BUFFER_reg[18]_145\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[17]_144\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[16]_143\(15),
      O => \S_AXIS_DATA_tdata[31]_i_62_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[23]_150\(15),
      I1 => \QDATA_BUFFER_reg[22]_149\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[21]_148\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[20]_147\(15),
      O => \S_AXIS_DATA_tdata[31]_i_63_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[27]_154\(15),
      I1 => \QDATA_BUFFER_reg[26]_153\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[25]_152\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[24]_151\(15),
      O => \S_AXIS_DATA_tdata[31]_i_64_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[31]_158\(15),
      I1 => \QDATA_BUFFER_reg[30]_157\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[29]_156\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[28]_155\(15),
      O => \S_AXIS_DATA_tdata[31]_i_65_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[3]_130\(15),
      I1 => \QDATA_BUFFER_reg[2]_129\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[1]_128\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[0]_127\(15),
      O => \S_AXIS_DATA_tdata[31]_i_66_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[7]_134\(15),
      I1 => \QDATA_BUFFER_reg[6]_133\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[5]_132\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[4]_131\(15),
      O => \S_AXIS_DATA_tdata[31]_i_67_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[11]_138\(15),
      I1 => \QDATA_BUFFER_reg[10]_137\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[9]_136\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[8]_135\(15),
      O => \S_AXIS_DATA_tdata[31]_i_68_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \QDATA_BUFFER_reg[15]_142\(15),
      I1 => \QDATA_BUFFER_reg[14]_141\(15),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I3 => \QDATA_BUFFER_reg[13]_140\(15),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__1_n_0\,
      I5 => \QDATA_BUFFER_reg[12]_139\(15),
      O => \S_AXIS_DATA_tdata[31]_i_69_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(5),
      I1 => FFT_NEXT_DATA_CNTR_reg(4),
      O => \S_AXIS_DATA_tdata[31]_i_70_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\,
      I1 => FFT_NEXT_DATA_CNTR_reg(3),
      O => \S_AXIS_DATA_tdata[31]_i_71_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      I1 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_72_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(6),
      I1 => FFT_NEXT_DATA_CNTR_reg(7),
      O => \S_AXIS_DATA_tdata[31]_i_73_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(4),
      I1 => FFT_NEXT_DATA_CNTR_reg(5),
      O => \S_AXIS_DATA_tdata[31]_i_74_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(3),
      I1 => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_75_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      O => \S_AXIS_DATA_tdata[31]_i_76_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(30),
      I1 => FFT_NEXT_DATA_CNTR_reg(31),
      O => \S_AXIS_DATA_tdata[31]_i_8_n_0\
    );
\S_AXIS_DATA_tdata[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(28),
      I1 => FFT_NEXT_DATA_CNTR_reg(29),
      O => \S_AXIS_DATA_tdata[31]_i_9_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(3),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\S_AXIS_DATA_tdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(3),
      I1 => \IDATA_BUFFER_reg[50]_113\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(3),
      O => \S_AXIS_DATA_tdata[3]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(3),
      I1 => \IDATA_BUFFER_reg[54]_117\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(3),
      O => \S_AXIS_DATA_tdata[3]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(3),
      I1 => \IDATA_BUFFER_reg[58]_121\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(3),
      O => \S_AXIS_DATA_tdata[3]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(3),
      I1 => \IDATA_BUFFER_reg[62]_125\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(3),
      O => \S_AXIS_DATA_tdata[3]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(3),
      I1 => \IDATA_BUFFER_reg[34]_97\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(3),
      O => \S_AXIS_DATA_tdata[3]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[3]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(3),
      I1 => \IDATA_BUFFER_reg[38]_101\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(3),
      O => \S_AXIS_DATA_tdata[3]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(3),
      I1 => \IDATA_BUFFER_reg[42]_105\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(3),
      O => \S_AXIS_DATA_tdata[3]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(3),
      I1 => \IDATA_BUFFER_reg[46]_109\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(3),
      O => \S_AXIS_DATA_tdata[3]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(3),
      I1 => \IDATA_BUFFER_reg[18]_81\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(3),
      O => \S_AXIS_DATA_tdata[3]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(3),
      I1 => \IDATA_BUFFER_reg[22]_85\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(3),
      O => \S_AXIS_DATA_tdata[3]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(3),
      I1 => \IDATA_BUFFER_reg[26]_89\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(3),
      O => \S_AXIS_DATA_tdata[3]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(3),
      I1 => \IDATA_BUFFER_reg[30]_93\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(3),
      O => \S_AXIS_DATA_tdata[3]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(3),
      I1 => \IDATA_BUFFER_reg[2]_65\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(3),
      O => \S_AXIS_DATA_tdata[3]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(3),
      I1 => \IDATA_BUFFER_reg[6]_69\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(3),
      O => \S_AXIS_DATA_tdata[3]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(3),
      I1 => \IDATA_BUFFER_reg[10]_73\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(3),
      O => \S_AXIS_DATA_tdata[3]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(3),
      I1 => \IDATA_BUFFER_reg[14]_77\(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(3),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(3),
      O => \S_AXIS_DATA_tdata[3]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(4),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\S_AXIS_DATA_tdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(4),
      I1 => \IDATA_BUFFER_reg[50]_113\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(4),
      O => \S_AXIS_DATA_tdata[4]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(4),
      I1 => \IDATA_BUFFER_reg[54]_117\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(4),
      O => \S_AXIS_DATA_tdata[4]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(4),
      I1 => \IDATA_BUFFER_reg[58]_121\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(4),
      O => \S_AXIS_DATA_tdata[4]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(4),
      I1 => \IDATA_BUFFER_reg[62]_125\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(4),
      O => \S_AXIS_DATA_tdata[4]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(4),
      I1 => \IDATA_BUFFER_reg[34]_97\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(4),
      O => \S_AXIS_DATA_tdata[4]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[4]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(4),
      I1 => \IDATA_BUFFER_reg[38]_101\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(4),
      O => \S_AXIS_DATA_tdata[4]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(4),
      I1 => \IDATA_BUFFER_reg[42]_105\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(4),
      O => \S_AXIS_DATA_tdata[4]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(4),
      I1 => \IDATA_BUFFER_reg[46]_109\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(4),
      O => \S_AXIS_DATA_tdata[4]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(4),
      I1 => \IDATA_BUFFER_reg[18]_81\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(4),
      O => \S_AXIS_DATA_tdata[4]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(4),
      I1 => \IDATA_BUFFER_reg[22]_85\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(4),
      O => \S_AXIS_DATA_tdata[4]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(4),
      I1 => \IDATA_BUFFER_reg[26]_89\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(4),
      O => \S_AXIS_DATA_tdata[4]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(4),
      I1 => \IDATA_BUFFER_reg[30]_93\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(4),
      O => \S_AXIS_DATA_tdata[4]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(4),
      I1 => \IDATA_BUFFER_reg[2]_65\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(4),
      O => \S_AXIS_DATA_tdata[4]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(4),
      I1 => \IDATA_BUFFER_reg[6]_69\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(4),
      O => \S_AXIS_DATA_tdata[4]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(4),
      I1 => \IDATA_BUFFER_reg[10]_73\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(4),
      O => \S_AXIS_DATA_tdata[4]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(4),
      I1 => \IDATA_BUFFER_reg[14]_77\(4),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(4),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(4),
      O => \S_AXIS_DATA_tdata[4]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(5),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\S_AXIS_DATA_tdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(5),
      I1 => \IDATA_BUFFER_reg[50]_113\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(5),
      O => \S_AXIS_DATA_tdata[5]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(5),
      I1 => \IDATA_BUFFER_reg[54]_117\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(5),
      O => \S_AXIS_DATA_tdata[5]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(5),
      I1 => \IDATA_BUFFER_reg[58]_121\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(5),
      O => \S_AXIS_DATA_tdata[5]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(5),
      I1 => \IDATA_BUFFER_reg[62]_125\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(5),
      O => \S_AXIS_DATA_tdata[5]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(5),
      I1 => \IDATA_BUFFER_reg[34]_97\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(5),
      O => \S_AXIS_DATA_tdata[5]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[5]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(5),
      I1 => \IDATA_BUFFER_reg[38]_101\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(5),
      O => \S_AXIS_DATA_tdata[5]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(5),
      I1 => \IDATA_BUFFER_reg[42]_105\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(5),
      O => \S_AXIS_DATA_tdata[5]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(5),
      I1 => \IDATA_BUFFER_reg[46]_109\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(5),
      O => \S_AXIS_DATA_tdata[5]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(5),
      I1 => \IDATA_BUFFER_reg[18]_81\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(5),
      O => \S_AXIS_DATA_tdata[5]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(5),
      I1 => \IDATA_BUFFER_reg[22]_85\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(5),
      O => \S_AXIS_DATA_tdata[5]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(5),
      I1 => \IDATA_BUFFER_reg[26]_89\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(5),
      O => \S_AXIS_DATA_tdata[5]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(5),
      I1 => \IDATA_BUFFER_reg[30]_93\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(5),
      O => \S_AXIS_DATA_tdata[5]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(5),
      I1 => \IDATA_BUFFER_reg[2]_65\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(5),
      O => \S_AXIS_DATA_tdata[5]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(5),
      I1 => \IDATA_BUFFER_reg[6]_69\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(5),
      O => \S_AXIS_DATA_tdata[5]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(5),
      I1 => \IDATA_BUFFER_reg[10]_73\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(5),
      O => \S_AXIS_DATA_tdata[5]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(5),
      I1 => \IDATA_BUFFER_reg[14]_77\(5),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(5),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(5),
      O => \S_AXIS_DATA_tdata[5]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(6),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[6]_i_2_n_0\,
      O => p_0_in(6)
    );
\S_AXIS_DATA_tdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(6),
      I1 => \IDATA_BUFFER_reg[50]_113\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(6),
      O => \S_AXIS_DATA_tdata[6]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(6),
      I1 => \IDATA_BUFFER_reg[54]_117\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(6),
      O => \S_AXIS_DATA_tdata[6]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(6),
      I1 => \IDATA_BUFFER_reg[58]_121\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(6),
      O => \S_AXIS_DATA_tdata[6]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(6),
      I1 => \IDATA_BUFFER_reg[62]_125\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(6),
      O => \S_AXIS_DATA_tdata[6]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(6),
      I1 => \IDATA_BUFFER_reg[34]_97\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(6),
      O => \S_AXIS_DATA_tdata[6]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[6]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(6),
      I1 => \IDATA_BUFFER_reg[38]_101\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(6),
      O => \S_AXIS_DATA_tdata[6]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(6),
      I1 => \IDATA_BUFFER_reg[42]_105\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(6),
      O => \S_AXIS_DATA_tdata[6]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(6),
      I1 => \IDATA_BUFFER_reg[46]_109\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(6),
      O => \S_AXIS_DATA_tdata[6]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(6),
      I1 => \IDATA_BUFFER_reg[18]_81\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(6),
      O => \S_AXIS_DATA_tdata[6]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(6),
      I1 => \IDATA_BUFFER_reg[22]_85\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(6),
      O => \S_AXIS_DATA_tdata[6]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(6),
      I1 => \IDATA_BUFFER_reg[26]_89\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(6),
      O => \S_AXIS_DATA_tdata[6]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(6),
      I1 => \IDATA_BUFFER_reg[30]_93\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(6),
      O => \S_AXIS_DATA_tdata[6]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(6),
      I1 => \IDATA_BUFFER_reg[2]_65\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(6),
      O => \S_AXIS_DATA_tdata[6]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(6),
      I1 => \IDATA_BUFFER_reg[6]_69\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(6),
      O => \S_AXIS_DATA_tdata[6]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(6),
      I1 => \IDATA_BUFFER_reg[10]_73\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(6),
      O => \S_AXIS_DATA_tdata[6]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(6),
      I1 => \IDATA_BUFFER_reg[14]_77\(6),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(6),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(6),
      O => \S_AXIS_DATA_tdata[6]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(7),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[7]_i_2_n_0\,
      O => p_0_in(7)
    );
\S_AXIS_DATA_tdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(7),
      I1 => \IDATA_BUFFER_reg[50]_113\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[49]_112\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[48]_111\(7),
      O => \S_AXIS_DATA_tdata[7]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(7),
      I1 => \IDATA_BUFFER_reg[54]_117\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[53]_116\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[52]_115\(7),
      O => \S_AXIS_DATA_tdata[7]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(7),
      I1 => \IDATA_BUFFER_reg[58]_121\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[57]_120\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[56]_119\(7),
      O => \S_AXIS_DATA_tdata[7]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(7),
      I1 => \IDATA_BUFFER_reg[62]_125\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[61]_124\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[60]_123\(7),
      O => \S_AXIS_DATA_tdata[7]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(7),
      I1 => \IDATA_BUFFER_reg[34]_97\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[33]_96\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[32]_95\(7),
      O => \S_AXIS_DATA_tdata[7]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[7]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(7),
      I1 => \IDATA_BUFFER_reg[38]_101\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[37]_100\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[36]_99\(7),
      O => \S_AXIS_DATA_tdata[7]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(7),
      I1 => \IDATA_BUFFER_reg[42]_105\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[41]_104\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[40]_103\(7),
      O => \S_AXIS_DATA_tdata[7]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(7),
      I1 => \IDATA_BUFFER_reg[46]_109\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[45]_108\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[44]_107\(7),
      O => \S_AXIS_DATA_tdata[7]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(7),
      I1 => \IDATA_BUFFER_reg[18]_81\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[17]_80\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[16]_79\(7),
      O => \S_AXIS_DATA_tdata[7]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(7),
      I1 => \IDATA_BUFFER_reg[22]_85\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[20]_83\(7),
      O => \S_AXIS_DATA_tdata[7]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(7),
      I1 => \IDATA_BUFFER_reg[26]_89\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[25]_88\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[24]_87\(7),
      O => \S_AXIS_DATA_tdata[7]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(7),
      I1 => \IDATA_BUFFER_reg[30]_93\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[29]_92\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[28]_91\(7),
      O => \S_AXIS_DATA_tdata[7]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(7),
      I1 => \IDATA_BUFFER_reg[2]_65\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[1]_64\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[0]_63\(7),
      O => \S_AXIS_DATA_tdata[7]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(7),
      I1 => \IDATA_BUFFER_reg[6]_69\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[5]_68\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[4]_67\(7),
      O => \S_AXIS_DATA_tdata[7]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(7),
      I1 => \IDATA_BUFFER_reg[10]_73\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[9]_72\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[8]_71\(7),
      O => \S_AXIS_DATA_tdata[7]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(7),
      I1 => \IDATA_BUFFER_reg[14]_77\(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[13]_76\(7),
      I4 => FFT_NEXT_DATA_CNTR_reg(0),
      I5 => \IDATA_BUFFER_reg[12]_75\(7),
      O => \S_AXIS_DATA_tdata[7]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(8),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[8]_i_2_n_0\,
      O => p_0_in(8)
    );
\S_AXIS_DATA_tdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(8),
      I1 => \IDATA_BUFFER_reg[50]_113\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(8),
      O => \S_AXIS_DATA_tdata[8]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(8),
      I1 => \IDATA_BUFFER_reg[54]_117\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(8),
      O => \S_AXIS_DATA_tdata[8]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(8),
      I1 => \IDATA_BUFFER_reg[58]_121\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(8),
      O => \S_AXIS_DATA_tdata[8]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(8),
      I1 => \IDATA_BUFFER_reg[62]_125\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(8),
      O => \S_AXIS_DATA_tdata[8]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(8),
      I1 => \IDATA_BUFFER_reg[34]_97\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(8),
      O => \S_AXIS_DATA_tdata[8]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[8]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(8),
      I1 => \IDATA_BUFFER_reg[38]_101\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(8),
      O => \S_AXIS_DATA_tdata[8]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(8),
      I1 => \IDATA_BUFFER_reg[42]_105\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(8),
      O => \S_AXIS_DATA_tdata[8]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(8),
      I1 => \IDATA_BUFFER_reg[46]_109\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(8),
      O => \S_AXIS_DATA_tdata[8]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(8),
      I1 => \IDATA_BUFFER_reg[18]_81\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(8),
      O => \S_AXIS_DATA_tdata[8]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(8),
      I1 => \IDATA_BUFFER_reg[22]_85\(8),
      I2 => FFT_NEXT_DATA_CNTR_reg(1),
      I3 => \IDATA_BUFFER_reg[21]_84\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(8),
      O => \S_AXIS_DATA_tdata[8]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(8),
      I1 => \IDATA_BUFFER_reg[26]_89\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(8),
      O => \S_AXIS_DATA_tdata[8]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(8),
      I1 => \IDATA_BUFFER_reg[30]_93\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(8),
      O => \S_AXIS_DATA_tdata[8]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(8),
      I1 => \IDATA_BUFFER_reg[2]_65\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(8),
      O => \S_AXIS_DATA_tdata[8]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(8),
      I1 => \IDATA_BUFFER_reg[6]_69\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(8),
      O => \S_AXIS_DATA_tdata[8]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(8),
      I1 => \IDATA_BUFFER_reg[10]_73\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(8),
      O => \S_AXIS_DATA_tdata[8]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(8),
      I1 => \IDATA_BUFFER_reg[14]_77\(8),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(8),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(8),
      O => \S_AXIS_DATA_tdata[8]_i_30_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[0]_63\(9),
      I1 => \S_AXIS_DATA_tdata[31]_i_5_n_0\,
      I2 => \S_AXIS_DATA_tdata[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\S_AXIS_DATA_tdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[51]_114\(9),
      I1 => \IDATA_BUFFER_reg[50]_113\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[49]_112\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[48]_111\(9),
      O => \S_AXIS_DATA_tdata[9]_i_15_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[55]_118\(9),
      I1 => \IDATA_BUFFER_reg[54]_117\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[53]_116\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[52]_115\(9),
      O => \S_AXIS_DATA_tdata[9]_i_16_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[59]_122\(9),
      I1 => \IDATA_BUFFER_reg[58]_121\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[57]_120\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[56]_119\(9),
      O => \S_AXIS_DATA_tdata[9]_i_17_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[63]_126\(9),
      I1 => \IDATA_BUFFER_reg[62]_125\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[61]_124\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[60]_123\(9),
      O => \S_AXIS_DATA_tdata[9]_i_18_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[35]_98\(9),
      I1 => \IDATA_BUFFER_reg[34]_97\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[33]_96\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[32]_95\(9),
      O => \S_AXIS_DATA_tdata[9]_i_19_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\,
      I4 => FFT_NEXT_DATA_CNTR_reg(4),
      I5 => \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\,
      O => \S_AXIS_DATA_tdata[9]_i_2_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[39]_102\(9),
      I1 => \IDATA_BUFFER_reg[38]_101\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[37]_100\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[36]_99\(9),
      O => \S_AXIS_DATA_tdata[9]_i_20_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[43]_106\(9),
      I1 => \IDATA_BUFFER_reg[42]_105\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[41]_104\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[40]_103\(9),
      O => \S_AXIS_DATA_tdata[9]_i_21_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[47]_110\(9),
      I1 => \IDATA_BUFFER_reg[46]_109\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[45]_108\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[44]_107\(9),
      O => \S_AXIS_DATA_tdata[9]_i_22_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[19]_82\(9),
      I1 => \IDATA_BUFFER_reg[18]_81\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[17]_80\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[16]_79\(9),
      O => \S_AXIS_DATA_tdata[9]_i_23_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[23]_86\(9),
      I1 => \IDATA_BUFFER_reg[22]_85\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[21]_84\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[20]_83\(9),
      O => \S_AXIS_DATA_tdata[9]_i_24_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[27]_90\(9),
      I1 => \IDATA_BUFFER_reg[26]_89\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[25]_88\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[24]_87\(9),
      O => \S_AXIS_DATA_tdata[9]_i_25_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[31]_94\(9),
      I1 => \IDATA_BUFFER_reg[30]_93\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[29]_92\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[28]_91\(9),
      O => \S_AXIS_DATA_tdata[9]_i_26_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[3]_66\(9),
      I1 => \IDATA_BUFFER_reg[2]_65\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[1]_64\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[0]_63\(9),
      O => \S_AXIS_DATA_tdata[9]_i_27_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[7]_70\(9),
      I1 => \IDATA_BUFFER_reg[6]_69\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[5]_68\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[4]_67\(9),
      O => \S_AXIS_DATA_tdata[9]_i_28_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[11]_74\(9),
      I1 => \IDATA_BUFFER_reg[10]_73\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[9]_72\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[8]_71\(9),
      O => \S_AXIS_DATA_tdata[9]_i_29_n_0\
    );
\S_AXIS_DATA_tdata[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \IDATA_BUFFER_reg[15]_78\(9),
      I1 => \IDATA_BUFFER_reg[14]_77\(9),
      I2 => \FFT_NEXT_DATA_CNTR_reg[1]_rep__2_n_0\,
      I3 => \IDATA_BUFFER_reg[13]_76\(9),
      I4 => \FFT_NEXT_DATA_CNTR_reg[0]_rep_n_0\,
      I5 => \IDATA_BUFFER_reg[12]_75\(9),
      O => \S_AXIS_DATA_tdata[9]_i_30_n_0\
    );
\S_AXIS_DATA_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(0),
      Q => S_AXIS_DATA_tdata(0),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[0]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[0]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[0]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[0]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[0]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(10),
      Q => S_AXIS_DATA_tdata(10),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[10]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[10]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[10]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[10]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[10]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(11),
      Q => S_AXIS_DATA_tdata(11),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[11]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[11]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[11]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[11]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[11]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(12),
      Q => S_AXIS_DATA_tdata(12),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[12]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[12]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[12]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[12]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[12]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(13),
      Q => S_AXIS_DATA_tdata(13),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[13]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[13]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[13]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[13]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[13]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(14),
      Q => S_AXIS_DATA_tdata(14),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[14]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[14]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[14]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[14]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[14]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(15),
      Q => S_AXIS_DATA_tdata(15),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[15]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[15]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[15]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[15]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[15]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(16),
      Q => S_AXIS_DATA_tdata(16),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[16]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[16]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[16]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[16]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[16]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(17),
      Q => S_AXIS_DATA_tdata(17),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[17]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[17]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[17]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[17]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[17]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[17]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(18),
      Q => S_AXIS_DATA_tdata(18),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[18]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[18]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[18]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[18]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[18]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(19),
      Q => S_AXIS_DATA_tdata(19),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[19]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[19]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[19]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[19]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[19]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(1),
      Q => S_AXIS_DATA_tdata(1),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[1]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[1]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[1]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[1]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[1]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(20),
      Q => S_AXIS_DATA_tdata(20),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[20]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[20]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[20]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[20]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[20]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[20]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(21),
      Q => S_AXIS_DATA_tdata(21),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[21]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[21]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[21]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[21]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[21]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[21]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(22),
      Q => S_AXIS_DATA_tdata(22),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[22]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[22]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[22]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[22]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[22]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(23),
      Q => S_AXIS_DATA_tdata(23),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[23]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[23]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[23]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[23]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[23]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[23]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[23]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(24),
      Q => S_AXIS_DATA_tdata(24),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[24]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[24]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[24]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[24]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[24]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(25),
      Q => S_AXIS_DATA_tdata(25),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[25]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[25]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[25]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[25]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[25]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[25]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(26),
      Q => S_AXIS_DATA_tdata(26),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[26]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[26]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[26]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[26]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[26]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[26]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(27),
      Q => S_AXIS_DATA_tdata(27),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[27]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[27]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[27]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[27]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[27]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[27]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(28),
      Q => S_AXIS_DATA_tdata(28),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[28]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[28]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[28]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[28]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[28]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[28]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(29),
      Q => S_AXIS_DATA_tdata(29),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[29]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[29]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[29]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[29]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[29]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[29]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(2),
      Q => S_AXIS_DATA_tdata(2),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[2]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[2]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[2]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[2]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[2]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(30),
      Q => S_AXIS_DATA_tdata(30),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[30]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[30]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[30]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_7_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_8_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[30]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[30]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[30]_i_9_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(31),
      Q => S_AXIS_DATA_tdata(31),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[31]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_41_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_22_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_23_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_24_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_25_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[31]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\,
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_26_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_26_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_26_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_50_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_51_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_52_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_53_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_7_n_0\,
      CO(3) => S_AXIS_DATA_tdata1,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_3_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_3_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => FFT_NEXT_DATA_CNTR_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_8_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_9_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_10_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_11_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_54_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_55_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_41_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_56_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_57_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_42_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_58_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_59_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_43_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_60_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_61_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_44_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_62_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_63_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_45_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_64_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_65_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_46_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_66_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_67_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_47_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[31]_i_68_n_0\,
      I1 => \S_AXIS_DATA_tdata[31]_i_69_n_0\,
      O => \S_AXIS_DATA_tdata_reg[31]_i_48_n_0\,
      S => \FFT_NEXT_DATA_CNTR_reg[2]_rep_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_49_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_49_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_49_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_49_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \S_AXIS_DATA_tdata[31]_i_70_n_0\,
      DI(1) => \S_AXIS_DATA_tdata[31]_i_71_n_0\,
      DI(0) => \S_AXIS_DATA_tdata[31]_i_72_n_0\,
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_73_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_74_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_75_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_76_n_0\
    );
\S_AXIS_DATA_tdata_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_AXIS_DATA_tdata_reg[31]_i_26_n_0\,
      CO(3) => \S_AXIS_DATA_tdata_reg[31]_i_7_n_0\,
      CO(2) => \S_AXIS_DATA_tdata_reg[31]_i_7_n_1\,
      CO(1) => \S_AXIS_DATA_tdata_reg[31]_i_7_n_2\,
      CO(0) => \S_AXIS_DATA_tdata_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_S_AXIS_DATA_tdata_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S_AXIS_DATA_tdata[31]_i_27_n_0\,
      S(2) => \S_AXIS_DATA_tdata[31]_i_28_n_0\,
      S(1) => \S_AXIS_DATA_tdata[31]_i_29_n_0\,
      S(0) => \S_AXIS_DATA_tdata[31]_i_30_n_0\
    );
\S_AXIS_DATA_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(3),
      Q => S_AXIS_DATA_tdata(3),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[3]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[3]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[3]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[3]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[3]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(4),
      Q => S_AXIS_DATA_tdata(4),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[4]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[4]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[4]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[4]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[4]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(5),
      Q => S_AXIS_DATA_tdata(5),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[5]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[5]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[5]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[5]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[5]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(6),
      Q => S_AXIS_DATA_tdata(6),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[6]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[6]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[6]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[6]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[6]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(7),
      Q => S_AXIS_DATA_tdata(7),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[7]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[7]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[7]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[7]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[7]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(8),
      Q => S_AXIS_DATA_tdata(8),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[8]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[8]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[8]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[8]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[8]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => \S_AXIS_DATA_tdata[31]_i_1_n_0\,
      D => p_0_in(9),
      Q => S_AXIS_DATA_tdata(9),
      R => '0'
    );
\S_AXIS_DATA_tdata_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_21_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_22_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_23_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_24_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_25_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_26_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_27_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_28_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_29_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_30_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_3_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_10_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_4_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_11_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_12_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_5_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \S_AXIS_DATA_tdata_reg[9]_i_13_n_0\,
      I1 => \S_AXIS_DATA_tdata_reg[9]_i_14_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_6_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(3)
    );
\S_AXIS_DATA_tdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_15_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_16_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_7_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_17_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_18_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_8_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
\S_AXIS_DATA_tdata_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \S_AXIS_DATA_tdata[9]_i_19_n_0\,
      I1 => \S_AXIS_DATA_tdata[9]_i_20_n_0\,
      O => \S_AXIS_DATA_tdata_reg[9]_i_9_n_0\,
      S => FFT_NEXT_DATA_CNTR_reg(2)
    );
S_AXIS_DATA_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F080F0F00080000"
    )
        port map (
      I0 => S_AXIS_DATA_tready,
      I1 => S_AXIS_DATA_tdata1,
      I2 => S_AXIS_DATA_tdata16_out,
      I3 => S_AXIS_DATA_tlast_i_2_n_0,
      I4 => S_AXIS_DATA_tlast_i_3_n_0,
      I5 => \^s_axis_data_tlast\,
      O => S_AXIS_DATA_tlast_i_1_n_0
    );
S_AXIS_DATA_tlast_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(22),
      I1 => FFT_NEXT_DATA_CNTR_reg(23),
      I2 => FFT_NEXT_DATA_CNTR_reg(10),
      I3 => FFT_NEXT_DATA_CNTR_reg(11),
      I4 => S_AXIS_DATA_tlast_i_12_n_0,
      O => S_AXIS_DATA_tlast_i_10_n_0
    );
S_AXIS_DATA_tlast_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(26),
      I1 => FFT_NEXT_DATA_CNTR_reg(27),
      O => S_AXIS_DATA_tlast_i_11_n_0
    );
S_AXIS_DATA_tlast_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(25),
      I1 => FFT_NEXT_DATA_CNTR_reg(24),
      I2 => FFT_NEXT_DATA_CNTR_reg(13),
      I3 => FFT_NEXT_DATA_CNTR_reg(12),
      O => S_AXIS_DATA_tlast_i_12_n_0
    );
S_AXIS_DATA_tlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => S_AXIS_DATA_tlast_i_4_n_0,
      I1 => FFT_NEXT_DATA_CNTR_reg(6),
      I2 => S_AXIS_DATA_tlast_i_5_n_0,
      I3 => S_AXIS_DATA_tready,
      I4 => S_AXIS_DATA_tdata1,
      I5 => S_AXIS_DATA_tlast_i_6_n_0,
      O => S_AXIS_DATA_tlast_i_2_n_0
    );
S_AXIS_DATA_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => S_AXIS_DATA_tlast_i_7_n_0,
      I1 => FFT_NEXT_DATA_CNTR_reg(17),
      I2 => FFT_NEXT_DATA_CNTR_reg(16),
      I3 => S_AXIS_DATA_tlast_i_8_n_0,
      I4 => S_AXIS_DATA_tlast_i_9_n_0,
      I5 => S_AXIS_DATA_tlast_i_10_n_0,
      O => S_AXIS_DATA_tlast_i_3_n_0
    );
S_AXIS_DATA_tlast_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I1 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      O => S_AXIS_DATA_tlast_i_4_n_0
    );
S_AXIS_DATA_tlast_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\,
      I1 => FFT_NEXT_DATA_CNTR_reg(3),
      O => S_AXIS_DATA_tlast_i_5_n_0
    );
S_AXIS_DATA_tlast_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(8),
      I1 => FFT_NEXT_DATA_CNTR_reg(7),
      I2 => FFT_NEXT_DATA_CNTR_reg(5),
      I3 => FFT_NEXT_DATA_CNTR_reg(4),
      O => S_AXIS_DATA_tlast_i_6_n_0
    );
S_AXIS_DATA_tlast_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(29),
      I1 => FFT_NEXT_DATA_CNTR_reg(28),
      I2 => FFT_NEXT_DATA_CNTR_reg(31),
      I3 => FFT_NEXT_DATA_CNTR_reg(30),
      O => S_AXIS_DATA_tlast_i_7_n_0
    );
S_AXIS_DATA_tlast_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(14),
      I1 => FFT_NEXT_DATA_CNTR_reg(15),
      O => S_AXIS_DATA_tlast_i_8_n_0
    );
S_AXIS_DATA_tlast_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(20),
      I1 => FFT_NEXT_DATA_CNTR_reg(21),
      I2 => FFT_NEXT_DATA_CNTR_reg(9),
      I3 => S_AXIS_DATA_tlast_i_11_n_0,
      I4 => FFT_NEXT_DATA_CNTR_reg(18),
      I5 => FFT_NEXT_DATA_CNTR_reg(19),
      O => S_AXIS_DATA_tlast_i_9_n_0
    );
S_AXIS_DATA_tlast_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      D => S_AXIS_DATA_tlast_i_1_n_0,
      PRE => RESET,
      Q => \^s_axis_data_tlast\
    );
S_AXIS_DATA_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => S_AXIS_DATA_tdata16_out,
      I1 => S_AXIS_DATA_tvalid_i_2_n_0,
      I2 => S_AXIS_DATA_tlast_i_3_n_0,
      I3 => \^s_axis_data_tvalid\,
      O => S_AXIS_DATA_tvalid_i_1_n_0
    );
S_AXIS_DATA_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => S_AXIS_DATA_tvalid_i_3_n_0,
      I1 => S_AXIS_DATA_tready,
      I2 => S_AXIS_DATA_tdata1,
      I3 => FFT_NEXT_DATA_CNTR_reg(8),
      I4 => FFT_NEXT_DATA_CNTR_reg(7),
      I5 => S_AXIS_DATA_tvalid_i_4_n_0,
      O => S_AXIS_DATA_tvalid_i_2_n_0
    );
S_AXIS_DATA_tvalid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => S_AXIS_DATA_tready,
      I1 => FFT_NEXT_DATA_CNTR_reg(3),
      I2 => FFT_NEXT_DATA_CNTR_reg(4),
      I3 => \FFT_NEXT_DATA_CNTR_reg[2]_rep__0_n_0\,
      O => S_AXIS_DATA_tvalid_i_3_n_0
    );
S_AXIS_DATA_tvalid_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => FFT_NEXT_DATA_CNTR_reg(5),
      I1 => \FFT_NEXT_DATA_CNTR_reg[0]_rep__2_n_0\,
      I2 => FFT_NEXT_DATA_CNTR_reg(6),
      I3 => \FFT_NEXT_DATA_CNTR_reg[1]_rep_n_0\,
      O => S_AXIS_DATA_tvalid_i_4_n_0
    );
S_AXIS_DATA_tvalid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => S_AXIS_DATA_tvalid_i_1_n_0,
      Q => \^s_axis_data_tvalid\
    );
WAITING_FOR_FIRST_FFT_SYMBOL_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => M_AXIS_DATA_tvalid,
      I1 => FFT_DATA_IN_STROBE,
      I2 => FFT_DATA_IN_FIRST_SYMBOL_MARKER,
      I3 => WAITING_FOR_FIRST_FFT_SYMBOL,
      O => WAITING_FOR_FIRST_FFT_SYMBOL_i_1_n_0
    );
WAITING_FOR_FIRST_FFT_SYMBOL_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLOCK,
      CE => '1',
      CLR => RESET,
      D => WAITING_FOR_FIRST_FFT_SYMBOL_i_1_n_0,
      Q => WAITING_FOR_FIRST_FFT_SYMBOL
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_0_fft_ofdm_0_1 is
  port (
    RESET : in STD_LOGIC;
    CLOCK : in STD_LOGIC;
    FFT_IDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_QDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    FFT_DATA_IN_STROBE : in STD_LOGIC;
    FFT_DATA_IN_START : in STD_LOGIC;
    FFT_DATA_IN_FIRST_SYMBOL_MARKER : in STD_LOGIC;
    FFT_IDATA_OUT : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FFT_QDATA_OUT : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FFT_DATA_OUT_VALID : out STD_LOGIC;
    FFT_DATA_OUT_LAST : out STD_LOGIC;
    FFT_DATA_OUT_FIRST_SYMBOL_MARKER : out STD_LOGIC;
    M_AXIS_DATA_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    M_AXIS_DATA_tlast : in STD_LOGIC;
    M_AXIS_DATA_tvalid : in STD_LOGIC;
    S_AXIS_CONFIG_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXIS_CONFIG_tready : in STD_LOGIC;
    S_AXIS_CONFIG_tvalid : out STD_LOGIC;
    S_AXIS_DATA_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_DATA_tlast : out STD_LOGIC;
    S_AXIS_DATA_tready : in STD_LOGIC;
    S_AXIS_DATA_tvalid : out STD_LOGIC;
    aclk : out STD_LOGIC;
    aresetn : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_0_fft_ofdm_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_0_fft_ofdm_0_1 : entity is "block_design_0_fft_ofdm_0_1,fft_ofdm,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of block_design_0_fft_ofdm_0_1 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of block_design_0_fft_ofdm_0_1 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of block_design_0_fft_ofdm_0_1 : entity is "fft_ofdm,Vivado 2023.2.2";
end block_design_0_fft_ofdm_0_1;

architecture STRUCTURE of block_design_0_fft_ofdm_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^clock\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of CLOCK : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLOCK : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_0_CLOCK, INSERT_VIP 0";
  attribute x_interface_ignore : string;
  attribute x_interface_ignore of FFT_DATA_IN_FIRST_SYMBOL_MARKER : signal is "TRUE";
  attribute x_interface_ignore of FFT_DATA_IN_START : signal is "TRUE";
  attribute x_interface_ignore of FFT_DATA_IN_STROBE : signal is "TRUE";
  attribute x_interface_info of M_AXIS_DATA_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TLAST";
  attribute x_interface_info of M_AXIS_DATA_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TVALID";
  attribute x_interface_info of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute x_interface_parameter of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of S_AXIS_CONFIG_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TREADY";
  attribute x_interface_info of S_AXIS_CONFIG_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TVALID";
  attribute x_interface_info of S_AXIS_DATA_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TLAST";
  attribute x_interface_info of S_AXIS_DATA_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TREADY";
  attribute x_interface_info of S_AXIS_DATA_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TVALID";
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_CONFIG:M_AXIS_DATA:M_AXIS_STATUS:S_AXIS_DATA, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, INSERT_VIP 0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn_intf RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_ignore of FFT_IDATA_IN : signal is "TRUE";
  attribute x_interface_ignore of FFT_QDATA_IN : signal is "TRUE";
  attribute x_interface_info of M_AXIS_DATA_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_DATA TDATA";
  attribute x_interface_parameter of M_AXIS_DATA_tdata : signal is "XIL_INTERFACENAME M_AXIS_DATA, TDATA_NUM_BYTES 6, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3071} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3047} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 23} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}, INSERT_VIP 0";
  attribute x_interface_info of S_AXIS_CONFIG_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_CONFIG TDATA";
  attribute x_interface_parameter of S_AXIS_CONFIG_tdata : signal is "XIL_INTERFACENAME S_AXIS_CONFIG, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of S_AXIS_DATA_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA";
  attribute x_interface_parameter of S_AXIS_DATA_tdata : signal is "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN block_design_fft_aclk_0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  S_AXIS_CONFIG_tdata(7) <= \<const0>\;
  S_AXIS_CONFIG_tdata(6) <= \<const0>\;
  S_AXIS_CONFIG_tdata(5) <= \<const0>\;
  S_AXIS_CONFIG_tdata(4) <= \<const0>\;
  S_AXIS_CONFIG_tdata(3) <= \<const0>\;
  S_AXIS_CONFIG_tdata(2) <= \<const0>\;
  S_AXIS_CONFIG_tdata(1) <= \<const0>\;
  S_AXIS_CONFIG_tdata(0) <= \<const0>\;
  S_AXIS_CONFIG_tvalid <= \<const0>\;
  \^clock\ <= CLOCK;
  aclk <= \^clock\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.block_design_0_fft_ofdm_0_1_fft_ofdm
     port map (
      CLOCK => \^clock\,
      FFT_DATA_IN_FIRST_SYMBOL_MARKER => FFT_DATA_IN_FIRST_SYMBOL_MARKER,
      FFT_DATA_IN_START => FFT_DATA_IN_START,
      FFT_DATA_IN_STROBE => FFT_DATA_IN_STROBE,
      FFT_DATA_OUT_FIRST_SYMBOL_MARKER => FFT_DATA_OUT_FIRST_SYMBOL_MARKER,
      FFT_DATA_OUT_LAST => FFT_DATA_OUT_LAST,
      FFT_DATA_OUT_VALID => FFT_DATA_OUT_VALID,
      FFT_IDATA_IN(15 downto 0) => FFT_IDATA_IN(15 downto 0),
      FFT_IDATA_OUT(23 downto 0) => FFT_IDATA_OUT(23 downto 0),
      FFT_QDATA_IN(15 downto 0) => FFT_QDATA_IN(15 downto 0),
      FFT_QDATA_OUT(23 downto 0) => FFT_QDATA_OUT(23 downto 0),
      M_AXIS_DATA_tdata(47 downto 0) => M_AXIS_DATA_tdata(47 downto 0),
      M_AXIS_DATA_tlast => M_AXIS_DATA_tlast,
      M_AXIS_DATA_tvalid => M_AXIS_DATA_tvalid,
      RESET => RESET,
      S_AXIS_DATA_tdata(31 downto 0) => S_AXIS_DATA_tdata(31 downto 0),
      S_AXIS_DATA_tlast => S_AXIS_DATA_tlast,
      S_AXIS_DATA_tready => S_AXIS_DATA_tready,
      S_AXIS_DATA_tvalid => S_AXIS_DATA_tvalid
    );
aresetn_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RESET,
      O => aresetn
    );
end STRUCTURE;
