#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-f' '/home/hyouka/project/snitch/filelist' '-full64' '-sverilog' '+lint=TFIPC-L' '+notimingcheck' '+v2k' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include' '+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/include' '+incdir+/home/hyouka/project/snitch/hw/reqrsp_interface/include' '+incdir+/home/hyouka/project/snitch/hw/mem_interface/include' '+incdir+/home/hyouka/project/snitch/hw/tcdm_interface/include' '+incdir+/home/hyouka/project/snitch/hw/snitch/include' '+incdir+/home/hyouka/project/snitch/hw/snitch_ssr/include' '-debug_access' '-debug_region=cell+lib' '-lca' '-l' 'vcs.log' '-top' 'top_tb' '+libext+.v' '+libext+.sv' '-assert' 'svaext' '-o' './work-vcs' '-fsdb' '-R' '+define+TARGET_RTL' '+define+TARGET_SIMULATION' '+define+TARGET_SNITCH_CLUSTER' '+define+TARGET_TEST' '+define+TARGET_VCS' 2>&1
