###Five-Stage Pipeline CPU Implemented by Verilog on FPGA

 ![doc](pic/QQ图片20181209001520.png)
 ![doc](pic/QQ图片20181209001610.png)
 ![doc](pic/QQ图片20181209001628.png)
 ![doc](pic/QQ图片20181209001709.png)
 ![doc](pic/QQ图片20181209001752.png)
 
