ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
copy Foundation UCF template
The tcl interpreter reported the following error when executing the script C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl
couldn't open "C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf": no such file or directory
    while executing
"open $_UcfFile w"
    invoked from within
"if { [file exists $_RspFile] } {
   if { [ catch { open $_RspFile r } _RspFileHandle ] } {
      puts "Error: Unable to open $_RspFile"
      puts "Er..."
    (file "C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl" line 16)Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): _impact.log __projnav.log
deleting file(s): tmperr.err
deleting file(s): master_cpld.ngd
deleting file(s): ngdbuild.rsp _cpldfit.rsp _editucf.rsp _editucf_exewrap.rsp _ngdbld.rsp __filesAllClean_exewrap.rsp __impact.rsp __master_cpld_2prj_exewrap.rsp
deleting file(s): xst
deleting file(s): master_cpld.ngc
deleting file(s): master_cpld.prj
deleting file(s): master_cpld.xst
deleting file(s): master_cpld.syr
deleting file(s): master_cpld.cup
deleting file(s): master_cpld._prj
deleting file(s): master_cpld.bld
deleting file(s): master_cpld_ngdbuild.nav
deleting directory: _ngo
deleting file(s): master_cpld.jed
deleting file(s): master_cpld.gyd
deleting file(s): master_cpld.pnx
deleting file(s): master_cpld.rpt
deleting file(s): master_cpld.vm6
deleting file(s): _cpldfit.tcl
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
copy Foundation UCF template
The tcl interpreter reported the following error when executing the script C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl
couldn't open "C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf": no such file or directory
    while executing
"open $_UcfFile w"
    invoked from within
"if { [file exists $_RspFile] } {
   if { [ catch { open $_RspFile r } _RspFileHandle ] } {
      puts "Error: Unable to open $_RspFile"
      puts "Er..."
    (file "C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl" line 16)Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Assign Pins (ChipViewer)

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_1.vhd in Library work.
Entity <trilevelgenerator_1> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_2.vhd in Library work.
Entity <trilevelgenerator_2> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_3.vhd in Library work.
Entity <trilevelgenerator_3> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../master_cpld.vhd (Line 157). Unconnected output port 'linie' of
 component 'trilevelgenerator_1'.
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../master_cpld.vhd (Line 196). Unconnected output port 'lpf_ok' o
f component 'serial_interface'.
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../master_cpld.vhd (Line 196). Unconnected output port 'sm_ok' of
 component 'serial_interface'.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <trilevelgenerator_1> (Architecture <behavioral>).
Entity <trilevelgenerator_1> analyzed. Unit <trilevelgenerator_1> generated.

Analyzing Entity <trilevelgenerator_2> (Architecture <behavioral>).
Entity <trilevelgenerator_2> analyzed. Unit <trilevelgenerator_2> generated.

Analyzing Entity <trilevelgenerator_3> (Architecture <behavioral>).
Entity <trilevelgenerator_3> analyzed. Unit <trilevelgenerator_3> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <format_read>.
    Found 1-bit register for signal <lpf_bit>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <trilevelgenerator_3>.
    Related source file is F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_3.vhd.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 11-bit comparator equal for signal <$n0008> created at line 128.
    Found 11-bit comparator not equal for signal <$n0009> created at line 39.
    Found 11-bit adder for signal <$n0015> created at line 40.
    Found 2-bit adder for signal <$n0017> created at line 58.
    Found 2-bit register for signal <frame>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <new_frame>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <trilevelgenerator_3> synthesized.


Synthesizing Unit <trilevelgenerator_2>.
    Related source file is F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_2.vhd.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 11-bit comparator equal for signal <$n0008> created at line 128.
    Found 11-bit comparator not equal for signal <$n0009> created at line 39.
    Found 11-bit adder for signal <$n0015> created at line 40.
    Found 2-bit adder for signal <$n0017> created at line 58.
    Found 2-bit register for signal <frame>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <new_frame>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <trilevelgenerator_2> synthesized.


Synthesizing Unit <trilevelgenerator_1>.
    Related source file is F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../trilevelgenerator_1.vhd.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 11-bit comparator not equal for signal <$n0012> created at line 48.
    Found 11-bit comparator equal for signal <$n0018> created at line 135.
    Found 11-bit adder for signal <$n0019> created at line 49.
    Found 2-bit adder for signal <$n0021> created at line 67.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <new_frame>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <trilevelgenerator_1> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is F:/PT-Trilevel/Xilinx/ic6/v1/master_cpld/../master_cpld.vhd.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:646 - Signal <frameclk> is assigned but never used.
    Summary:
	inferred   1 Multiplexer(s).
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 32
  11-bit register                  : 6
  2-bit register                   : 3
  1-bit register                   : 23
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 6
  11-bit adder                     : 3
  2-bit adder                      : 3
# Comparators                      : 6
  11-bit comparator equal          : 3
  11-bit comparator not equal      : 3

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <trilevelgenerator_3> ...

Optimizing unit <trilevelgenerator_2> ...

Optimizing unit <trilevelgenerator_1> ...

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 6
  11-bit adder                     : 3
  2-bit adder                      : 3

Design Statistics
# Edif Instances                   : 803
# I/Os                             : 55

=========================================================================
CPU : 14.78 / 15.16 s | Elapsed : 14.00 / 14.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @9708.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
The tcl interpreter reported the following error when executing the script C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl
couldn't open "C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf": no such file or directory
    while executing
"open $_ucfFile w"
    invoked from within
"if { [file exists $_RspFile] } {
   set _RspFileHandle [open $_RspFile r]
   gets $_RspFileHandle _ucfFile
   close $_RspFileHandle
   if { [string co..."
    (file "C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl" line 7)Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Translation Report

Starting: 'exewrap @1209.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
The tcl interpreter reported the following error when executing the script C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl
couldn't open "C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf": no such file or directory
    while executing
"open $_ucfFile w"
    invoked from within
"if { [file exists $_RspFile] } {
   set _RspFileHandle [open $_RspFile r]
   gets $_RspFileHandle _ucfFile
   close $_RspFileHandle
   if { [string co..."
    (file "C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl" line 7)Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Translation Report

Starting: 'exewrap @1510.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
The tcl interpreter reported the following error when executing the script C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl
couldn't open "C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf": no such file or directory
    while executing
"open $_ucfFile w"
    invoked from within
"if { [file exists $_RspFile] } {
   set _RspFileHandle [open $_RspFile r]
   gets $_RspFileHandle _ucfFile
   close $_RspFileHandle
   if { [string co..."
    (file "C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl" line 7)Done: failed with exit code: 65535.

