// Seed: 1965111131
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_2 <= id_3;
  assign id_3 = (1'd0);
  id_5(
      1, 1'b0, 1
  );
  wire id_6;
  initial id_2 = 1;
  logic [7:0][1] id_7;
endmodule
module module_1;
  if (id_1) reg id_2;
  initial begin
    if (1'b0) id_1 <= id_1;
    else id_1 = id_2;
    id_2 = 1;
    id_1 = 1;
    id_2 <= id_1;
  end
  reg id_3;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  module_0(
      id_11, id_1, id_2, id_5
  );
endmodule
