Resource Report
Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP1 (Version 11.8.1.12)
Date: Mon Nov 20 12:29:07 2017

Device Selection
+--------------------------------+----------------+
| Family                         | RTG4           |
| Device                         | RT4G150        |
| Package                        | 1657 CG        |
| Speed Grade                    | -1             |
| Temp                           | -55:25:125     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      |                |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------------------------+
| Topcell | PROC_SUBSYSTEM                                                                                          |
| Format  | EDIF                                                                                                    |
| Source  | C:\Users\ciaran.lappin\Desktop\MiV_Github\RTG4\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.edn |
+---------+---------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 13237 | 151824 | 8.72       |
| DFF                       | 6190  | 151824 | 4.08       |
| I/O Register              | 0     | 2157   | 0.00       |
| User I/O                  | 94    | 719    | 13.07      |
| -- Single-ended I/O       | 84    | 719    | 11.68      |
| -- Differential I/O Pairs | 5     | 359    | 1.39       |
| RAM64x18                  | 8     | 210    | 3.81       |
| RAM1K18                   | 8     | 209    | 3.83       |
| MACC                      | 2     | 462    | 0.43       |
| H-Chip Globals            | 9     | 48     | 18.75      |
| CCC                       | 1     | 8      | 12.50      |
| RCOSC_50MHZ               | 1     | 1      | 100.00     |
| SYSRESET                  | 1     | 1      | 100.00     |
| UJTAG                     | 1     | 1      | 100.00     |
| SERDESIF Blocks           | 0     | 6      | 0.00       |
| FDDR                      | 1     | 2      | 50.00      |
| GRESET                    | 1     | 1      | 100.00     |
| RGRESET                   | 7     | 206    | 3.40       |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+--------------------------+-------+------+
| Type                     | 4LUT  | DFF  |
+--------------------------+-------+------+
| Fabric Logic             | 12589 | 5542 |
| RAM64x18 Interface Logic | 288   | 288  |
| RAM1K18 Interface Logic  | 288   | 288  |
| MACC Interface Logic     | 72    | 72   |
| Total Used               | 13237 | 6190 |
+--------------------------+-------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 63   |
| 5      | 3    |
| 7      | 3    |
| 8      | 1    |
| 9      | 1    |
| 10     | 9    |
| 11     | 4    |
| 14     | 2    |
| 16     | 1    |
| 17     | 4    |
| 30     | 2    |
| 32     | 4    |
| 33     | 8    |
| 49     | 1    |
| 58     | 2    |
| 64     | 1    |
| 65     | 1    |
| Total  | 110  |
+--------+------+

Detailed MACC Resource Usage
+--------+------+
| Length | Used |
| 2      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+--------------------------------------+--------------+-------------+-----------------+
| Type                                 | w/o register | w/ register | w/ DDR register |
+--------------------------------------+--------------+-------------+-----------------+
| Input I/O                            | 11           | 0           | 0               |
| Output I/O                           | 37           | 0           | 0               |
| Bidirectional I/O                    | 36           | 0           | 0               |
| Differential Input I/O Pairs         | 0            | 0           | 0               |
| Differential Output I/O Pairs        | 1            | 0           | 0               |
| Differential Bidirectional I/O Pairs | 4            | 0           | 0               |
+--------------------------------------+--------------+-------------+-----------------+

I/O Technology
+-------------------------------+--------+--------+-------+--------+---------------+
| I/O Standard                  | Vddi   | Vref   | Input | Output | Bidirectional |
+-------------------------------+--------+--------+-------+--------+---------------+
| LVCMOS25                      |  2.50v |  N/A   |  9    |  9     |  0            |
| SSTL15I (Input/Bidirectional) |  1.50v |  0.75v |  2    |  0     |  44           |
| SSTL15I (Output)              |  1.50v |  N/A   |  0    |  30    |  0            |
+-------------------------------+--------+--------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  76   | 80.85%     |
| Placed   |  0    | 0.00%      |
| UnPlaced |  18   | 19.15%     |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------+
| Fanout | Type    | Name                                                |
+--------+---------+-----------------------------------------------------+
| 5141   | INT_NET | Net   : RTG4FCCC_0_GL0                              |
|        |         | Driver: RTG4FCCC_0/GL0_INST/U0_RGB1                 |
|        |         | Source: NETLIST                                     |
| 605    | INT_NET | Net   : AND2_0_Y                                    |
|        |         | Driver: AND2_0_RNIKOS1/U0_RGB1                      |
|        |         | Source: NETLIST                                     |
| 294    | INT_NET | Net   : COREJTAGDEBUG_0_TGT_TCK_0                   |
|        |         | Driver: COREJTAGDEBUG_0/genblk4_TGT_TCK_GLB/U0_RGB1 |
|        |         | Source: NETLIST                                     |
| 128    | INT_NET | Net   : RTG4FCCC_0_GL1                              |
|        |         | Driver: RTG4FCCC_0/GL1_INST/U0_RGB1                 |
|        |         | Source: NETLIST                                     |
| 17     | INT_NET | Net   : COREJTAGDEBUG_0/UDRCKInt                    |
|        |         | Driver: COREJTAGDEBUG_0/UDRCK_GLB/U0_RGB1           |
|        |         | Source: NETLIST                                     |
+--------+---------+-----------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                           |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 951    | INT_NET | Net   : reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                 |
|        |         | Driver: reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                 |
| 604    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                                 |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                                  |
| 280    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 237    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 212    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] |
| 160    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0                                                                                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0                                                                                                                                                        |
| 138    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284                                                                                                                                                           |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284                                                                                                                                                           |
| 130    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache                                                                                                                                                  |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache                                                                                                                                                  |
| 128    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or                                                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIE45L                                                                                                                                    |
| 112    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/N_5557                                                                                                                                                                                 |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNIEJAB                                                               |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                           |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 951    | INT_NET | Net   : reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                 |
|        |         | Driver: reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                 |
| 604    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                                 |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                                  |
| 280    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 237    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 212    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] |
| 160    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0                                                                                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0                                                                                                                                                        |
| 138    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284                                                                                                                                                           |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284                                                                                                                                                           |
| 130    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache                                                                                                                                                  |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache                                                                                                                                                  |
| 128    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or                                                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIE45L                                                                                                                                    |
| 112    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/N_5557                                                                                                                                                                                 |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNIEJAB                                                               |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Async Global Reset net fanout
+--------+-----------+-----------------------+
| Fanout | Type      | Name                  |
+--------+-----------+-----------------------+
| 40     | RESET_NET | Net   : AND2_0        |
|        |           | Driver: AND2_0_greset |
+--------+-----------+-----------------------+

Async Row Reset nets fanout
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type      | Name                                                                                                                                          |
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| 33     | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/reset_n_catch_reg_io_q[0]_rgreset                                                                     |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q_RNII25E_rgreset                                               |
| 18     | RESET_NET | Net   : reset_synchronizer_0_reset_sync_rgreset                                                                                               |
|        |           | Driver: reset_synchronizer_0/sync_asert_reg_RNIE9T5[1]_rgreset                                                                                |
| 17     | RESET_NET | Net   : COREJTAGDEBUG_0/URSTBInt_i_i_rgreset                                                                                                  |
|        |           | Driver: COREJTAGDEBUG_0/URSTB_GLB_rgreset                                                                                                     |
| 10     | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/_T_43_i_rgreset                                                                               |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_43_rgreset |
| 7      | RESET_NET | Net   : COREJTAGDEBUG_0_TGT_TRSTB_0_i_rgreset                                                                                                 |
|        |           | Driver: COREJTAGDEBUG_0/genblk2.URSTB_INV_GLB_rgreset                                                                                         |
| 3      | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmOuter_io_ctrl_dmactive_rgreset                                                                      |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_rgreset                                                     |
| 2      | RESET_NET | Net   : AND2_1_Y_rgreset                                                                                                                      |
|        |           | Driver: AND2_1_rgreset                                                                                                                        |
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+

