<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>COMP4601 Musings</title><link>/</link><description>Recent content on COMP4601 Musings</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Andrew Wong (z5206677)</copyright><lastBuildDate>Thu, 30 Jun 2022 16:16:36 +0000</lastBuildDate><atom:link href="/index.xml" rel="self" type="application/rss+xml"/><item><title>Seminar: FPGA Routing</title><link>/lectures/seminar-fpga-routing/</link><pubDate>Wed, 13 Jul 2022 02:49:53 +0000</pubDate><guid>/lectures/seminar-fpga-routing/</guid><description>FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks.</description></item><item><title>Seminar: Technology Mapping</title><link>/lectures/seminar-technology-mapping/</link><pubDate>Wed, 13 Jul 2022 02:27:34 +0000</pubDate><guid>/lectures/seminar-technology-mapping/</guid><description>Technology mapping is the process in which boolean logic is transformed into circuit components</description></item><item><title>Seminar: Architectural Synthesis</title><link>/lectures/seminar-architectural-synthesis/</link><pubDate>Wed, 13 Jul 2022 01:52:24 +0000</pubDate><guid>/lectures/seminar-architectural-synthesis/</guid><description>Scope State Machines Component Connectivity I/O Input Resources Constraints Sequencing Graph Output Source Schedule RTL Sequencing Graphs Node-like tree which describes the structure</description></item><item><title>Identifying Performance Bottlenecks</title><link>/identifying-performance-bottlenecks/</link><pubDate>Thu, 30 Jun 2022 16:16:36 +0000</pubDate><guid>/identifying-performance-bottlenecks/</guid><description>Bottlenecks are limitations in the flow of data that can prevent the logic blocks from working at their maximum data rate.</description></item><item><title>Week 4/5 Design Analysis Lab Notes</title><link>/labs/week-4-5-design-analysis-lab-notes/</link><pubDate>Thu, 30 Jun 2022 16:10:02 +0000</pubDate><guid>/labs/week-4-5-design-analysis-lab-notes/</guid><description>Read Identifying Performance Bottlenecks</description></item><item><title>Fast Fourier Transform</title><link>/lectures/fast-fourier-transform/</link><pubDate>Thu, 30 Jun 2022 11:49:25 +0000</pubDate><guid>/lectures/fast-fourier-transform/</guid><description>FFT exploits the symmetry to convert a calculation that original takes O(n^2) multiply, into an O(n log n) operation Divide and conquer on the symmetry of the matrix Understanding the Recursive Structure 2-point DFT Note the (-) sign next to G[1].</description></item><item><title>Matrix Multiplication</title><link>/matrix-multiplication/</link><pubDate>Thu, 30 Jun 2022 10:12:22 +0000</pubDate><guid>/matrix-multiplication/</guid><description>Implementation Default Synthesis Sequential architecture One multiplier One adder BRAM High task latency and task interval Unrolling the inner loop (dot product loop) Could also use the UNROLL directive, but for manual sake .</description></item><item><title>Array Partitioning</title><link>/array-partitioning/</link><pubDate>Thu, 30 Jun 2022 09:56:50 +0000</pubDate><guid>/array-partitioning/</guid><description>#pragma HLS array_partition .</description></item><item><title>Memory Devices</title><link>/memory-devices/</link><pubDate>Thu, 30 Jun 2022 09:32:14 +0000</pubDate><guid>/memory-devices/</guid><description>Wires Register RAM Reminder that BRAM can only handle 2 IO operations at a time.</description></item><item><title>Discrete Fourier Transform</title><link>/lectures/discrete-fourier-transform/</link><pubDate>Thu, 30 Jun 2022 09:12:13 +0000</pubDate><guid>/lectures/discrete-fourier-transform/</guid><description>Represent a periodic signal as a sum of sinusoids Transforms a fixed number of signal samples (i.</description></item><item><title>CORDIC</title><link>/lectures/cordic/</link><pubDate>Mon, 20 Jun 2022 03:31:50 +0000</pubDate><guid>/lectures/cordic/</guid><description>https://www.</description></item><item><title>AXI4-Stream Interfaces</title><link>/axi4-stream-interfaces/</link><pubDate>Thu, 09 Jun 2022 12:27:36 +0000</pubDate><guid>/axi4-stream-interfaces/</guid><description>To reach optimal performance implementation of this design, the data for each channel is processed in parallel, with dedicated hardware for each channel.</description></item><item><title>Default Array HLS configuration</title><link>/default-array-hls-configuration/</link><pubDate>Thu, 09 Jun 2022 11:53:29 +0000</pubDate><guid>/default-array-hls-configuration/</guid><description>Refer to chapter 4 - lab 3 - Implementing Arrays as RTL Interfaces</description></item><item><title>Port I/O Types</title><link>/port-i-o-types/</link><pubDate>Thu, 09 Jun 2022 11:45:46 +0000</pubDate><guid>/port-i-o-types/</guid><description>Pass by Value ap_none: No I/O protocol.</description></item><item><title>Misc notes</title><link>/misc-notes/</link><pubDate>Thu, 09 Jun 2022 09:04:21 +0000</pubDate><guid>/misc-notes/</guid><description>latency for N inputs: L = loop_latency + (N-1) * initialize_interval Pipeline ?</description></item><item><title>Useful Information</title><link>/useful-information/</link><pubDate>Wed, 08 Jun 2022 06:05:14 +0000</pubDate><guid>/useful-information/</guid><description>Target device - xc7z020clg484-1 Xilinx / Vivado version - 2020.</description></item><item><title>Bitwidth Optimisation</title><link>/lectures/bitwidth-optimisation/</link><pubDate>Wed, 08 Jun 2022 02:22:53 +0000</pubDate><guid>/lectures/bitwidth-optimisation/</guid><description>Smaller operations may require fewer clock cycles to execute Operations split into smaller operations can be parallelised If variables are 32 bits wide, then more primitive Boolean operations need to be performed than if they were 8 bits wide (consequently more resources are required)</description></item><item><title>Directives</title><link>/directives/</link><pubDate>Wed, 08 Jun 2022 02:18:16 +0000</pubDate><guid>/directives/</guid><description>Note Destination Use [Source File] to add the pragmas inline to the source code Use [Directive File] to add the pragmas into the solution's directives.</description></item><item><title>Implications of Performance</title><link>/lectures/implications-of-performance/</link><pubDate>Wed, 08 Jun 2022 01:23:22 +0000</pubDate><guid>/lectures/implications-of-performance/</guid><description>There is no good rule to pick the optimal target clock frequency.</description></item><item><title>HLS</title><link>/lectures/hls/</link><pubDate>Wed, 01 Jun 2022 03:06:11 +0000</pubDate><guid>/lectures/hls/</guid><description>Example - FIR Filter A Finite Impulse Response filter performs a convolution on an input sequence with a fixed set of coefficients</description></item><item><title>FPGA Refresher</title><link>/fpga-refresher/</link><pubDate>Wed, 01 Jun 2022 02:38:38 +0000</pubDate><guid>/fpga-refresher/</guid><description>The FPGA composes of an arrangement of slices and routing components</description></item><item><title>Parellel Programming for FPGAs</title><link>/lectures/parellel-programming-for-fpgas/</link><pubDate>Wed, 01 Jun 2022 01:50:07 +0000</pubDate><guid>/lectures/parellel-programming-for-fpgas/</guid><description>VHDL and Verilog are used to specify design at RTL (register transfer level) RTL -&amp;gt; Logic that leads to a final value HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i.</description></item><item><title>Useful Tools</title><link>/useful-tools/</link><pubDate>Wed, 01 Jun 2022 01:37:37 +0000</pubDate><guid>/useful-tools/</guid><description>Circuit Simulation CircuitLab Digital Logic Simulation Digital Logic Sim Waveform Diagrams Wavedrom</description></item><item><title>Assessment Schedule</title><link>/assessment-schedule/</link><pubDate>Wed, 01 Jun 2022 01:22:23 +0000</pubDate><guid>/assessment-schedule/</guid><description> There are 4 weeks of assessable lab activities (Weeks 2, 3, 4, 5) Due the week (or two) after Worth 10% each Seminars - 40 minute seminars Project Organise teams by Week 3</description></item></channel></rss>