{
  "totalCount" : 5620,
  "totalCountFiltered" : 5620,
  "duration" : 836,
  "indexDuration" : 268,
  "requestDuration" : 563,
  "searchUid" : "8a25c431-e90d-4b02-bce3-2d24a3ef68cb",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-via4wusdmd6a3gpj46cg6zsfme",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdmlhNHd1c2RtZDZhM2dwajQ2Y2c2enNmbWU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Configuring Trace Capture",
    "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "firstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2387,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "The Configure ETM dialog box",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "firstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The Configure ETM dialog box ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dnUaNcKbeDNBNñHf",
        "urihash" : "dnUaNcKbeDNBNñHf",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "add0594de02dbeb3499fcd37ad061930aba5778c4e7936dcffa24d5fa9e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613b7",
        "transactionid" : 861330,
        "title" : "The Configure ETM dialog box ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065645456565,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 9868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 9868,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 417,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065645456565,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "syscollection" : "default"
      },
      "Title" : "The Configure ETM dialog box",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "Excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "FirstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ..."
    }, {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "Start and stop points",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "firstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Start and stop points ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dtBmñZhz276BnnJk",
        "urihash" : "dtBmñZhz276BnnJk",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "0c6f2364714b807b8269201381ceacfccb6ef5f2123faf82027f6e950d67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613cc",
        "transactionid" : 861330,
        "title" : "Start and stop points ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065552747862,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 3207,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023231,
        "syssize" : 3207,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065552747862,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "syscollection" : "default"
      },
      "Title" : "Start and stop points",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "Excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "FirstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ..."
    } ],
    "totalNumberOfChildResults" : 136,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configuring Trace Capture ",
      "document_number" : "dui0118",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4996846",
      "sysurihash" : "4Y2gEa3JlaufVBIp",
      "urihash" : "4Y2gEa3JlaufVBIp",
      "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "systransactionid" : 861330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1190734260000,
      "topparentid" : 4996846,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586873691000,
      "sysconcepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 4996846,
      "parentitem" : "5e95c55b52c63314bb861382",
      "concepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "documenttype" : "html",
      "isattachment" : "4996846",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648721065000,
      "permanentid" : "5bba5616c450ae31532056b04952a3feb050639e6dff9e1311e14edcef3d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e95c55c52c63314bb8613b8",
      "transactionid" : 861330,
      "title" : "Configuring Trace Capture ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1648721065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0118:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721065849738470,
      "sysisattachment" : "4996846",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4996846,
      "size" : 675,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721023263,
      "syssize" : 675,
      "sysdate" : 1648721065000,
      "haslayout" : "1",
      "topparent" : "4996846",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4996846,
      "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721065000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0118/c/configuring-trace-capture?lang=en",
      "modified" : 1640099989000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721065849738470,
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "syscollection" : "default"
    },
    "Title" : "Configuring Trace Capture",
    "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "Excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "FirstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ..."
  }, {
    "title" : "ARM Synchronization Primitives",
    "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "firstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2387,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Synchronization Primitives Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Synchronization Primitives Development Article ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "W8QNñB7Yiy9KJ54K",
        "urihash" : "W8QNñB7Yiy9KJ54K",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714203000,
        "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762840",
        "transactionid" : 861190,
        "title" : "ARM Synchronization Primitives Development Article ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714203000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714203056406057,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1836,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1836,
        "sysdate" : 1648714203000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714203000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714203056406057,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Synchronization Primitives Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Use in multi-core systems",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "firstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use in multi-core systems ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "RHffFr9gqyThuUes",
        "urihash" : "RHffFr9gqyThuUes",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "c6358fcc5fd5880859e698058d68da952e23beacb39148e74747bd61a687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284d",
        "transactionid" : 861191,
        "title" : "Use in multi-core systems ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236825633957,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 1386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1386,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236825633957,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "syscollection" : "default"
      },
      "Title" : "Use in multi-core systems",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "Excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "FirstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ..."
    }, {
      "title" : "Exclusive accesses",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "firstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exclusive accesses ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "BX7iBñthgbdBAvvð",
        "urihash" : "BX7iBñthgbdBAvvð",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "f187ccbac71b690fc75303a80c32e69a066145cb7f789cdc9227989ea60b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762849",
        "transactionid" : 861191,
        "title" : "Exclusive accesses ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236761798291,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 445,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236761798291,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive accesses",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "Excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "FirstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX."
    }, {
      "title" : "Memory barriers",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "firstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory barriers ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "a97GebZfXVPg3WPn",
        "urihash" : "a97GebZfXVPg3WPn",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "d7b260d1cfe62a0ce4318d374773a9e72874941daa14305c5881dbe3cfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284c",
        "transactionid" : 861191,
        "title" : "Memory barriers ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236728561391,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 530,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236728561391,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "syscollection" : "default"
      },
      "Title" : "Memory barriers",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "Excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "FirstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Synchronization Primitives ",
      "document_number" : "dht0008",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4993548",
      "sysurihash" : "5YLLDnBQsVPFñ6ðx",
      "urihash" : "5YLLDnBQsVPFñ6ðx",
      "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1250511231000,
      "topparentid" : 4993548,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586763172000,
      "sysconcepts" : "synchronization primitives ; ARM ; system-level programmer",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 4993548,
      "parentitem" : "5e9415a4c8052b1608762840",
      "concepts" : "synchronization primitives ; ARM ; system-level programmer",
      "documenttype" : "html",
      "isattachment" : "4993548",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714236000,
      "permanentid" : "9811aa62c3d8d5978eaa2f69adde1ee3aa32bc0e77bac58d015553c0dc0f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9415a4c8052b1608762842",
      "transactionid" : 861191,
      "title" : "ARM Synchronization Primitives ",
      "products" : [ "Armv6-M" ],
      "date" : 1648714236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0008:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714236921786384,
      "sysisattachment" : "4993548",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4993548,
      "size" : 343,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714186436,
      "syssize" : 343,
      "sysdate" : 1648714236000,
      "haslayout" : "1",
      "topparent" : "4993548",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993548,
      "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714236000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0008/a/arm-synchronization-primitives?lang=en",
      "modified" : 1640083599000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714236921786384,
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "syscollection" : "default"
    },
    "Title" : "ARM Synchronization Primitives",
    "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "Excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "FirstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ..."
  }, {
    "title" : "ARMv8-M Power management",
    "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "firstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2387,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    },
    "childResults" : [ {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMv8-M Power management ",
      "document_number" : "100737",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "3706380",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "9t1sCnWOyB8Q6Yel",
      "urihash" : "9t1sCnWOyB8Q6Yel",
      "sysuri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593441987000,
      "topparentid" : 3706380,
      "numberofpages" : 7,
      "sysconcepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 3706380,
      "parentitem" : "5ef9ff27cafe527e86f55b45",
      "concepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "documenttype" : "pdf",
      "isattachment" : "3706380",
      "sysindexeddate" : 1648718473000,
      "permanentid" : "d8d6f5680aa98a79a0459831be5543167b4a96354e395713fb3ac97d850c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef9ff27cafe527e86f55b47",
      "transactionid" : 861279,
      "title" : "ARMv8-M Power management ",
      "date" : 1648718471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100737:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718471361706460,
      "sysisattachment" : "3706380",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 3706380,
      "size" : 617210,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718464974,
      "syssize" : 617210,
      "sysdate" : 1648718471000,
      "topparent" : "3706380",
      "author" : "Ian Fowler",
      "label_version" : "2.0",
      "systopparentid" : 3706380,
      "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
      "wordcount" : 519,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718473000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718471361706460,
      "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Power management",
    "Uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "Excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "FirstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "firstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2387,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "f5aoqYNLR9zNk7lA",
        "urihash" : "f5aoqYNLR9zNk7lA",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9c",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402185162108,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1470,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1470,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402185162108,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
    },
    "childResults" : [ {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "firstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysauthor" : "Emily Blake",
        "sysurihash" : "LWfUWr2uINH8xhPR",
        "urihash" : "LWfUWr2uINH8xhPR",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "numberofpages" : 15,
        "sysconcepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "documenttype" : "pdf",
        "isattachment" : "4709044",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "77b77ac1094124653bc76bad171a41612e38a4f03e97c67f6de1a63c901f",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da5",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402510025839,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4709044,
        "size" : 419407,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718401850,
        "syssize" : 419407,
        "sysdate" : 1648718402000,
        "topparent" : "4709044",
        "author" : "Emily Blake",
        "label_version" : "1.0",
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 873,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402510025839,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "Excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "FirstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ..."
    }, {
      "title" : "What happens in an MCU face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "firstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "What happens in an MCU face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "KAsAYD43gC1STvbs",
        "urihash" : "KAsAYD43gC1STvbs",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "edd2bbf060850c61f1239c78fe71001cbd17ab1d58ea0153cad96125cd04",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9e",
        "transactionid" : 861277,
        "title" : "What happens in an MCU face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402521369731,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 1971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1971,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402521369731,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "syscollection" : "default"
      },
      "Title" : "What happens in an MCU face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "Excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "FirstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "firstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2387,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "uNzKRu6gcq64XjT2",
        "urihash" : "uNzKRu6gcq64XjT2",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "03c3c8b072cfe596b951e89eabb5d8b20c89c65d554962cc31b08d2ea7db",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da4",
        "transactionid" : 861277,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402463871493,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 435,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/Next-steps?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402463871493,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "FirstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102295",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4709044",
      "sysurihash" : "ðBG4uM73vwzurevn",
      "urihash" : "ðBG4uM73vwzurevn",
      "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "systransactionid" : 861277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1605798937000,
      "topparentid" : 4709044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627475192000,
      "sysconcepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4709044,
      "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
      "concepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "documenttype" : "html",
      "isattachment" : "4709044",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718402000,
      "permanentid" : "389a88f3288f5894cb91ff2a7109fbc6283910e83611e2db2c1a720ef1de",
      "syslanguage" : [ "English" ],
      "itemid" : "61014cf89ebe3a7dbd3a7da3",
      "transactionid" : 861277,
      "title" : "Related information ",
      "products" : [ "Machine Learning" ],
      "date" : 1648718402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102295:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718402554113569,
      "sysisattachment" : "4709044",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4709044,
      "size" : 379,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718400544,
      "syssize" : 379,
      "sysdate" : 1648718402000,
      "haslayout" : "1",
      "topparent" : "4709044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709044,
      "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
      "wordcount" : 40,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718402000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102295/0100/Related-information?lang=en",
      "modified" : 1627475192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718402554113569,
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "FirstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ..."
  }, {
    "title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "M1f4Ydk8KosWgSNu",
        "urihash" : "M1f4Ydk8KosWgSNu",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317543000,
        "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5283e60c5c768e2de9",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317543000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317543319660332,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 4796,
        "sysdate" : 1656317543000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317543000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317543319660332,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "Ik7xxMzjKcgP9dsT",
        "urihash" : "Ik7xxMzjKcgP9dsT",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "f133f91e8ff5a9edaf6dd96c7da38fa1392e19a31457e2391617f91446c1",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd6",
        "transactionid" : 909525,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545074517644,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 611,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545074517644,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "caAZuyApAIEEDKIa",
        "urihash" : "caAZuyApAIEEDKIa",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "75dffc470ca09c1dfe627c227d1dd604fe7ddb50ff556d354e9bfc5e7f31",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fda",
        "transactionid" : 909525,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545038937465,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 160,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Revisions?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545038937465,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C"
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "IW9jpxLSzYfKP1nW",
        "urihash" : "IW9jpxLSzYfKP1nW",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "3e4ad9c1ce3a8206a521f4df628f7612d1f040a34f77cb4d1335138dba85",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd7",
        "transactionid" : 909525,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545000796466,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 1525,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 1525,
        "sysdate" : 1656317544000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545000796466,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    } ],
    "totalNumberOfChildResults" : 379,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "document_number" : "101968",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4839682",
      "sysauthor" : "ARM",
      "sysurihash" : "y2jOH7DLEoJPwq0M",
      "urihash" : "y2jOH7DLEoJPwq0M",
      "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4839682,
      "numberofpages" : 704,
      "sysconcepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4839682,
      "parentitem" : "6193dd5283e60c5c768e2de9",
      "concepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "documenttype" : "pdf",
      "isattachment" : "4839682",
      "sysindexeddate" : 1656317547000,
      "permanentid" : "4410f0409efbc466f0643242f4c5515c7ec98115d4809e279897d04fc680",
      "syslanguage" : [ "English" ],
      "itemid" : "6193dd5883e60c5c768e3021",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1656317546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101968:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317546643220433,
      "sysisattachment" : "4839682",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4839682,
      "size" : 2848275,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317536230,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2848275,
      "sysdate" : 1656317546000,
      "topparent" : "4839682",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4839682,
      "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317547000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317546643220433,
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ..."
  }, {
    "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2373,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "1l4MAokYiOUqGvKJ",
        "urihash" : "1l4MAokYiOUqGvKJ",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "416959e4045eb64863ebefcbe66f959d3b23f8ab3d9f82dd5f0f815b2d7c",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801d",
        "transactionid" : 909525,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539300048609,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 335,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 335,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539300048609,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2373,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "gQlTwKMZAZscnNKl",
        "urihash" : "gQlTwKMZAZscnNKl",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "3eb2f35489a2e4de5f5874ed851164c729b64a5f8f6bde08acb17bf6fce0",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801f",
        "transactionid" : 909525,
        "title" : "Register summary ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539263368760,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 577,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Register-summary?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539263368760,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101970",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4840184",
      "sysauthor" : "ARM",
      "sysurihash" : "SWFzfpNUi36cR7Se",
      "urihash" : "SWFzfpNUi36cR7Se",
      "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4840184,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4840184,
      "parentitem" : "6193c80ef45f0b1fbf3a8014",
      "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "4840184",
      "sysindexeddate" : 1656317539000,
      "permanentid" : "bc002ccc1d7e7b14b6c85df13c05e0d65b0bd773e48920e6dcb57d8170dd",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c80ef45f0b1fbf3a8025",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1656317539000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101970:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317539584297524,
      "sysisattachment" : "4840184",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4840184,
      "size" : 384731,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317521743,
      "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 384731,
      "sysdate" : 1656317539000,
      "topparent" : "4840184",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4840184,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 728,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317539000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317539584297524,
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ..."
  }, {
    "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "f87GgXuBE41PRzwP",
        "urihash" : "f87GgXuBE41PRzwP",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483954000,
        "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bc1",
        "transactionid" : 893907,
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483954000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483954817400081,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 4324,
        "sysdate" : 1653483954000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483954817400081,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "firstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "XvkWbzt4pKm6SrI5",
        "urihash" : "XvkWbzt4pKm6SrI5",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "99b4d581e4f9a004c7c4965df6205555550cd1269da1eb09c091c92259bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bee",
        "transactionid" : 893907,
        "title" : "Clocking ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955541262603,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 394,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/clocking?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955541262603,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "Excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "FirstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ..."
    }, {
      "title" : "Generic Flash Bus arbiter",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "firstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Generic Flash Bus arbiter ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "JcLQJjxNJIFI9hFY",
        "urihash" : "JcLQJjxNJIFI9hFY",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "ca20bdc92470ddf66407dc2a15b68c9968568492793db970a14fe528bd9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bf2",
        "transactionid" : 893907,
        "title" : "Generic Flash Bus arbiter ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955495757482,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 854,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 854,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955495757482,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "syscollection" : "default"
      },
      "Title" : "Generic Flash Bus arbiter",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "Excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "FirstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ..."
    }, {
      "title" : "APB master interface",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "firstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB master interface ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "gCxpgsljðC4uMgH3",
        "urihash" : "gCxpgsljðC4uMgH3",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "7025740d7e64dfd2ab98ebf079a54d3a5850a53a195eba96e34e9458dd2e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72be4",
        "transactionid" : 893907,
        "title" : "APB master interface ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955378308031,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 965,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955378308031,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "APB master interface",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "Excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "FirstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "document_number" : "101059",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464641",
      "sysauthor" : "ARM",
      "sysurihash" : "tS4bZdYezFpfTstk",
      "urihash" : "tS4bZdYezFpfTstk",
      "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "keywords" : "system ip, controllers",
      "systransactionid" : 893907,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1539104245000,
      "topparentid" : 3464641,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
      "attachmentparentid" : 3464641,
      "parentitem" : "5e84c5bca57aac7b03f72bc1",
      "concepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "documenttype" : "pdf",
      "isattachment" : "3464641",
      "sysindexeddate" : 1653483956000,
      "permanentid" : "069c89f8e83504d6b5915813b04b0cb7ee863a052049ec1f7dbbb1f94342",
      "syslanguage" : [ "English" ],
      "itemid" : "5e84c5bda57aac7b03f72c8d",
      "transactionid" : 893907,
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "subject" : "This book is for the GFC-100 Generic Flash Controller.",
      "date" : 1653483955000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101059:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653483955945279029,
      "sysisattachment" : "3464641",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464641,
      "size" : 605739,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653483872030,
      "syssubject" : "This book is for the GFC-100 Generic Flash Controller.",
      "syssize" : 605739,
      "sysdate" : 1653483955000,
      "topparent" : "3464641",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464641,
      "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
      "wordcount" : 1390,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653483956000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653483955945279029,
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ..."
  }, {
    "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "firstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "AHB and APB expansion",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "firstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB and APB expansion ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "mJjZvSMUðzxQMexv",
        "urihash" : "mJjZvSMUðzxQMexv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "f8f119c2b3671bc5fcca63c1eda35be315456cd0f98d3e37f9856439df7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d67",
        "transactionid" : 872609,
        "title" : "AHB and APB expansion ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792458439231,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 308,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 308,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792458439231,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "syscollection" : "default"
      },
      "Title" : "AHB and APB expansion",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "Excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "FirstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ..."
    }, {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    }, {
      "title" : "Features of the SSE-100",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "firstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features of the SSE-100 ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "a7MaxmY3sEDt1rgI",
        "urihash" : "a7MaxmY3sEDt1rgI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "13dc77c0497753ecef9f9caebdd55309522cb0c0d15d30136a55f22ef2e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d25",
        "transactionid" : 872609,
        "title" : "Features of the SSE-100 ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792225121725,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 3151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790261,
        "syssize" : 3151,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792225121725,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "syscollection" : "default"
      },
      "Title" : "Features of the SSE-100",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "Excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "FirstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "document_number" : "ddi0551",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4956637",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ChtAaqUAedUUrSCR",
      "urihash" : "ChtAaqUAedUUrSCR",
      "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "keywords" : "Cortex-M3, CoreLink SSE-100 Subsystem",
      "systransactionid" : 872609,
      "copyright" : "Copyright ©€2015-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1512994292000,
      "topparentid" : 4956637,
      "numberofpages" : 90,
      "sysconcepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
      "attachmentparentid" : 4956637,
      "parentitem" : "5fa3a06fb1a7c5445f290cea",
      "concepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "documenttype" : "pdf",
      "isattachment" : "4956637",
      "sysindexeddate" : 1650451794000,
      "permanentid" : "ff9b3de6232c1dbcec9a8537f023e3f198e23da446b947429c5e1624911f",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa3a071b1a7c5445f290def",
      "transactionid" : 872609,
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "subject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "date" : 1650451794000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0551:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650451794412210999,
      "sysisattachment" : "4956637",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4956637,
      "size" : 651071,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451792007,
      "syssubject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "syssize" : 651071,
      "sysdate" : 1650451794000,
      "topparent" : "4956637",
      "author" : "ARM Limited",
      "label_version" : "r0p1 (C)",
      "systopparentid" : 4956637,
      "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 2356,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650451794000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650451794412210999,
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117"
  }, {
    "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "firstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "bt7nf74sX8jQJrGr",
        "urihash" : "bt7nf74sX8jQJrGr",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "functionality ; system partitioning ; Clocks",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "functionality ; system partitioning ; Clocks",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "59666203fa01b2607dcc4b18997dc0d8f95e423b8a05f334f3c471e3cab1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f7306a",
        "transactionid" : 872616,
        "title" : "Functional description ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119579541458,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119579541458,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "FirstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ..."
    }, {
      "title" : "Base element",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "firstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Base element ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "nFUOWqahN833xQFw",
        "urihash" : "nFUOWqahN833xQFw",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Base element ; Component sources",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "Base element ; Component sources",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "2915f9a1c2bf3ba1aa6132d7691506ada81b947333ccbe2895b8ac0e8236",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a60a57aac7b03f73086",
        "transactionid" : 872616,
        "title" : "Base element ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119541506193,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description/base-element?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119541506193,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "syscollection" : "default"
      },
      "Title" : "Base element",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "Excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "FirstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ..."
    }, {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    } ],
    "totalNumberOfChildResults" : 135,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "document_number" : "101104",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465900",
      "sysauthor" : "ARM",
      "sysurihash" : "HR94eTfZL5WHWjIF",
      "urihash" : "HR94eTfZL5WHWjIF",
      "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "systransactionid" : 872616,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1531269103000,
      "topparentid" : 3465900,
      "numberofpages" : 187,
      "sysconcepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
      "attachmentparentid" : 3465900,
      "parentitem" : "5e859a5fa57aac7b03f73059",
      "concepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "documenttype" : "pdf",
      "isattachment" : "3465900",
      "sysindexeddate" : 1650452121000,
      "permanentid" : "67423b7dcf5b45329a9b0961ee0404e15387c62dcd43e72290c0619c7f45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859a61a57aac7b03f73101",
      "transactionid" : 872616,
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "date" : 1650452120000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101104:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452120771204668,
      "sysisattachment" : "3465900",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465900,
      "size" : 1436216,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452119341,
      "syssubject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "syssize" : 1436216,
      "sysdate" : 1650452120000,
      "topparent" : "3465900",
      "author" : "ARM",
      "label_version" : "r2p0",
      "systopparentid" : 3465900,
      "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 3358,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452121000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452120771204668,
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ..."
  }, {
    "title" : "Arm Corstone SSE-300 Example Subsystem",
    "uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "SPCSECCTRL",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "firstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SPCSECCTRL ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "AZ9GiLoeQUW6txfd",
        "urihash" : "AZ9GiLoeQUW6txfd",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "790e72e99d6842cd49834a490a66f2a24ff6a13486bf9140260a4ef4db24",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000e9ebe3a7dbd3a66c2",
        "transactionid" : 872615,
        "title" : "SPCSECCTRL ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072496375052,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452058905,
        "syssize" : 750,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072496375052,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "syscollection" : "default"
      },
      "Title" : "SPCSECCTRL",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "Excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "FirstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ..."
    }, {
      "title" : "Entering HIBERNATION0",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "firstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Entering HIBERNATION0 ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "gMsXIiafWErQrZgi",
        "urihash" : "gMsXIiafWErQrZgi",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "656d64491fb872b4132a2519db96aed3d6ad1a68569bfecd96666e1c0909",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6692",
        "transactionid" : 872615,
        "title" : "Entering HIBERNATION0 ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072468815809,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 1877,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072468815809,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "syscollection" : "default"
      },
      "Title" : "Entering HIBERNATION0",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "Excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "FirstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ..."
    }, {
      "title" : "System power states",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "firstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "System power states ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "KMRXweð6qvyFf5Mw",
        "urihash" : "KMRXweð6qvyFf5Mw",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "37617e3e5b650c4cc8a3a4180c4c80a10f0ea465309aacab47dd11c88f87",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6690",
        "transactionid" : 872615,
        "title" : "System power states ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072457686062,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 3454,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 3454,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072457686062,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "syscollection" : "default"
      },
      "Title" : "System power states",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "Excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "FirstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ..."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
      "document_number" : "101773",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4692045",
      "sysurihash" : "7PzJPk2tpLF3SYV1",
      "urihash" : "7PzJPk2tpLF3SYV1",
      "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1624320000000,
      "topparentid" : 4692045,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626079244000,
      "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
      "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452072000,
      "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
      "syslanguage" : [ "English" ],
      "itemid" : "60ec000c9ebe3a7dbd3a664b",
      "transactionid" : 872615,
      "title" : "Arm  Corstone SSE-300 Example Subsystem ",
      "products" : [ "Corstone SSE-300" ],
      "date" : 1650452072000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101773:0001:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1650452072501998478,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4589,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452059155,
      "syssize" : 4589,
      "sysdate" : 1650452072000,
      "haslayout" : "1",
      "topparent" : "4692045",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4692045,
      "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452072000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101773/0001/?lang=en",
      "modified" : 1637071037000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452072501998478,
      "uri" : "https://developer.arm.com/documentation/101773/0001/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-300 Example Subsystem",
    "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "firstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "jvU8aGmhBWLtjodW",
        "urihash" : "jvU8aGmhBWLtjodW",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
        "systransactionid" : 872614,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "sysindexeddate" : 1650452044000,
        "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa370",
        "transactionid" : 872614,
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452044950684590,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4427,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4427,
        "sysdate" : 1650452044000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452044950684590,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "firstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "q0fqJiAaBJ8dBhWU",
        "urihash" : "q0fqJiAaBJ8dBhWU",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "e5b9478af438c6d3b66057ee13ee54eb009abef2ee51f2fc96c05fab04ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa384",
        "transactionid" : 872615,
        "title" : "Clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070858142874,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 284,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070858142874,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "Excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "FirstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ..."
    }, {
      "title" : "Crypto Accelerator interfaces",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "firstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Crypto Accelerator interfaces ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "2eyLHaaY6RhYA9dV",
        "urihash" : "2eyLHaaY6RhYA9dV",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "74868bc15c5a7220ede32506790ffd3897ead88ff27d7eb5608af22ff020",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa380",
        "transactionid" : 872615,
        "title" : "Crypto Accelerator interfaces ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070447004029,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 4108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4108,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070447004029,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Crypto Accelerator interfaces",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "Excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "FirstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ..."
    }, {
      "title" : "SECENCCLK",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "firstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SECENCCLK ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "WñNezRXZf2fS7Yqg",
        "urihash" : "WñNezRXZf2fS7Yqg",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "0ccca2671f8698afb95104694822c393d1d038b8aa01e062a917922e9107",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa386",
        "transactionid" : 872615,
        "title" : "SECENCCLK ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070409482796,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 551,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070409482796,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "syscollection" : "default"
      },
      "Title" : "SECENCCLK",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "Excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "FirstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "101870",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723680",
      "sysurihash" : "LOAltcAKC4ES1Uñ4",
      "urihash" : "LOAltcAKC4ES1Uñ4",
      "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594208032000,
      "topparentid" : 3723680,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596194531000,
      "sysconcepts" : "Secure Enclave",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "attachmentparentid" : 3723680,
      "parentitem" : "5f23fee3da9f9552000fa370",
      "concepts" : "Secure Enclave",
      "documenttype" : "html",
      "isattachment" : "3723680",
      "sysindexeddate" : 1650452071000,
      "permanentid" : "e8692a12b965b9a973b2c5581a1101aebb26c9c35c78d0b7d4a77a0f72ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23fee3da9f9552000fa377",
      "transactionid" : 872615,
      "title" : "Functional description ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452071000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101870:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452071083993907,
      "sysisattachment" : "3723680",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723680,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452002497,
      "syssize" : 226,
      "sysdate" : 1650452071000,
      "haslayout" : "1",
      "topparent" : "3723680",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3723680,
      "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452071000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101870/0000/Functional-description?lang=en",
      "modified" : 1645008167000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452071083993907,
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "Excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "FirstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ..."
  }, {
    "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Output clocks",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "firstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Output clocks ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "AuHrGoNkEx4FrRSw",
        "urihash" : "AuHrGoNkEx4FrRSw",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "9d8d32893e2171352705d41e6bae57627f969033639b2aa570d818c01aa7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762c4",
        "transactionid" : 872615,
        "title" : "Output clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069731339761,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 1031,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 1031,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Output-clocks?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069731339761,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "syscollection" : "default"
      },
      "Title" : "Output clocks",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "Excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "FirstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ..."
    }, {
      "title" : "SYSPLL",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "firstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYSPLL ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "2T5q1ll2iMX6IAñð",
        "urihash" : "2T5q1ll2iMX6IAñð",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "0ab6c6bb7616e2454b239f227f5e83b8979acacaf2c289be39f10a2c01cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762b5",
        "transactionid" : 872615,
        "title" : "SYSPLL ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069693283584,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 457,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069693283584,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "syscollection" : "default"
      },
      "Title" : "SYSPLL",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "Excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "FirstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ..."
    }, {
      "title" : "Bus protocol",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "firstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bus protocol ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "7pKlMnZ2Ks7Hg8Vg",
        "urihash" : "7pKlMnZ2Ks7Hg8Vg",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "10070362fb27441cc5ffa31ba0172cd70418262ace3bbf7791d81f6864c1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a18b500e883ab8e7634c",
        "transactionid" : 872615,
        "title" : "Bus protocol ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069516955053,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 5041,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995038,
        "syssize" : 5041,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 230,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069516955053,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "syscollection" : "default"
      },
      "Title" : "Bus protocol",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "Excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "FirstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ..."
    } ],
    "totalNumberOfChildResults" : 349,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "document_number" : "101418",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3822803",
      "sysurihash" : "vW9NhMtzlpon6PnY",
      "urihash" : "vW9NhMtzlpon6PnY",
      "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594916276000,
      "topparentid" : 3822803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596039560000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452069000,
      "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f21a188500e883ab8e76239",
      "transactionid" : 872615,
      "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101418:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452069862294408,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4415,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451995099,
      "syssize" : 4415,
      "sysdate" : 1650452069000,
      "haslayout" : "1",
      "topparent" : "3822803",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3822803,
      "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101418/0100/?lang=en",
      "modified" : 1636628430000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452069862294408,
      "uri" : "https://developer.arm.com/documentation/101418/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Key features",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "firstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Key features ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "1CstUN4IT5ñUñW8V",
        "urihash" : "1CstUN4IT5ñUñW8V",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "c99c530341cde04556fd8e602bc6d9b7919bb90dcd433e3c0a44834b4121",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f11",
        "transactionid" : 864272,
        "title" : "Key features ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471535199096,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 491,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/key-features?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471535199096,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "syscollection" : "default"
      },
      "Title" : "Key features",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "Excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "FirstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "firstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "5H8RsYddZdWjYKeD",
        "urihash" : "5H8RsYddZdWjYKeD",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "product revisions ; First release ; ARM ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "product revisions ; First release ; ARM ; functionality",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149463000,
        "permanentid" : "ae26ca9374de8a14f9b5b692c80156e85aefbcf5f43fe237977e4539e831",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f12",
        "transactionid" : 864272,
        "title" : "Product revisions ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149463000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149463365345863,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 231,
        "sysdate" : 1649149463000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/product-revisions?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149463365345863,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "Excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "FirstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "document_number" : "100591",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3456742",
      "sysauthor" : "ARM",
      "sysurihash" : "zLDPf3bjTkCIeNpi",
      "urihash" : "zLDPf3bjTkCIeNpi",
      "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459422262000,
      "topparentid" : 3456742,
      "numberofpages" : 18,
      "sysconcepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 3456742,
      "parentitem" : "5e7e39a9b471823cb9de5f0a",
      "concepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3456742",
      "sysindexeddate" : 1649149471000,
      "permanentid" : "1a429beede98e029f5d5eecc842b20bbd11f1edc466a4b9bc0aa16324db2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e39a9b471823cb9de5f19",
      "transactionid" : 864272,
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "date" : 1649149471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100591:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149471801207515,
      "sysisattachment" : "3456742",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3456742,
      "size" : 359948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149123307,
      "syssubject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "syssize" : 359948,
      "sysdate" : 1649149471000,
      "topparent" : "3456742",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3456742,
      "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "wordcount" : 665,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149471000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149471801207515,
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "firstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "firstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "VqkH85ufyjTiSOn7",
        "urihash" : "VqkH85ufyjTiSOn7",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149400000,
        "permanentid" : "28e3542ddc6cc436e8484d3d30cdc93f92639e307449145cf8c60adef78f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8c",
        "transactionid" : 864271,
        "title" : "Functional description ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149400397347045,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 231,
        "sysdate" : 1649149400000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149400397347045,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "FirstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ..."
    }, {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "excerpt" : "When the TCU receives a DTI translation request, it uses the QTW interface to perform: Configuration ... This section contains the following subsections: Translation Buffer Unit Translation ...",
      "firstSentences" : "About the functions The major functional blocks of the MMU-600 are the TBU, TCU, and DTI interconnect. The following figure shows an example system that uses the MMU-600. Figure 2-1 Example system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "Hrg4CjqZBSHvQ8gK",
        "urihash" : "Hrg4CjqZBSHvQ8gK",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "translation ; TBU ; TCU ; MMU ; DTI ; master ; Lookaside Buffers ; caches ; interface ; transaction ; configuration ; key components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "translation ; TBU ; TCU ; MMU ; DTI ; master ; Lookaside Buffers ; caches ; interface ; transaction ; configuration ; key components",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149555000,
        "permanentid" : "2220b2b2c07c310ed2304ce0e52325c29cdf4471c534997cf5cff7e85ea3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8d",
        "transactionid" : 864274,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149555962653930,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 2336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 2336,
        "sysdate" : 1649149555000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description/About-the-functions?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149555962653930,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions",
      "Excerpt" : "When the TCU receives a DTI translation request, it uses the QTW interface to perform: Configuration ... This section contains the following subsections: Translation Buffer Unit Translation ...",
      "FirstSentences" : "About the functions The major functional blocks of the MMU-600 are the TBU, TCU, and DTI interconnect. The following figure shows an example system that uses the MMU-600. Figure 2-1 Example system ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "100310",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4816978",
      "sysauthor" : "ARM",
      "sysurihash" : "cSSe0fgxWj1m3i8i",
      "urihash" : "cSSe0fgxWj1m3i8i",
      "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "keywords" : "Systems IP, Controllers, CoreLink Memory Controllers, CoreLink MMU-600",
      "systransactionid" : 864271,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588766314000,
      "topparentid" : 4816978,
      "numberofpages" : 144,
      "sysconcepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 4816978,
      "parentitem" : "5f22a14ef3ce30357bc28f78",
      "concepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4816978",
      "sysindexeddate" : 1649149403000,
      "permanentid" : "234e720bf6927007fed380a99ae1d2c794407a2dcceee80064c6cbbde69e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22a14ff3ce30357bc28ffb",
      "transactionid" : 864271,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "date" : 1649149402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100310:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149402989058918,
      "sysisattachment" : "4816978",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4816978,
      "size" : 989191,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149281967,
      "syssubject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "syssize" : 989191,
      "sysdate" : 1649149402000,
      "topparent" : "4816978",
      "author" : "ARM",
      "label_version" : "r2p2",
      "systopparentid" : 4816978,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
      "wordcount" : 2387,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149402989058918,
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "Excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "FirstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ..."
  }, {
    "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "document_number" : "101505",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3793297",
          "sysurihash" : "UrLjid2oU0iez7VY",
          "urihash" : "UrLjid2oU0iez7VY",
          "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
          "systransactionid" : 864270,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1594743119000,
          "topparentid" : 3793297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594743271000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149369000,
          "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0dd9e7db817116ee449723",
          "transactionid" : 864270,
          "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649149369000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101505:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149369846476011,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149035391,
          "syssize" : 244,
          "sysdate" : 1649149369000,
          "haslayout" : "1",
          "topparent" : "3793297",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3793297,
          "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149369000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101505/0000/?lang=en",
          "modified" : 1636976952000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149369846476011,
          "uri" : "https://developer.arm.com/documentation/101505/0000/en",
          "syscollection" : "default"
        },
        "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "document_number" : "101505",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3793297",
        "sysauthor" : "petfog01",
        "sysurihash" : "ypqiOCTrñpZ3KmBt",
        "urihash" : "ypqiOCTrñpZ3KmBt",
        "sysuri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1594743119000,
        "topparentid" : 3793297,
        "numberofpages" : 30,
        "sysconcepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3793297,
        "parentitem" : "5f0dd9e7db817116ee449723",
        "concepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "documenttype" : "pdf",
        "isattachment" : "3793297",
        "sysindexeddate" : 1649149367000,
        "permanentid" : "d7d55c34625116351f214b0be72eccd800cdc4c7d0d5d5a93fcd55c83c30",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0dd9e7db817116ee449725",
        "transactionid" : 864270,
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "subject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "date" : 1649149366000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101505:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149366920703969,
        "sysisattachment" : "3793297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3793297,
        "size" : 654066,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149036596,
        "syssubject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "syssize" : 654066,
        "sysdate" : 1649149366000,
        "topparent" : "3793297",
        "author" : "petfog01",
        "label_version" : "0000",
        "systopparentid" : 3793297,
        "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
        "wordcount" : 1259,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149367000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149366920703969,
        "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "syscollection" : "default"
      },
      "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "document_number" : "101505",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3793297",
      "sysurihash" : "UrLjid2oU0iez7VY",
      "urihash" : "UrLjid2oU0iez7VY",
      "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594743119000,
      "topparentid" : 3793297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594743271000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149369000,
      "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0dd9e7db817116ee449723",
      "transactionid" : 864270,
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649149369000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101505:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149369846476011,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 244,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149035391,
      "syssize" : 244,
      "sysdate" : 1649149369000,
      "haslayout" : "1",
      "topparent" : "3793297",
      "label_version" : "0000",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793297,
      "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101505/0000/?lang=en",
      "modified" : 1636976952000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149369846476011,
      "uri" : "https://developer.arm.com/documentation/101505/0000/en",
      "syscollection" : "default"
    },
    "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4833315",
        "sysurihash" : "aAjñLhSM1BjGmCyG",
        "urihash" : "aAjñLhSM1BjGmCyG",
        "sysuri" : "https://developer.arm.com/documentation/101322/0101/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1600345605000,
        "topparentid" : 4833315,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601398584000,
        "sysconcepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
        "concepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407069000,
        "permanentid" : "6a46ce47c804b487dd57733e290a13050defc4359b4ffdb759aa5ea99d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5f7367381b758617cd959cce",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit AE" ],
        "date" : 1649407069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101322:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407069457875405,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4666,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406924269,
        "syssize" : 4666,
        "sysdate" : 1649407069000,
        "haslayout" : "1",
        "topparent" : "4833315",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833315,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0101/?lang=en",
        "modified" : 1636622697000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407069457875405,
        "uri" : "https://developer.arm.com/documentation/101322/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "document_number" : "101322",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4833315",
      "sysauthor" : "ARM",
      "sysurihash" : "jYZpn10ñfX6MGnW4",
      "urihash" : "jYZpn10ñfX6MGnW4",
      "sysuri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "keywords" : "DSU-AE",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1600345605000,
      "topparentid" : 4833315,
      "numberofpages" : 332,
      "sysconcepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
      "attachmentparentid" : 4833315,
      "parentitem" : "5f7367381b758617cd959cce",
      "concepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "documenttype" : "pdf",
      "isattachment" : "4833315",
      "sysindexeddate" : 1649149355000,
      "permanentid" : "a3ef14de4f2f3419be1f81f5831e637a1f9bf7c4fe5ae335100debb7acbf",
      "syslanguage" : [ "English" ],
      "itemid" : "5f73673b1b758617cd959dbc",
      "transactionid" : 864270,
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "date" : 1649149355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101322:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149355474657295,
      "sysisattachment" : "4833315",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4833315,
      "size" : 1704922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149008045,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "syssize" : 1704922,
      "sysdate" : 1649149355000,
      "topparent" : "4833315",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 4833315,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
      "wordcount" : 4351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149355000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149355474657295,
      "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE"
  }, {
    "title" : "Overview of the N1 SDP MCC command-line interface",
    "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "firstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "5bufð2ZFwutmEleX",
        "urihash" : "5bufð2ZFwutmEleX",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
        "systransactionid" : 864266,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149147000,
        "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e43951795e690a6a68",
        "transactionid" : 864266,
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149147361599694,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 6457,
        "sysdate" : 1649149147000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149147361599694,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MCC main command menu",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "firstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MCC main command menu ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "eY5ruYðJXfn2qjjp",
        "urihash" : "eY5ruYðJXfn2qjjp",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149353000,
        "permanentid" : "e93084dbb0fd42ccf3185415935e0736d996a1c8fb7fcb116a61b389ba4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa2",
        "transactionid" : 864270,
        "title" : "MCC main command menu ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149353000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149353777497596,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 1187,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 1187,
        "sysdate" : 1649149353000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149353000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149353777497596,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "syscollection" : "default"
      },
      "Title" : "MCC main command menu",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "Excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "FirstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "EuMðd30mcEjFfKTi",
        "urihash" : "EuMðd30mcEjFfKTi",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149239000,
        "permanentid" : "bc99c9aa6156b5dfa9ec2234aa90871296d78e12326c190f4a0ec85dfd56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6a94",
        "transactionid" : 864268,
        "title" : "Configuration ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149239000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149239053037598,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 313,
        "sysdate" : 1649149239000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149239000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149239053037598,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ..."
    }, {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "firstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "Ex0pA5CYr07aJkrs",
        "urihash" : "Ex0pA5CYr07aJkrs",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149238000,
        "permanentid" : "356c9ae8e07efc674142474c7ee22692f8026d24aa44e7ff8c9497713adc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa0",
        "transactionid" : 864268,
        "title" : "Command-line interface ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149238957388137,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 325,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 325,
        "sysdate" : 1649149238000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149238957388137,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "Excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "FirstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Overview of the N1 SDP MCC command-line interface ",
      "document_number" : "101489",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3467708",
      "sysurihash" : "m3vEpXnHZiQdKHhZ",
      "urihash" : "m3vEpXnHZiQdKHhZ",
      "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585847145000,
      "topparentid" : 3467708,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596269028000,
      "sysconcepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
      "attachmentparentid" : 3467708,
      "parentitem" : "5f2521e43951795e690a6a68",
      "concepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "documenttype" : "html",
      "isattachment" : "3467708",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149353000,
      "permanentid" : "eace8aecdeb3679de276778973099328afcdc9691c7ba7fbca3140a1db08",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2521e53951795e690a6aa1",
      "transactionid" : 864270,
      "title" : "Overview of the N1 SDP MCC command-line interface ",
      "products" : [ "Neoverse N1" ],
      "date" : 1649149353000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101489:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149353857705035,
      "sysisattachment" : "3467708",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467708,
      "size" : 432,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148976303,
      "syssize" : 432,
      "sysdate" : 1649149353000,
      "haslayout" : "1",
      "topparent" : "3467708",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3467708,
      "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149353000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "modified" : 1636632209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149353857705035,
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "syscollection" : "default"
    },
    "Title" : "Overview of the N1 SDP MCC command-line interface",
    "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "Excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "FirstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ..."
  }, {
    "title" : "PrimeCell GPIO functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "firstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "GzlY5yJJS1mLUVlx",
        "urihash" : "GzlY5yJJS1mLUVlx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "systransactionid" : 864262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148966000,
        "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a921e",
        "transactionid" : 864262,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649148966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148966453101553,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1989,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1989,
        "sysdate" : 1649148966000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148966453101553,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "Gy6DYCqqipSNLñYh",
        "urihash" : "Gy6DYCqqipSNLñYh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "systransactionid" : 864264,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149048000,
        "permanentid" : "d9a1735a177634c473c16ec088d9b2aef3cf3d116fbb5c44e04221ab0aac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a922e",
        "transactionid" : 864264,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149048000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149048431925738,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 266,
        "sysdate" : 1649149048000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149048431925738,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ..."
    }, {
      "title" : "Interrupt operation",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "firstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt operation ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "ðuSJtYar4mnCzDoQ",
        "urihash" : "ðuSJtYar4mnCzDoQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149012000,
        "permanentid" : "148bcf4c09c877f394ce2c21939356e7aa4df4247306c5b924f462b367c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a923d",
        "transactionid" : 864263,
        "title" : "Interrupt operation ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149012036087619,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1807,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1807,
        "sysdate" : 1649149012000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149012036087619,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "syscollection" : "default"
      },
      "Title" : "Interrupt operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "Excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "FirstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ..."
    }, {
      "title" : "Interrupt detection logic",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "firstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt detection logic ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "W8WNðBPfWf6lk0W2",
        "urihash" : "W8WNðBPfWf6lk0W2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149009000,
        "permanentid" : "2ebb48fd64aeede471d0b173ea7718279383d148c027d61e692b12e81ff4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a9237",
        "transactionid" : 864263,
        "title" : "Interrupt detection logic ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149009000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149009475782311,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1506,
        "sysdate" : 1649149009000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149009000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149009475782311,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "syscollection" : "default"
      },
      "Title" : "Interrupt detection logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "Excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "FirstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell GPIO functional description ",
      "document_number" : "ddi0190",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3501570",
      "sysurihash" : "fJPQBHsRiZsTQznn",
      "urihash" : "fJPQBHsRiZsTQznn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "systransactionid" : 864264,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158233497000,
      "topparentid" : 3501570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378985000,
      "sysconcepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3501570,
      "parentitem" : "5e8e38e9fd977155116a921e",
      "concepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3501570",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149048000,
      "permanentid" : "0705dfea818632da167fd5fb1b031c089695d63e858aa4e721cbc149c50d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e38e9fd977155116a9235",
      "transactionid" : 864264,
      "title" : "PrimeCell GPIO functional description ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649149048000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0190:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149048465706386,
      "sysisattachment" : "3501570",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3501570,
      "size" : 380,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148798453,
      "syssize" : 380,
      "sysdate" : 1649149048000,
      "haslayout" : "1",
      "topparent" : "3501570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3501570,
      "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "modified" : 1638975360000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149048465706386,
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell GPIO functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "Excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "FirstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ..."
  }, {
    "title" : "Scan timing",
    "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "firstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "F7rCdMWcHWñxvy52",
        "urihash" : "F7rCdMWcHWñxvy52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148735000,
        "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a6fd977155116a31d5",
        "transactionid" : 864257,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148735169414472,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1949,
        "sysdate" : 1649148735000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148735169414472,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Not using an external coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "firstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Not using an external coprocessor ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñxEðAWNitzENUTRe",
        "urihash" : "ñxEðAWNitzENUTRe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "external coprocessors ; instructions ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "external coprocessors ; instructions ; CPA",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "290b77272b922e6e14b58fb1d3b189749d94f9d6729b3a594c16592c481f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a323c",
        "transactionid" : 864260,
        "title" : "Not using an external coprocessor ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148873000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148873588127604,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 539,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 539,
        "sysdate" : 1649148873000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148873588127604,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "Not using an external coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "Excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "FirstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ..."
    }, {
      "title" : "Pipeline-following signals",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "firstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Pipeline-following signals ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñPM46a1ZhMUoS0FD",
        "urihash" : "ñPM46a1ZhMUoS0FD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "268974461680e0ce10fb704d4b9dae977a23696851b08fef303a127920e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a3230",
        "transactionid" : 864260,
        "title" : "Pipeline-following signals ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148872000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148872228108374,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1802,
        "sysdate" : 1649148872000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148872228108374,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "syscollection" : "default"
      },
      "Title" : "Pipeline-following signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "Excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "FirstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ..."
    }, {
      "title" : "Timing parameters for data accesses",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "firstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing parameters for data accesses ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ST9aWvsZzdoVw6P9",
        "urihash" : "ST9aWvsZzdoVw6P9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "3c30dd094d0c67024ff07c238e741e50ca1d88eb818b9d47bd908a47a4b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a9fd977155116a3309",
        "transactionid" : 864260,
        "title" : "Timing parameters for data accesses ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148871894909509,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 617,
        "sysdate" : 1649148871000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148871894909509,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "syscollection" : "default"
      },
      "Title" : "Timing parameters for data accesses",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "Excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "FirstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Scan timing ",
      "document_number" : "ddi0234",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474226",
      "sysurihash" : "GtTsAjBH4EH1B818",
      "urihash" : "GtTsAjBH4EH1B818",
      "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "systransactionid" : 864260,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158929304000,
      "topparentid" : 3474226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369446000,
      "sysconcepts" : "Scan timing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3474226,
      "parentitem" : "5e8e13a6fd977155116a31d5",
      "concepts" : "Scan timing",
      "documenttype" : "html",
      "isattachment" : "3474226",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148874000,
      "permanentid" : "bd3e860b428e4bf453687ea8dca8af16ea48cea69b0d3cfa8a56df6a519d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13a9fd977155116a330e",
      "transactionid" : 864260,
      "title" : "Scan timing ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649148873000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0234:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148873717875182,
      "sysisattachment" : "3474226",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474226,
      "size" : 104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148609336,
      "syssize" : 104,
      "sysdate" : 1649148873000,
      "haslayout" : "1",
      "topparent" : "3474226",
      "label_version" : "r4p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474226,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
      "wordcount" : 10,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "modified" : 1638976773000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148873717875182,
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "syscollection" : "default"
    },
    "Title" : "Scan timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "Excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "FirstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI"
  }, {
    "title" : "IEEE 754 standard implementation choices",
    "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "firstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Implementation of the IEEE 754 standard",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "firstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Implementation of the IEEE 754 standard ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "2enfypgbRd7NNRmN",
        "urihash" : "2enfypgbRd7NNRmN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "documenttype" : "html",
        "isattachment" : "3472285",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148768000,
        "permanentid" : "c9292abb8bec4666756bc4f32b91e4784acbd982dedc72f6bb54e2fe5308",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35de",
        "transactionid" : 864257,
        "title" : "Implementation of the IEEE 754 standard ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148768119560563,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 391,
        "sysdate" : 1649148768000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148768119560563,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "syscollection" : "default"
      },
      "Title" : "Implementation of the IEEE 754 standard",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "Excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "FirstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ..."
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "6XLK5pANjeairkx6",
        "urihash" : "6XLK5pANjeairkx6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A",
        "systransactionid" : 864257,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "numberofpages" : 27,
        "sysconcepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "documenttype" : "pdf",
        "isattachment" : "3472285",
        "sysindexeddate" : 1649148725000,
        "permanentid" : "e0e0e2e6dfab99595ac3e25a80f1c017baba1adc5045b109886e121a8bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35eb",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "date" : 1649148725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148725233341233,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 323070,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148508716,
        "syssubject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "syssize" : 323070,
        "sysdate" : 1649148725000,
        "topparent" : "3472285",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 994,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148725000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148725233341233,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit"
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IEEE 754 standard implementation choices ",
      "document_number" : "ddi0408",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472285",
      "sysurihash" : "M9Q75nkwTMtp2Twt",
      "urihash" : "M9Q75nkwTMtp2Twt",
      "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "systransactionid" : 864257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822946000,
      "topparentid" : 3472285,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369460000,
      "sysconcepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3472285,
      "parentitem" : "5e8e13b4fd977155116a35d4",
      "concepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "documenttype" : "html",
      "isattachment" : "3472285",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148768000,
      "permanentid" : "f883d639b05399fd5f90d05bd179c69bfb7895f3b2d068827c4a43fbaf13",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13b4fd977155116a35df",
      "transactionid" : 864257,
      "title" : "IEEE 754 standard implementation choices ",
      "products" : [ "Cortex-A9" ],
      "date" : 1649148768000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0408:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148768150804143,
      "sysisattachment" : "3472285",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472285,
      "size" : 532,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148506829,
      "syssize" : 532,
      "sysdate" : 1649148768000,
      "haslayout" : "1",
      "topparent" : "3472285",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472285,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148768000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "modified" : 1639128043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148768150804143,
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "syscollection" : "default"
    },
    "Title" : "IEEE 754 standard implementation choices",
    "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "Excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "FirstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ..."
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "cpðxfgy8mrðL9E1n",
        "urihash" : "cpðxfgy8mrðL9E1n",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "documenttype" : "html",
        "isattachment" : "3872567",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "61a53c0349c13e57393f9158fa63be408f2e50112c70e112424c56f616b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377acb",
        "transactionid" : 864256,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693673203197,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 534,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 534,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693673203197,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "firstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysauthor" : "ARM",
        "sysurihash" : "J632GGtPCJL8TLCB",
        "urihash" : "J632GGtPCJL8TLCB",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "documenttype" : "pdf",
        "isattachment" : "3872567",
        "sysindexeddate" : 1649148686000,
        "permanentid" : "7c5ab3843362527476b310bd1ea0950eb0b590e78890ff89327ed73e650a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ad1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649148686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148686316689565,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 381209,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148452246,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 381209,
        "sysdate" : 1649148686000,
        "topparent" : "3872567",
        "author" : "ARM",
        "label_version" : "r4p1",
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 696,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148686000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148686316689565,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "Excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "FirstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "100619",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3872567",
      "sysurihash" : "bdI5rEZXXKaI1y7s",
      "urihash" : "bdI5rEZXXKaI1y7s",
      "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595684443000,
      "topparentid" : 3872567,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598972625000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3872567,
      "parentitem" : "5f4e62d1ca7b6a3399377ac1",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3872567",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148693000,
      "permanentid" : "59a1e35565753edaae0986ada28cbfe10673539f3290b470ab874d2f85ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e62d1ca7b6a3399377ac9",
      "transactionid" : 864256,
      "title" : "Register descriptions ",
      "products" : [ "Neoverse-N1" ],
      "date" : 1649148693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100619:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148693727630107,
      "sysisattachment" : "3872567",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3872567,
      "size" : 408,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148451059,
      "syssize" : 408,
      "sysdate" : 1649148693000,
      "haslayout" : "1",
      "topparent" : "3872567",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3872567,
      "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148693000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100619/0401/Register-descriptions?lang=en",
      "modified" : 1645003338000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148693727630107,
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "Address alignment",
    "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "firstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "AFJ2aT1kYnhrKuvU",
        "urihash" : "AFJ2aT1kYnhrKuvU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148549000,
        "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4c8259fe2368e2b42a",
        "transactionid" : 864253,
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148549000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148549194752025,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1856,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 1856,
        "sysdate" : 1649148549000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148549000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148549194752025,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "XHB behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "firstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "XHB behavior ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "aapOYjbHpiyGWLIj",
        "urihash" : "aapOYjbHpiyGWLIj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "c472d49da1cad8f4112a27a1c534a6482b696ccfcc3e6f43c5849bd15924",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b441",
        "transactionid" : 864256,
        "title" : "XHB behavior ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148657441046158,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 340,
        "sysdate" : 1649148657000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148657441046158,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "syscollection" : "default"
      },
      "Title" : "XHB behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "Excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "FirstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing."
    }, {
      "title" : "1KB boundary crossing",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "firstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "1KB boundary crossing ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "wmTZKK1LpNdPlyAA",
        "urihash" : "wmTZKK1LpNdPlyAA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "7735fcc43c8e6a56c38c2991ab2b848d5ec418a440c24722b91627427c3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b443",
        "transactionid" : 864256,
        "title" : "1KB boundary crossing ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148656666657372,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 699,
        "sysdate" : 1649148656000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148656666657372,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "syscollection" : "default"
      },
      "Title" : "1KB boundary crossing",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "Excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "FirstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "firstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "ilcz3x8U0hNñL8mq",
        "urihash" : "ilcz3x8U0hNñL8mq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "interface signals ; AMBA protocols",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "interface signals ; AMBA protocols",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148632000,
        "permanentid" : "da264beac90a3abc16929cf2daf4eed9ceffb501a8117a72cd9bdc28e88c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b44a",
        "transactionid" : 864255,
        "title" : "Interfaces ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148632661271217,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 380,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 380,
        "sysdate" : 1649148632000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/interfaces?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148632661271217,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "Excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "FirstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Address alignment ",
      "document_number" : "ddi0523",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3525069",
      "sysurihash" : "1T4xx8promCrekPQ",
      "urihash" : "1T4xx8promCrekPQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1422963890000,
      "topparentid" : 3525069,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531916000,
      "sysconcepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3525069,
      "parentitem" : "5e908e4c8259fe2368e2b42a",
      "concepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "documenttype" : "html",
      "isattachment" : "3525069",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148682000,
      "permanentid" : "962916a70d3816ab238cdaea836c94cacea52a1362a9fa11259fc8a03dd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b447",
      "transactionid" : 864256,
      "title" : "Address alignment ",
      "products" : [ "CoreLink XHB-400 Bridge" ],
      "date" : 1649148682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0523:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148682089908444,
      "sysisattachment" : "3525069",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3525069,
      "size" : 722,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148425487,
      "syssize" : 722,
      "sysdate" : 1649148682000,
      "haslayout" : "1",
      "topparent" : "3525069",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3525069,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
      "wordcount" : 63,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "modified" : 1639139218000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148682089908444,
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "syscollection" : "default"
    },
    "Title" : "Address alignment",
    "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "Excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "FirstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ..."
  }, {
    "title" : "SMC memory initialization",
    "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "HTKqTlMKðHusEQYi",
        "urihash" : "HTKqTlMKðHusEQYi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148620000,
        "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b6a",
        "transactionid" : 864255,
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148620000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148620441325411,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1960,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1960,
        "sysdate" : 1649148620000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148620000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148620441325411,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "BDE5N0jñArðñUf16",
        "urihash" : "BDE5N0jñArðñUf16",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "functional operation ; major components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "functional operation ; major components",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148677000,
        "permanentid" : "73e8ff46b711adf4648b5756d810d3fd09a5d9fe9b3dd0c577dd57bd5503",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b81",
        "transactionid" : 864256,
        "title" : "Functional Overview ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148677000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148677728238643,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 307,
        "sysdate" : 1649148677000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148677000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148677728238643,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
    }, {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "UEAx8oaLEMUfiññm",
        "urihash" : "UEAx8oaLEMUfiññm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148657000,
        "permanentid" : "dfc418b69091f96f22c89664058efcb34f73d4e558fb016d4a3958b4c98f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b88",
        "transactionid" : 864256,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148649877763859,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1198,
        "sysdate" : 1649148649000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148649877763859,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC functional operation",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC functional operation ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "DBo7u4JNTKvwCrt9",
        "urihash" : "DBo7u4JNTKvwCrt9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148646000,
        "permanentid" : "e300d7808a0f5254411a338533cfed9f1158f80f7bd0ea88802270daa787",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b9c",
        "transactionid" : 864255,
        "title" : "DMC functional operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148646000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148646671158457,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 348,
        "sysdate" : 1649148646000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148646000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148646671158457,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "syscollection" : "default"
      },
      "Title" : "DMC functional operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "Excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ..."
    } ],
    "totalNumberOfChildResults" : 91,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "SMC memory initialization ",
      "document_number" : "ddi0392",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494387",
      "sysurihash" : "HzcqowYRTjNZdLMr",
      "urihash" : "HzcqowYRTjNZdLMr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182954205000,
      "topparentid" : 3494387,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376143000,
      "sysconcepts" : "memory initialization ; chip select ; show the sequence of events",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3494387,
      "parentitem" : "5e8e2dcf88295d1e18d38b6a",
      "concepts" : "memory initialization ; chip select ; show the sequence of events",
      "documenttype" : "html",
      "isattachment" : "3494387",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148678000,
      "permanentid" : "ff30baa20b6a470345ed572fa50c833684192b78c9185f363de3bf9cbbf6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2dd088295d1e18d38c22",
      "transactionid" : 864256,
      "title" : "SMC memory initialization ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649148678000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0392:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148678267767475,
      "sysisattachment" : "3494387",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494387,
      "size" : 492,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148373901,
      "syssize" : 492,
      "sysdate" : 1649148678000,
      "haslayout" : "1",
      "topparent" : "3494387",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494387,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148678000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "modified" : 1639049736000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148678267767475,
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "syscollection" : "default"
    },
    "Title" : "SMC memory initialization",
    "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ..."
  }, {
    "title" : "External clocks",
    "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "firstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreTile Express A5x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "pmt17Tftv6e0MdPq",
        "urihash" : "pmt17Tftv6e0MdPq",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148488000,
        "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df199f",
        "transactionid" : 864252,
        "title" : "CoreTile Express A5x2 Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148487000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148487985344164,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 3058,
        "sysdate" : 1649148487000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148487985344164,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreTile Express A5x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "firstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "arf24S21ZM3PNtUS",
        "urihash" : "arf24S21ZM3PNtUS",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "daughterboard clocks ; subsections",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "daughterboard clocks ; subsections",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148644000,
        "permanentid" : "e5c3b0968b83364aa78565de8235df34e1953789ef549b7433c12d6e3255",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19be",
        "transactionid" : 864255,
        "title" : "Clocks ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148644593776354,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 177,
        "sysdate" : 1649148644000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description/clocks?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148644593776354,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "Excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "FirstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5"
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "XaGeBhpAgNP2QXf4",
        "urihash" : "XaGeBhpAgNP2QXf4",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "bce3a1659509e3ea91904f7c6a8eeeb4ae59eff427b4b80c2a90515e009f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19b0",
        "transactionid" : 864255,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595410665432,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 435,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595410665432,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ..."
    }, {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "gOðbPBKZ79aOR7nn",
        "urihash" : "gOðbPBKZ79aOR7nn",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "0cef894383d43708eb44699afea231f828eb51cfe3b69b3dba94998a95ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19e6",
        "transactionid" : 864255,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595376085780,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 1377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 1377,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595376085780,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "External clocks ",
      "document_number" : "dui0541",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3634256",
      "sysurihash" : "hwñWzðztStpVu5mð",
      "urihash" : "hwñWzðztStpVu5mð",
      "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1365286575000,
      "topparentid" : 3634256,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588077407000,
      "sysconcepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 3634256,
      "parentitem" : "5ea8235f9931941038df199f",
      "concepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "documenttype" : "html",
      "isattachment" : "3634256",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148644000,
      "permanentid" : "cd6a3f43580bc02c3c4717701bb902f234c68cad1fcfa8c6fd8a39fefb28",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea8235f9931941038df19c1",
      "transactionid" : 864255,
      "title" : "External clocks ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649148644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0541:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148644724677183,
      "sysisattachment" : "3634256",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3634256,
      "size" : 860,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148293891,
      "syssize" : 860,
      "sysdate" : 1649148644000,
      "haslayout" : "1",
      "topparent" : "3634256",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3634256,
      "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "modified" : 1642160733000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148644724677183,
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "syscollection" : "default"
    },
    "Title" : "External clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "Excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "FirstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ..."
  }, {
    "title" : "Addressing signals",
    "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "firstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 720T Technical Reference Manual ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oQK9POGRkRcDB4ej",
        "urihash" : "oQK9POGRkRcDB4ej",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148482000,
        "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3a9f88295d1e18d3a6d3",
        "transactionid" : 864252,
        "title" : "ARM 720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1649148482000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148482180585201,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 1798,
        "sysdate" : 1649148482000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148482000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148482180585201,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Default bus master",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "firstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Default bus master ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "d9uLUf2HxcNjy4Cð",
        "urihash" : "d9uLUf2HxcNjy4Cð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148562000,
        "permanentid" : "16bd8961a5b2b73ecfd98acbca5c42d17c73102624bfc6a8e55d531b0832",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa188295d1e18d3a7c2",
        "transactionid" : 864254,
        "title" : "Default bus master ",
        "products" : [ "ARM720T" ],
        "date" : 1649148562000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148562232891801,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 468,
        "sysdate" : 1649148562000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148562000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148562232891801,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "syscollection" : "default"
      },
      "Title" : "Default bus master",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "Excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "FirstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ..."
    }, {
      "title" : "ASB bus interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "firstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ASB bus interface signals ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oJz1o0j0uñitSv6a",
        "urihash" : "oJz1o0j0uñitSv6a",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0ca24b9ffab2143be5e90617dc8d500504de0e005ba7a0afff0651b20358",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7ac",
        "transactionid" : 864254,
        "title" : "ASB bus interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561885280592,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 522,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561885280592,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ASB bus interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "Excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "FirstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ..."
    }, {
      "title" : "Little-endian and big-endian operation",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "firstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Little-endian and big-endian operation ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "EN6WZiyXggOL1Idc",
        "urihash" : "EN6WZiyXggOL1Idc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0a2e536a29acf17083e5830da42881085efff8b1253c2afc7cd1a9db758c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7b9",
        "transactionid" : 864254,
        "title" : "Little-endian and big-endian operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561724162126,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 422,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561724162126,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "syscollection" : "default"
      },
      "Title" : "Little-endian and big-endian operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "Excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "FirstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ..."
    } ],
    "totalNumberOfChildResults" : 220,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Addressing signals ",
      "document_number" : "ddi0192",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507249",
      "sysurihash" : "iaEBH8kjd8B7WTsx",
      "urihash" : "iaEBH8kjd8B7WTsx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "systransactionid" : 864254,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177355678000,
      "topparentid" : 3507249,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379423000,
      "sysconcepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3507249,
      "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
      "concepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "documenttype" : "html",
      "isattachment" : "3507249",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148562000,
      "permanentid" : "98e981ab8728de948386d28aa6766b2d7776c3020349f7568cda62e62e43",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3aa088295d1e18d3a7b1",
      "transactionid" : 864254,
      "title" : "Addressing signals ",
      "products" : [ "ARM720T" ],
      "date" : 1649148562000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0192:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148562270324401,
      "sysisattachment" : "3507249",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507249,
      "size" : 994,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148174207,
      "syssize" : 994,
      "sysdate" : 1649148562000,
      "haslayout" : "1",
      "topparent" : "3507249",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3507249,
      "content_description" : "This document is a technical reference manual for the ARM720T.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148562000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "modified" : 1638975410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148562270324401,
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "syscollection" : "default"
    },
    "Title" : "Addressing signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "Excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "FirstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ..."
  }, {
    "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "firstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "SYS_FLAG Registers",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "firstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYS_FLAG Registers ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "P3BFZ5w3pL9suanh",
        "urihash" : "P3BFZ5w3pL9suanh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "121d3172377e6667f287600418dadbbaf749b4da337250e48757ba524912",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc2877f",
        "transactionid" : 864253,
        "title" : "SYS_FLAG Registers ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518822639277,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131197,
        "syssize" : 1838,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518822639277,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "syscollection" : "default"
      },
      "Title" : "SYS_FLAG Registers",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "Excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "FirstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ..."
    }, {
      "title" : "SYS_POW_A72 Register",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "firstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYS_POW_A72 Register ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "mðoññqilpacwkNA6",
        "urihash" : "mðoññqilpacwkNA6",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "75bc1467259954d971e67250b63360127cf99b3c567b803a725df70d07ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800cf3ce30357bc28799",
        "transactionid" : 864253,
        "title" : "SYS_POW_A72 Register ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518758911270,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131213,
        "syssize" : 1062,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518758911270,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "syscollection" : "default"
      },
      "Title" : "SYS_POW_A72 Register",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "Excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "FirstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ..."
    } ],
    "totalNumberOfChildResults" : 131,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "document_number" : "100114",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4711024",
      "sysauthor" : "ARM",
      "sysurihash" : "FycTvcM8EUOHtuaK",
      "urihash" : "FycTvcM8EUOHtuaK",
      "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "keywords" : "versatile express, development boards",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1491918507000,
      "topparentid" : 4711024,
      "numberofpages" : 150,
      "sysconcepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 4711024,
      "parentitem" : "5f22800bf3ce30357bc28729",
      "concepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "4711024",
      "sysindexeddate" : 1649148522000,
      "permanentid" : "8fe427fe6bc7ff936603fc570541244311ab10ffa1b7e10fde222087bd09",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22800cf3ce30357bc287e5",
      "transactionid" : 864253,
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "date" : 1649148521000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100114:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
      "audience" : [ "siliconSpecialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148521738829328,
      "sysisattachment" : "4711024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4711024,
      "size" : 1053164,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148133540,
      "syssubject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "syssize" : 1053164,
      "sysdate" : 1649148521000,
      "topparent" : "4711024",
      "author" : "ARM",
      "label_version" : "2.0",
      "systopparentid" : 4711024,
      "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "wordcount" : 2663,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148522000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148521738829328,
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "Excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "FirstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Communications using the debug comms channel",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "firstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Communications using the debug comms channel ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "GcRPxh2PQdKPsoes",
        "urihash" : "GcRPxh2PQdKPsoes",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "e21c87b13e55b86aa06c111143b438058dbd10aa02236575f372f4c72f4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d19fd977155116a7178",
        "transactionid" : 864250,
        "title" : "Communications using the debug comms channel ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338132926939,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939103,
        "syssize" : 2024,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338132926939,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "syscollection" : "default"
      },
      "Title" : "Communications using the debug comms channel",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "Excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "FirstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger."
    }, {
      "title" : "CP15 c15 Configuration Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "firstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CP15 c15 Configuration Control Register ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "tð42ylIU8ryJf8Df",
        "urihash" : "tð42ylIU8ryJf8Df",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "74a86a071bc44dcab57ad091b320ec61f84941432a2ea056f4a4271397e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d18fd977155116a711e",
        "transactionid" : 864250,
        "title" : "CP15 c15 Configuration Control Register ",
        "products" : [ "Arm9" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337685061856,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939025,
        "syssize" : 2510,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337685061856,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "syscollection" : "default"
      },
      "Title" : "CP15 c15 Configuration Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "Excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "FirstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ..."
    } ],
    "totalNumberOfChildResults" : 154,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0311",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495247",
      "sysurihash" : "gc3fpTpVpcy0UuzG",
      "urihash" : "gc3fpTpVpcy0UuzG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1165339622000,
      "topparentid" : 3495247,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375959000,
      "sysconcepts" : "timing parameters ; INTEST wrapper ; bus master",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3495247,
      "parentitem" : "5e8e2d17fd977155116a70ec",
      "concepts" : "timing parameters ; INTEST wrapper ; bus master",
      "documenttype" : "html",
      "isattachment" : "3495247",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148340000,
      "permanentid" : "7b57ff7241e90bbe56207cc74ef145e59e7a53599204d75bb58c05243248",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d19fd977155116a7193",
      "transactionid" : 864250,
      "title" : "AC Parameters ",
      "products" : [ "Arm9" ],
      "date" : 1649148340000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0311:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148340274675975,
      "sysisattachment" : "3495247",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495247,
      "size" : 504,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147939135,
      "syssize" : 504,
      "sysdate" : 1649148340000,
      "haslayout" : "1",
      "topparent" : "3495247",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495247,
      "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148340000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0311/d/ac-parameters?lang=en",
      "modified" : 1639042878000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148340274675975,
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ..."
  }, {
    "title" : "Design for Test",
    "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "firstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About DFT",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "firstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About DFT ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "ZHowVeaycBqmað72",
        "urihash" : "ZHowVeaycBqmað72",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "14e4384fb79576d56ab097b350569d5e5b5fdb8f658d9ad84690e929e578",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a433e",
        "transactionid" : 864250,
        "title" : "About DFT ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337651860630,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 697,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/design-for-test/about-dft?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337651860630,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "syscollection" : "default"
      },
      "Title" : "About DFT",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "Excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "FirstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ..."
    }, {
      "title" : "Debug interface",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "firstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug interface ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "XAR5fTcDrx4vLNPm",
        "urihash" : "XAR5fTcDrx4vLNPm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "1dbd3babe48d37c9937bf6eefef9e4fb988b8302dfbce7f24f65d3229c82",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4323",
        "transactionid" : 864249,
        "title" : "Debug interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302543492094,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 996,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 996,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302543492094,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "Excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "FirstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6."
    }, {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Design for Test ",
      "document_number" : "ddi0245",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477311",
      "sysurihash" : "ñnJBXYSaGWZR8LMw",
      "urihash" : "ñnJBXYSaGWZR8LMw",
      "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1172757129000,
      "topparentid" : 3477311,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371115000,
      "sysconcepts" : "ports IDDQ",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3477311,
      "parentitem" : "5e8e1a2bfd977155116a4313",
      "concepts" : "ports IDDQ",
      "documenttype" : "html",
      "isattachment" : "3477311",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148338000,
      "permanentid" : "bb3d72451e3cce94c1481c4eceecd8c934cdc4729186e54baf8a20535755",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a2bfd977155116a433d",
      "transactionid" : 864250,
      "title" : "Design for Test ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649148338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0245:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148338205655297,
      "sysisattachment" : "3477311",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477311,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147936872,
      "syssize" : 226,
      "sysdate" : 1649148338000,
      "haslayout" : "1",
      "topparent" : "3477311",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477311,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0245/b/design-for-test?lang=en",
      "modified" : 1638977215000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148338205655297,
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "syscollection" : "default"
    },
    "Title" : "Design for Test",
    "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "Excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "FirstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ."
  }, {
    "title" : "CoreSight ETM-R7 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0459B ... ID101717 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight ETM-R7 Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0459B (ID101717) ARM DDI 0459B ID101717 CoreSight ETM-R7 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "ETM-R7 low power control",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "excerpt" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be ... The use of these signals is implementation specific. ... See bit[23] of the ID Register 5.",
      "firstSentences" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be maintained, and also an output to indicate when tracing is inactive. The use of these signals is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM-R7 low power control ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Fvt6Fpl27D26mñ3H",
        "urihash" : "Fvt6Fpl27D26mñ3H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "low power ; R7 ; ETM ; MPCore processor ; Cortex ; signals ; tracing ; debugger",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "low power ; R7 ; ETM ; MPCore processor ; Cortex ; signals ; tracing ; debugger",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "4349d247e1977d5e952954885dc35dd6d7066ab2c20c60d53a2f6269a548",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a0069449f",
        "transactionid" : 864245,
        "title" : "ETM-R7 low power control ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086336515616,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909006,
        "syssize" : 394,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086336515616,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
        "syscollection" : "default"
      },
      "Title" : "ETM-R7 low power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "Excerpt" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be ... The use of these signals is implementation specific. ... See bit[23] of the ID Register 5.",
      "FirstSentences" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be maintained, and also an output to indicate when tracing is inactive. The use of these signals is ..."
    }, {
      "title" : "Advanced Microcontroller Bus Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "excerpt" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus ... See the AMBA 3 APB Protocol Specification and AMBA 3 ATB Protocol Specification.",
      "firstSentences" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus Architecture (AMBA) 3 Advanced Peripheral Bus (APB) and Advanced Trace Bus (ATB) protocols. See ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Advanced Microcontroller Bus Architecture ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "f7BCcxZTVpHGUFOD",
        "urihash" : "f7BCcxZTVpHGUFOD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "ad98cb546647ca0229c053b6d3c61a9f7b2bf8e9da19f9ef273065787572",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694488",
        "transactionid" : 864245,
        "title" : "Advanced Microcontroller Bus Architecture ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086305483849,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147908990,
        "syssize" : 324,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086305483849,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
        "syscollection" : "default"
      },
      "Title" : "Advanced Microcontroller Bus Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "Excerpt" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus ... See the AMBA 3 APB Protocol Specification and AMBA 3 ATB Protocol Specification.",
      "FirstSentences" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus Architecture (AMBA) 3 Advanced Peripheral Bus (APB) and Advanced Trace Bus (ATB) protocols. See ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
      "document_number" : "ddi0459",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508588",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "LTA4vz6qLP0pE23V",
      "urihash" : "LTA4vz6qLP0pE23V",
      "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
      "keywords" : "CoreSight, CoreSight for Cortex-R , Trace Macrocells (ETM)",
      "systransactionid" : 864250,
      "copyright" : "Copyright ©€2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1508259994000,
      "topparentid" : 3508588,
      "numberofpages" : 115,
      "sysconcepts" : "assignments ; register summary ; usage constraints ; instructions ; ETM ; shows ; interfaces ; signals ; programmers model ; resource pair ; functionality ; R7 MPCore ; resources ; global timestamping ; external inputs ; synchronization",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
      "attachmentparentid" : 3508588,
      "parentitem" : "5e8ed6dfc5ee7d4a00694476",
      "concepts" : "assignments ; register summary ; usage constraints ; instructions ; ETM ; shows ; interfaces ; signals ; programmers model ; resource pair ; functionality ; R7 MPCore ; resources ; global timestamping ; external inputs ; synchronization",
      "documenttype" : "pdf",
      "isattachment" : "3508588",
      "sysindexeddate" : 1649148334000,
      "permanentid" : "58d855e6478d785ec663409c35a2de0a6b8143f1e956219d5a4006d91680",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ed6e0c5ee7d4a00694528",
      "transactionid" : 864250,
      "title" : "CoreSight ETM-R7 Technical Reference Manual ",
      "subject" : "CoreSight ETM-R7 Technical Reference Manual",
      "date" : 1649148334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0459:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148334012993183,
      "sysisattachment" : "3508588",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508588,
      "size" : 1218521,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147911260,
      "syssubject" : "CoreSight ETM-R7 Technical Reference Manual",
      "syssize" : 1218521,
      "sysdate" : 1649148334000,
      "topparent" : "3508588",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3508588,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
      "wordcount" : 1867,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148334012993183,
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-R7 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0459B ... ID101717 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight ETM-R7 Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0459B (ID101717) ARM DDI 0459B ID101717 CoreSight ETM-R7 Technical Reference Manual"
  }, {
    "title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "firstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "F7ewkdnWRAldUkoF",
        "urihash" : "F7ewkdnWRAldUkoF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "63c7103d822c6bca920b63aea881f0586ccc824e702978f0a15796b567b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7ae5",
        "transactionid" : 864241,
        "title" : "About the programmers model ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910691353451,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646189,
        "syssize" : 879,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910691353451,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "FirstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ..."
    }, {
      "title" : "Debug APB ports",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "firstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug APB ports ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "hDby9ñ7atpyTVfr2",
        "urihash" : "hDby9ñ7atpyTVfr2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "9474099dd692586f8445a7ec3370624babf03b7e6dadd4f27672016832d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b01",
        "transactionid" : 864241,
        "title" : "Debug APB ports ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910217283951,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 739,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 739,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910217283951,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "syscollection" : "default"
      },
      "Title" : "Debug APB ports",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "Excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "FirstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ..."
    }, {
      "title" : "ATB port",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "firstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB port ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "UA2MgItgQKurCfðx",
        "urihash" : "UA2MgItgQKurCfðx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "4c894749a172b2888fec16e4765b714ac5cafed9acba2c27b3050b499ca6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b00",
        "transactionid" : 864241,
        "title" : "ATB port ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910176438940,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 835,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910176438940,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "syscollection" : "default"
      },
      "Title" : "ATB port",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "Excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "FirstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "document_number" : "ddi0317",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985731",
      "sysurihash" : "KLtNCRnxMVyrj3IC",
      "urihash" : "KLtNCRnxMVyrj3IC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178111120000,
      "topparentid" : 4985731,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376588000,
      "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147920000,
      "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f8cfd977155116a7abb",
      "transactionid" : 864241,
      "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "products" : [ "CoreSight TPIU-M" ],
      "date" : 1649147920000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0317:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147920667231576,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1649,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147646201,
      "syssize" : 1649,
      "sysdate" : 1649147920000,
      "haslayout" : "1",
      "topparent" : "4985731",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985731,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
      "wordcount" : 126,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147920000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0317/a/?lang=en",
      "modified" : 1639043125000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147920667231576,
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Debug APB registers and interface to SRAM",
    "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "firstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "56qcdfFbJeoybfk0",
        "urihash" : "56qcdfFbJeoybfk0",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147834000,
        "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25ae",
        "transactionid" : 864240,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147834583421588,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4662,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 4662,
        "sysdate" : 1649147834000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147834583421588,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Second trace comparator on Trigger State 4",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "firstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Second trace comparator on Trigger State 4 ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "gp4R3HHKnt3Li4cN",
        "urihash" : "gp4R3HHKnt3Li4cN",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147906000,
        "permanentid" : "7843cdf195bd371a4e0ad9c966fc882f35bc1c6371719de8bc9d84771217",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e5",
        "transactionid" : 864241,
        "title" : "Second trace comparator on Trigger State 4 ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147906298616198,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 2894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 2894,
        "sysdate" : 1649147906000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147906298616198,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "syscollection" : "default"
      },
      "Title" : "Second trace comparator on Trigger State 4",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "Excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "FirstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ..."
    }, {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "firstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysauthor" : "ARM",
        "sysurihash" : "tuw35w9ed5mññyIV",
        "urihash" : "tuw35w9ed5mññyIV",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "keywords" : "On-chip Debug & Trace, CoreSight Architecture, CoreSight SoC Components, ELA-500, CoreSight ELA-500, Embedded Logic Analyzer",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "numberofpages" : 96,
        "sysconcepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "documenttype" : "pdf",
        "isattachment" : "3439026",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "87510e9231c634eb2ac6c9071ff63998c89b7097f9156b0de81df5faafad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c263f",
        "transactionid" : 864241,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894815041661,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 769062,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147642257,
        "syssubject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "syssize" : 769062,
        "sysdate" : 1649147894000,
        "topparent" : "3439026",
        "author" : "ARM",
        "label_version" : "r2p2",
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 1787,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894815041661,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "Excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "FirstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ..."
    }, {
      "title" : "Triggering",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "firstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Triggering ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "duUqZy4LFNñzE8V8",
        "urihash" : "duUqZy4LFNñzE8V8",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "57304dc44b8fd18c92d46cd26180d7b2c32ae9f912c723ed323e78ef59bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e9",
        "transactionid" : 864241,
        "title" : "Triggering ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894740213206,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 3018,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 3018,
        "sysdate" : 1649147894000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/triggering?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894740213206,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "syscollection" : "default"
      },
      "Title" : "Triggering",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "Excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "FirstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debug APB registers and interface to SRAM ",
      "document_number" : "100127",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439026",
      "sysurihash" : "83dcgmWnd1HVUm4y",
      "urihash" : "83dcgmWnd1HVUm4y",
      "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1538388016000,
      "topparentid" : 3439026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585211979000,
      "sysconcepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
      "attachmentparentid" : 3439026,
      "parentitem" : "5e7c6a4b7158f500bd5c25ae",
      "concepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "documenttype" : "html",
      "isattachment" : "3439026",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147906000,
      "permanentid" : "997aee16ef6b1d389348b250f4053973496f5524609087d66c2ee05e6db6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c6a4b7158f500bd5c25e8",
      "transactionid" : 864241,
      "title" : "Debug APB registers and interface to SRAM ",
      "products" : [ "CoreSight ELA-500" ],
      "date" : 1649147906000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100127:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147906695210506,
      "sysisattachment" : "3439026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439026,
      "size" : 2937,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147639709,
      "syssize" : 2937,
      "sysdate" : 1649147906000,
      "haslayout" : "1",
      "topparent" : "3439026",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439026,
      "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
      "wordcount" : 163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "modified" : 1635950906000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147906695210506,
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "syscollection" : "default"
    },
    "Title" : "Debug APB registers and interface to SRAM",
    "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "Excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "FirstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ..."
  }, {
    "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "3DUxToHDiWYVuy8R",
        "urihash" : "3DUxToHDiWYVuy8R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "Functional",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "30f50814595abbbc273b622235269d3a238e4e6318b46b7dd4f35326a153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730c",
        "transactionid" : 864241,
        "title" : "Functional Description ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899184299686,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 205,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 205,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899184299686,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ..."
    }, {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "firstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "W3jNy2UJerqcñpiV",
        "urihash" : "W3jNy2UJerqcñpiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "low-power interface ; channel signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "low-power interface ; channel signals",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "923a995a36443754bbc79a27cb25df468ac1203cf73896bcfb44fb4b6f4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730f",
        "transactionid" : 864241,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899108403453,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679405,
        "syssize" : 226,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899108403453,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "FirstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ..."
    } ],
    "totalNumberOfChildResults" : 96,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "document_number" : "ddi0418",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982920",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TOMbmt3g8jEqGgñY",
      "urihash" : "TOMbmt3g8jEqGgñY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "keywords" : "Dynamic Memory, Memory Controllers, AMBA",
      "systransactionid" : 864241,
      "copyright" : "Copyright ©€2007, 2009-2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1281368456000,
      "topparentid" : 4982920,
      "numberofpages" : 109,
      "sysconcepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 4982920,
      "parentitem" : "5e8e206788295d1e18d372d9",
      "concepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "documenttype" : "pdf",
      "isattachment" : "4982920",
      "sysindexeddate" : 1649147901000,
      "permanentid" : "28bc696a7931716e70e22857c0050f824f82339c2577d357e5ae94c522de",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e206888295d1e18d373a7",
      "transactionid" : 864241,
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "subject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "date" : 1649147901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0418:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147901194872853,
      "sysisattachment" : "4982920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982920,
      "size" : 1242771,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147681615,
      "syssubject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "syssize" : 1242771,
      "sysdate" : 1649147901000,
      "topparent" : "4982920",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4982920,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
      "wordcount" : 1821,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147901000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147901194872853,
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "firstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA APB interface ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "8g6KñMWawneIoPF7",
        "urihash" : "8g6KñMWawneIoPF7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147897000,
        "permanentid" : "0c3bd4fc73baed7d823b17a6d76978e999e9a829ceba92c1b44fe18047ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9066",
        "transactionid" : 864241,
        "title" : "AMBA APB interface ",
        "products" : [ "UART" ],
        "date" : 1649147897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147897572248295,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 177,
        "sysdate" : 1649147897000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147897572248295,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART"
    }, {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Receive logic",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "firstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Receive logic ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "2tPxXNNJigð97vJj",
        "urihash" : "2tPxXNNJigð97vJj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "b72d7c90e3a76eef0abc55528cc63c4a683b627274049781016fd6fcccec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a906c",
        "transactionid" : 864241,
        "title" : "Receive logic ",
        "products" : [ "UART" ],
        "date" : 1649147885000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886003058542,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597107,
        "syssize" : 320,
        "sysdate" : 1649147885000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886003058542,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "syscollection" : "default"
      },
      "Title" : "Receive logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "Excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "FirstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0183",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503493",
      "sysurihash" : "XyrZKD3TFSNqlmBT",
      "urihash" : "XyrZKD3TFSNqlmBT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1201188134000,
      "topparentid" : 3503493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378433000,
      "sysconcepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3503493,
      "parentitem" : "5e8e36c1fd977155116a9050",
      "concepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3503493",
      "sysindexeddate" : 1649147897000,
      "permanentid" : "362536c6909eb3a6e838fa5fd7f11e70e8df281ac01005eef2f3c8c5c2c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e36c1fd977155116a9065",
      "transactionid" : 864241,
      "title" : "Functional description ",
      "products" : [ "UART" ],
      "date" : 1649147897000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0183:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147897683149332,
      "sysisattachment" : "3503493",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503493,
      "size" : 447,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147597124,
      "syssize" : 447,
      "sysdate" : 1649147897000,
      "haslayout" : "1",
      "topparent" : "3503493",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503493,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147897000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0183/g/functional-overview/functional-description?lang=en",
      "modified" : 1638975217000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147897683149332,
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "Excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "FirstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ..."
  }, {
    "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "firstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "4TCDdCDzSk03ERnM",
        "urihash" : "4TCDdCDzSk03ERnM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "37e7785eef71a53db063b4776bc90d2adc779dcf20899a6b845b090253a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a674e",
        "transactionid" : 864240,
        "title" : "Functional interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827740677071,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 195,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827740677071,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "Excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "FirstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers"
    }, {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "firstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "xLWu8mzeMIbhjAðf",
        "urihash" : "xLWu8mzeMIbhjAðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "8e6f1d4e6dc8ea18eb731ec46a6e663df5a02f5d415e49a27e28625e2bf5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a6750",
        "transactionid" : 864240,
        "title" : "APB slave interface ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827489390647,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 744,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827489390647,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "FirstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ..."
    } ],
    "totalNumberOfChildResults" : 47,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "document_number" : "ddi0431",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491435",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "pPEðHljEcdb337S2",
      "urihash" : "pPEðHljEcdb337S2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "keywords" : "TrustZone, AMBA, AXI Interconnect,  APB Pheripherals, AMBA Designer, ",
      "systransactionid" : 864240,
      "copyright" : "Copyright ©€2008, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1284031567000,
      "topparentid" : 3491435,
      "numberofpages" : 82,
      "sysconcepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 3491435,
      "parentitem" : "5e8e28cffd977155116a673d",
      "concepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "3491435",
      "sysindexeddate" : 1649147830000,
      "permanentid" : "9740baba95da750700571ffa96a17f409008556b5423f4bb5922b9927f74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e28cffd977155116a6798",
      "transactionid" : 864240,
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "subject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "date" : 1649147829000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0431:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147829728347697,
      "sysisattachment" : "3491435",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3491435,
      "size" : 792981,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147619952,
      "syssubject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "syssize" : 792981,
      "sysdate" : 1649147829000,
      "topparent" : "3491435",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3491435,
      "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
      "wordcount" : 1641,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147830000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147829728347697,
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008"
  }, {
    "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "firstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysauthor" : "ARM",
        "sysurihash" : "craodICSjezteT62",
        "urihash" : "craodICSjezteT62",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "keywords" : "Cortex-A72",
        "systransactionid" : 864238,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "numberofpages" : 15,
        "sysconcepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "documenttype" : "pdf",
        "isattachment" : "4809470",
        "sysindexeddate" : 1649147745000,
        "permanentid" : "044de7de832a3e007b1863629d497e7cd9b602021ae4d9e363e1e071dd88",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d59402500",
        "transactionid" : 864238,
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the processor Cryptography extensions.",
        "date" : 1649147745000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147745662238755,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 347408,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147506291,
        "syssubject" : "This document describes the instructions for the processor Cryptography extensions.",
        "syssize" : 347408,
        "sysdate" : 1649147745000,
        "topparent" : "4809470",
        "author" : "ARM",
        "label_version" : "r0p3",
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 587,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147745000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147745662238755,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "Excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "FirstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RmZZOwVoFImQ0MsF",
        "urihash" : "RmZZOwVoFImQ0MsF",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "engine ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "engine ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "46714c1b1db05541e02ae21dbb9f201d5130928ee7d579fa78a0cf06bd32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fa",
        "transactionid" : 864237,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722251793371,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 228,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722251793371,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RVkIciKO5UwTLDiW",
        "urihash" : "RVkIciKO5UwTLDiW",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "5aa4047cdd8ec69dc7f363c7efb40d956349eef2f56b901ea6d41884e47d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fb",
        "transactionid" : 864237,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722221549694,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 326,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722221549694,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "document_number" : "100097",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4809470",
      "sysurihash" : "ukMYludSZpd0jðLm",
      "urihash" : "ukMYludSZpd0jðLm",
      "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
      "systransactionid" : 864238,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1461869998000,
      "topparentid" : 4809470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146176000,
      "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147748000,
      "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b694016d2907d594024f2",
      "transactionid" : 864238,
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649147748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100097:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147748497462887,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4385,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147504833,
      "syssize" : 4385,
      "sysdate" : 1649147748000,
      "haslayout" : "1",
      "topparent" : "4809470",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4809470,
      "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100097/0003/?lang=en",
      "modified" : 1637571942000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147748497462887,
      "uri" : "https://developer.arm.com/documentation/100097/0003/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "firstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "7jw7977AmkPolYðA",
        "urihash" : "7jw7977AmkPolYðA",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151588000,
        "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de582b",
        "transactionid" : 864319,
        "title" : "ARM Cortex-A9 Technical Reference Manual ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649151588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151588006093193,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4653,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 4653,
        "sysdate" : 1649151588000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151588006093193,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
    },
    "childResults" : [ {
      "title" : "Debug management registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "firstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug management registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "nzsG2DK3Sk9rPvñ0",
        "urihash" : "nzsG2DK3Sk9rPvñ0",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "ed571ecd26f0eecf940bc302d4893d3649add658c027de2223b0a75a569b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d0",
        "transactionid" : 864327,
        "title" : "Debug management registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064100981829,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1528,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064100981829,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "syscollection" : "default"
      },
      "Title" : "Debug management registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "Excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "FirstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ..."
    }, {
      "title" : "Branch instructions",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "firstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Branch instructions ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "W6e3W1KgQ8WySVkU",
        "urihash" : "W6e3W1KgQ8WySVkU",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "56f51c751e9a11184e70b24a7ef337ea1ee7bc76e8a04a37350d371d82d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de5906",
        "transactionid" : 864327,
        "title" : "Branch instructions ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064038966341,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 643,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064038966341,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "syscollection" : "default"
      },
      "Title" : "Branch instructions",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "Excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "FirstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ..."
    }, {
      "title" : "Component Identification Registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "firstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Component Identification Registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "9mqzðUwNSyZkepr8",
        "urihash" : "9mqzðUwNSyZkepr8",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152063000,
        "permanentid" : "51fed8249b9d1bb68f9e6811d66c7725c9cf8d7e89644a315d603804cb1e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d2",
        "transactionid" : 864327,
        "title" : "Component Identification Registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152063309531845,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1079,
        "sysdate" : 1649152063000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152063309531845,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Component Identification Registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "Excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "FirstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ..."
    } ],
    "totalNumberOfChildResults" : 172,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "100511",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454350",
      "sysurihash" : "zMZmGCN81yzJ4BeO",
      "urihash" : "zMZmGCN81yzJ4BeO",
      "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1459931619000,
      "topparentid" : 3454350,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585325055000,
      "sysconcepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3454350,
      "parentitem" : "5e7e23ffb471823cb9de582b",
      "concepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3454350",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649152064000,
      "permanentid" : "efb65db18b70afe7aaffadf0f5308723978850e69bbc9eaf8f670909f81b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e23ffb471823cb9de58ff",
      "transactionid" : 864327,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9 " ],
      "date" : 1649152064000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100511:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152064159431966,
      "sysisattachment" : "3454350",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454350,
      "size" : 498,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151481530,
      "syssize" : 498,
      "sysdate" : 1649152064000,
      "haslayout" : "1",
      "topparent" : "3454350",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3454350,
      "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152064000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "modified" : 1636368480000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152064159431966,
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "FirstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ..."
  }, {
    "title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "ñh3a4VYAsUðñCBIR",
        "urihash" : "ñh3a4VYAsUðñCBIR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151594000,
        "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9b7f45f0b1fbf3a832b",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649151593000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151593991348116,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4734,
        "sysdate" : 1649151593000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 309,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151593991348116,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug descriptions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "firstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug descriptions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "gñHN1UnintAt5iPX",
        "urihash" : "gñHN1UnintAt5iPX",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152057000,
        "permanentid" : "50f2ca071f7cd38d70c6c055a2e4b80af96265776c56883c41a212be9ff8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8447",
        "transactionid" : 864327,
        "title" : "Debug descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152057000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152057659484526,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 1046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 1046,
        "sysdate" : 1649152057000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152057000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152057659484526,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Debug descriptions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "Excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "FirstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "VTdCF5NGExyVFYXR",
        "urihash" : "VTdCF5NGExyVFYXR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "e17cc116c828a62b9c7aba8fb2940122e48c6a6e439603aa76f6869f6700",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bef45f0b1fbf3a851d",
        "transactionid" : 864327,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054197332361,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 4320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4320,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054197332361,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ..."
    }, {
      "title" : "Watchpoint debug events",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "firstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Watchpoint debug events ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "NwQolGEh1XUBnTIE",
        "urihash" : "NwQolGEh1XUBnTIE",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "628889a2654864e0968b75cd47dac8a6c7564e6677f1b5af08318f1b8aa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8450",
        "transactionid" : 864327,
        "title" : "Watchpoint debug events ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054049131174,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 478,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054049131174,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "syscollection" : "default"
      },
      "Title" : "Watchpoint debug events",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "Excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "FirstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ..."
    } ],
    "totalNumberOfChildResults" : 496,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "document_number" : "102226",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599472",
      "sysauthor" : "ARM",
      "sysurihash" : "MiLNUUxQTrP1dyQM",
      "urihash" : "MiLNUUxQTrP1dyQM",
      "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A78, Cortex-A78C",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599472,
      "numberofpages" : 702,
      "sysconcepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599472,
      "parentitem" : "6193c9b7f45f0b1fbf3a832b",
      "concepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4599472",
      "sysindexeddate" : 1649152057000,
      "permanentid" : "69c1609167c0cf8da04ce06d67e4b6709525097b0ac2902e45e43031fc88",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c9bef45f0b1fbf3a85dd",
      "transactionid" : 864327,
      "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649152056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102226:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152056910695024,
      "sysisattachment" : "4599472",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599472,
      "size" : 2837468,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151418800,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2837468,
      "sysdate" : 1649152056000,
      "topparent" : "4599472",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4599472,
      "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5459,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152057000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152056910695024,
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ..."
  }, {
    "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "firstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "RFE and SRS instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "firstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "RFE and SRS instructions ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "WbtlsM0g9XcCeeij",
        "urihash" : "WbtlsM0g9XcCeeij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "d7d4992e8f4464c5480b3b81083e5a4053c71ea23b21ca235f4cae5f1f28",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab054",
        "transactionid" : 864322,
        "title" : "RFE and SRS instructions ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757158985363,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359110,
        "syssize" : 912,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757158985363,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "syscollection" : "default"
      },
      "Title" : "RFE and SRS instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "Excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "FirstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ..."
    }, {
      "title" : "Reading coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "firstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reading coprocessor registers ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "AD4H9jpFXFEUgUmt",
        "urihash" : "AD4H9jpFXFEUgUmt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "2428d555047bee66e817d2f4a2c39098698b02151d58e3b958c1ab1a4e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab028",
        "transactionid" : 864322,
        "title" : "Reading coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757091837668,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359080,
        "syssize" : 429,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757091837668,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Reading coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "Excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "FirstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ..."
    } ],
    "totalNumberOfChildResults" : 572,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "document_number" : "ddi0211",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510180",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fOM3sQ1g95Zz7Eðx",
      "urihash" : "fOM3sQ1g95Zz7Eðx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "keywords" : "ARM1136JF-S, ARM1136J-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", VMSA, MMU, VFP, \"Thumb instruction\"",
      "systransactionid" : 864322,
      "copyright" : "Copyright ©€2002-2007, 2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1240093502000,
      "topparentid" : 3510180,
      "numberofpages" : 840,
      "sysconcepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3510180,
      "parentitem" : "5e8e4451fd977155116aae3d",
      "concepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "documenttype" : "pdf",
      "isattachment" : "3510180",
      "sysindexeddate" : 1649151771000,
      "permanentid" : "0a3c04cbf13501a433bb6ab0ce86f2a6964012ce84527b91b633567b71c8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e4457fd977155116ab118",
      "transactionid" : 864322,
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "date" : 1649151770000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0211:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151770913339552,
      "sysisattachment" : "3510180",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510180,
      "size" : 5197173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151365486,
      "syssubject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "syssize" : 5197173,
      "sysdate" : 1649151770000,
      "topparent" : "3510180",
      "author" : "ARM Limited",
      "label_version" : "r1p5",
      "systopparentid" : 3510180,
      "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
      "wordcount" : 5159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151771000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151770913339552,
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "Excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "FirstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003"
  }, {
    "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "document_number" : "100439",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466782",
          "sysurihash" : "ð6alfCKtuALWSbW6",
          "urihash" : "ð6alfCKtuALWSbW6",
          "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1585296445000,
          "topparentid" : 4466782,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612357869000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151596000,
          "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
          "syslanguage" : [ "English" ],
          "itemid" : "601aa0edeee5236980d08d23",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649151596000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100439:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151596301188902,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151437107,
          "syssize" : 234,
          "sysdate" : 1649151596000,
          "haslayout" : "1",
          "topparent" : "4466782",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466782,
          "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100439/0102/?lang=en",
          "modified" : 1636365974000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151596301188902,
          "uri" : "https://developer.arm.com/documentation/100439/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "100439",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466782",
        "sysauthor" : "ARM",
        "sysurihash" : "M5tlGcWcwcGqjx5L",
        "urihash" : "M5tlGcWcwcGqjx5L",
        "sysuri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1585296445000,
        "topparentid" : 4466782,
        "numberofpages" : 524,
        "sysconcepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466782,
        "parentitem" : "601aa0edeee5236980d08d23",
        "concepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "documenttype" : "pdf",
        "isattachment" : "4466782",
        "sysindexeddate" : 1649151596000,
        "permanentid" : "b2b99f64a90eacfc3a691e7be1c9a04c6ac82be68329cb7a7249d6f62b8a",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa0edeee5236980d08d25",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "subject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "date" : 1649151595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100439:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151595566036548,
        "sysisattachment" : "4466782",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466782,
        "size" : 2168249,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151438371,
        "syssubject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "syssize" : 2168249,
        "sysdate" : 1649151595000,
        "topparent" : "4466782",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 4466782,
        "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 4647,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151596000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151595566036548,
        "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "100439",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466782",
      "sysurihash" : "ð6alfCKtuALWSbW6",
      "urihash" : "ð6alfCKtuALWSbW6",
      "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
      "systransactionid" : 864319,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1585296445000,
      "topparentid" : 4466782,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612357869000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151596000,
      "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa0edeee5236980d08d23",
      "transactionid" : 864319,
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649151596000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100439:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151596301188902,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 234,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151437107,
      "syssize" : 234,
      "sysdate" : 1649151596000,
      "haslayout" : "1",
      "topparent" : "4466782",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466782,
      "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151596000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100439/0102/?lang=en",
      "modified" : 1636365974000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151596301188902,
      "uri" : "https://developer.arm.com/documentation/100439/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
  }, {
    "title" : "ARM9TDMI Coprocessor Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "firstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "firstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "NL2fðsEIYm713sYZ",
        "urihash" : "NL2fðsEIYm713sYZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 864318,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151559000,
        "permanentid" : "2beab109a1621175c75159277c2cd9386f6c8a97eac4e48a3e2231440287",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e37",
        "transactionid" : 864318,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649151556000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151556850608465,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 1212,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1212,
        "sysdate" : 1649151556000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151556850608465,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "FirstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "4poañDe1PQnmYDjo",
        "urihash" : "4poañDe1PQnmYDjo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "timing parameters ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "timing parameters ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151413000,
        "permanentid" : "a0247adb3f25bb0486f24c6b63d0bfd975223510734143648575fd43dd38",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e80",
        "transactionid" : 864315,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1649151413000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151413753436503,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 203,
        "sysdate" : 1649151413000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151413000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151413753436503,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Coprocessor Interface ",
      "document_number" : "ddi0168",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496879",
      "sysurihash" : "ThqCE3upWXCðW81S",
      "urihash" : "ThqCE3upWXCðW81S",
      "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "systransactionid" : 864318,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191599714000,
      "topparentid" : 3496879,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376790000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3496879,
      "parentitem" : "5e8e3056fd977155116a7e1b",
      "documenttype" : "html",
      "isattachment" : "3496879",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151561000,
      "permanentid" : "eefb832fa97dcb39ba7bf7cb7fd43658d87c3ebc9f29fa5315af7ff6ba61",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3057fd977155116a7e36",
      "transactionid" : 864318,
      "title" : "ARM9TDMI Coprocessor Interface ",
      "products" : [ "Arm9" ],
      "date" : 1649151561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0168:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151561857438829,
      "sysisattachment" : "3496879",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496879,
      "size" : 317,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151246377,
      "syssize" : 317,
      "sysdate" : 1649151561000,
      "haslayout" : "1",
      "topparent" : "3496879",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496879,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "modified" : 1638974776000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151561857438829,
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Coprocessor Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "Excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "FirstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "firstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ACE-Lite signals",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "firstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ACE-Lite signals ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "gM8fSkK9wlxkA9M8",
        "urihash" : "gM8fSkK9wlxkA9M8",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "12cd21b3809415a0401da01b615a4e3a97c69406206637c65ff3d5261875",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e861822",
        "transactionid" : 864317,
        "title" : "ACE-Lite signals ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548018221752,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 3472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 3472,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548018221752,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "syscollection" : "default"
      },
      "Title" : "ACE-Lite signals",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "Excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "FirstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ..."
    }, {
      "title" : "Region top address high register",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "firstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Region top address high register ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "BQ0qrQmYvujrskah",
        "urihash" : "BQ0qrQmYvujrskah",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151547000,
        "permanentid" : "a8809b1e8c1e6898293c0bca888df19683b42079b1152a6b5cbb6495d95e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e86180f",
        "transactionid" : 864317,
        "title" : "Region top address high register ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151547000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151547985025046,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 1192,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 1192,
        "sysdate" : 1649151547000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151547985025046,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "syscollection" : "default"
      },
      "Title" : "Region top address high register",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "Excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "FirstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "100325",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448920",
      "sysauthor" : "ARM",
      "sysurihash" : "m7ZoIs52yYQpLNjF",
      "urihash" : "m7ZoIs52yYQpLNjF",
      "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 864317,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1443448142000,
      "topparentid" : 3448920,
      "numberofpages" : 80,
      "sysconcepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
      "attachmentparentid" : 3448920,
      "parentitem" : "5e7dd89ba3736a0d2e8617d5",
      "concepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "documenttype" : "pdf",
      "isattachment" : "3448920",
      "sysindexeddate" : 1649151548000,
      "permanentid" : "7fe9c73cb917c7ca833f3ccbe53a687c13c2a23eca52facdde954a7dbee8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd89ba3736a0d2e86184a",
      "transactionid" : 864317,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "date" : 1649151548000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100325:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151548850382977,
      "sysisattachment" : "3448920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3448920,
      "size" : 652227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151236618,
      "syssubject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "syssize" : 652227,
      "sysdate" : 1649151548000,
      "topparent" : "3448920",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3448920,
      "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1656,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151548000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151548850382977,
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "FirstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ..."
  }, {
    "title" : "AXI master interface",
    "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "firstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Features of TMC",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "firstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features of TMC ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "NO8SpuNmvapy5W9M",
        "urihash" : "NO8SpuNmvapy5W9M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "fee277db22e261c5d9f4f11c0b88c0b91ce6fef7046dfb0b577174b302a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aa93",
        "transactionid" : 864315,
        "title" : "Features of TMC ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396907507738,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025703,
        "syssize" : 274,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396907507738,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "syscollection" : "default"
      },
      "Title" : "Features of TMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "Excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "FirstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "firstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "Uov4tT4ATVcwtbXT",
        "urihash" : "Uov4tT4ATVcwtbXT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "slave interface ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "slave interface ; registers",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "89981b12b1ba0c4c3bfc42407ea6d70c864ded0aaa01d5edf31a0efde1d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aab4",
        "transactionid" : 864315,
        "title" : "APB slave interface ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396879299243,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 127,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 127,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396879299243,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "Excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "FirstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller"
    } ],
    "totalNumberOfChildResults" : 139,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI master interface ",
      "document_number" : "ddi0461",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3536450",
      "sysurihash" : "G1hwCFyiur8nrYjb",
      "urihash" : "G1hwCFyiur8nrYjb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1293915912000,
      "topparentid" : 3536450,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594908888000,
      "sysconcepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "attachmentparentid" : 3536450,
      "parentitem" : "5f1060d80daa596235e7aa59",
      "concepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "documenttype" : "html",
      "isattachment" : "3536450",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151396000,
      "permanentid" : "f29611a932fb90a6b81370334eb89449b7cea3a30a3885183421b3d29fc8",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1060d90daa596235e7aaa5",
      "transactionid" : 864315,
      "title" : "AXI master interface ",
      "products" : [ "Trace Memory Controller" ],
      "date" : 1649151396000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0461:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151396972417831,
      "sysisattachment" : "3536450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3536450,
      "size" : 831,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151025734,
      "syssize" : 831,
      "sysdate" : 1649151396000,
      "haslayout" : "1",
      "topparent" : "3536450",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3536450,
      "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151396000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "modified" : 1639132260000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151396972417831,
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "syscollection" : "default"
    },
    "Title" : "AXI master interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "Excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "FirstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ..."
  }, {
    "title" : "About the Cortex-A7 FPU",
    "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "firstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Applications",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "firstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Applications ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "6DnxJWðEXGYL7gB9",
        "urihash" : "6DnxJWðEXGYL7gB9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "documenttype" : "html",
        "isattachment" : "4866132",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151383000,
        "permanentid" : "9626054a262bd171ed83c2f70d24a85d781b42b39114bd3ec4133e037d68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b58f",
        "transactionid" : 864315,
        "title" : "Applications ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151383598425874,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 636,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 636,
        "sysdate" : 1649151383000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/introduction/applications?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151383598425874,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "syscollection" : "default"
      },
      "Title" : "Applications",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "Excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "FirstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ..."
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "H4nJojYtgmha605R",
        "urihash" : "H4nJojYtgmha605R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "keywords" : "Cortex-A",
        "systransactionid" : 864310,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "numberofpages" : 25,
        "sysconcepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "documenttype" : "pdf",
        "isattachment" : "4866132",
        "sysindexeddate" : 1649151141000,
        "permanentid" : "ab6b7fd4e0574c2a1e9031cdc35c142f985b5b237d9eec761c2f8c85891d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b59f",
        "transactionid" : 864310,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "date" : 1649151141000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151141581939258,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 329767,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151007025,
        "syssubject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "syssize" : 329767,
        "sysdate" : 1649151141000,
        "topparent" : "4866132",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 819,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151141000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151141581939258,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "Excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit"
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the Cortex-A7 FPU ",
      "document_number" : "ddi0463",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4866132",
      "sysurihash" : "ojda4ImJoA7tQBRT",
      "urihash" : "ojda4ImJoA7tQBRT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1368311588000,
      "topparentid" : 4866132,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586431941000,
      "sysconcepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4866132,
      "parentitem" : "5e8f07c588295d1e18d3b580",
      "concepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "documenttype" : "html",
      "isattachment" : "4866132",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151383000,
      "permanentid" : "8c1c9415e5b9442ec4d026c0d2db49dfc52de79087bdf5cb4428c97eae32",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f07c588295d1e18d3b58e",
      "transactionid" : 864315,
      "title" : "About the Cortex-A7 FPU ",
      "products" : [ "Cortex-A7" ],
      "date" : 1649151383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0463:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151383676732673,
      "sysisattachment" : "4866132",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4866132,
      "size" : 1664,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151005310,
      "syssize" : 1664,
      "sysdate" : 1649151383000,
      "haslayout" : "1",
      "topparent" : "4866132",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4866132,
      "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
      "wordcount" : 110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151383000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "modified" : 1639132486000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151383676732673,
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A7 FPU",
    "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "Excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "FirstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ..."
  }, {
    "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Memory bank select",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "firstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory bank select ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "v7UPanhdv3FdzsAf",
        "urihash" : "v7UPanhdv3FdzsAf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "0be9e19d50fabafc6190b355ac96a7e5b1d496f0e051eac1c79ba7987d80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34ea3",
        "transactionid" : 864315,
        "title" : "Memory bank select ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380950777206,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 2089,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 2089,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380950777206,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "syscollection" : "default"
      },
      "Title" : "Memory bank select",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "Excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "FirstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "A55eiðTZ1rgVsdKñ",
        "urihash" : "A55eiðTZ1rgVsdKñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "interface ; System-on-chip design ; EBI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "interface ; System-on-chip design ; EBI",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "5b091268904f00b4324d0903d2f2e51d7dae53d66db7827782aa4733893a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34e9e",
        "transactionid" : 864315,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380848257865,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979268,
        "syssize" : 326,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380848257865,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ..."
    }, {
      "title" : "Synchronous static memory write control",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "firstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous static memory write control ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "DozKllOIZf3xiaEA",
        "urihash" : "DozKllOIZf3xiaEA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "2f9fa32faa5bef6ad8f4e789a733eb71acfdc9bef6511013dd48d3e38325",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34eaa",
        "transactionid" : 864315,
        "title" : "Synchronous static memory write control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380806959338,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 1040,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 1040,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380806959338,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "syscollection" : "default"
      },
      "Title" : "Synchronous static memory write control",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "Excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "FirstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "document_number" : "ddi0236",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477100",
      "sysurihash" : "ncmdlI4OLvCt5ZLA",
      "urihash" : "ncmdlI4OLvCt5ZLA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1159957792000,
      "topparentid" : 3477100,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369705000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151381000,
      "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e14a988295d1e18d34e8a",
      "transactionid" : 864315,
      "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1649151381000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0236:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151381033056586,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2293,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150979268,
      "syssize" : 2293,
      "sysdate" : 1649151381000,
      "haslayout" : "1",
      "topparent" : "3477100",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477100,
      "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
      "wordcount" : 169,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151381000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0236/h/?lang=en",
      "modified" : 1638976951000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151381033056586,
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "ARM920T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "excerpt" : "ARM DDI 0151C Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0151C ... Preface ... About this document ... xvi Further reading ... xix Feedback ... xx ... Introduction ... 3.5",
    "firstSentences" : "ARM920T (Rev 1) Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All rights reserved. ARM DDI 0151C ii ARM920T Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Buffered and nonbuffered STR",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "excerpt" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 ... 00 Nonbuffered STR, no burst or undefined burst length. The address is word-aligned.",
      "firstSentences" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 Buffered STR, no burst or undefined burst length. 00 Nonbuffered STR, no burst or undefined burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Buffered and nonbuffered STR ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "wrBD6IkQSKayAf76",
        "urihash" : "wrBD6IkQSKayAf76",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "burst",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "burst",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "16d59abd30edc642fd009352e6a5ccdcbbd6c2a9f0f967313878aed3c088",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d380e3",
        "transactionid" : 864308,
        "title" : "Buffered and nonbuffered STR ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069729112703,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941215,
        "syssize" : 343,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069729112703,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
        "syscollection" : "default"
      },
      "Title" : "Buffered and nonbuffered STR",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "Excerpt" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 ... 00 Nonbuffered STR, no burst or undefined burst length. The address is word-aligned.",
      "FirstSentences" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 Buffered STR, no burst or undefined burst length. 00 Nonbuffered STR, no burst or undefined burst ..."
    }, {
      "title" : "RAM read or write",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "excerpt" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown ... Burst 64 RAM read\\/write: data = RAM data. ... RAM read or write ARM940T",
      "firstSentences" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown victim and base with: lockdown value = 0 segment = n word = 0. Burst 64 RAM read\\/ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "RAM read or write ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "sd3c7NzLnrEzwjXp",
        "urihash" : "sd3c7NzLnrEzwjXp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "lockdown ; segment ; RAM ; Repeat ; sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "lockdown ; segment ; RAM ; Repeat ; sequence",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "b91f64a4035eed64a44e96368dd98bb0dd4d548ada3d0fd2a0945a87e98b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d3813e",
        "transactionid" : 864308,
        "title" : "RAM read or write ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069637357702,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941231,
        "syssize" : 329,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069637357702,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
        "syscollection" : "default"
      },
      "Title" : "RAM read or write",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "Excerpt" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown ... Burst 64 RAM read\\/write: data = RAM data. ... RAM read or write ARM940T",
      "FirstSentences" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown victim and base with: lockdown value = 0 segment = n word = 0. Burst 64 RAM read\\/ ..."
    } ],
    "totalNumberOfChildResults" : 235,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM920T Technical Reference Manual ",
      "document_number" : "ddi0151",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492466",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "POazcDVxðpqX8SAX",
      "urihash" : "POazcDVxðpqX8SAX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
      "systransactionid" : 864314,
      "copyright" : "Copyright © 2000, 2001 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176473339000,
      "topparentid" : 3492466,
      "numberofpages" : 340,
      "sysconcepts" : "instructions ; registers ; ARM920T processor ; translation ; ARM Limited ; controller ; accesses ; victim pointer ; ASB interface ; scan chains ; Tap controller ; MMU ; ARM9TDMI core ; CP15 ; descriptors ; control registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3492466,
      "parentitem" : "5e8e2a5988295d1e18d38079",
      "concepts" : "instructions ; registers ; ARM920T processor ; translation ; ARM Limited ; controller ; accesses ; victim pointer ; ASB interface ; scan chains ; Tap controller ; MMU ; ARM9TDMI core ; CP15 ; descriptors ; control registers",
      "documenttype" : "pdf",
      "isattachment" : "3492466",
      "sysindexeddate" : 1649151367000,
      "permanentid" : "599c80c0b0c84cbca890e4aa4b9abf9b7296a61a5e21e844701bbb11a17a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5b88295d1e18d381bb",
      "transactionid" : 864314,
      "title" : "ARM920T Technical Reference Manual ",
      "date" : 1649151367000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0151:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151367527046571,
      "sysisattachment" : "3492466",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492466,
      "size" : 1730218,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150944281,
      "syssize" : 1730218,
      "sysdate" : 1649151367000,
      "topparent" : "3492466",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3492466,
      "content_description" : "This document is the technical reference manual for the ARM920T processor.",
      "wordcount" : 3231,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151367000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151367527046571,
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM920T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "Excerpt" : "ARM DDI 0151C Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0151C ... Preface ... About this document ... xvi Further reading ... xix Feedback ... xx ... Introduction ... 3.5",
    "FirstSentences" : "ARM920T (Rev 1) Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All rights reserved. ARM DDI 0151C ii ARM920T Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All ..."
  }, {
    "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FJ3L8trmOvmhbt7z",
        "urihash" : "FJ3L8trmOvmhbt7z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151356000,
        "permanentid" : "4c4d52db5cb071d4edddc1612b071d9bea0e21e7f56fa5fcf1b28a7ca700",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a720f",
        "transactionid" : 864314,
        "title" : "Clocking and resets ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151356000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151356833760878,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 2319,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140300,
        "syssize" : 2319,
        "sysdate" : 1649151356000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151356000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151356833760878,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "Excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ..."
    }, {
      "title" : "Interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "firstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupts ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "DF5DxX7Q08Hfij9W",
        "urihash" : "DF5DxX7Q08Hfij9W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "memory interface ; rising edge ; int",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "memory interface ; rising edge ; int",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "726e75b8b8582ecca777b51568b355ea87a82a7249f06a6cd5e71b56c049",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7207",
        "transactionid" : 864314,
        "title" : "Interrupts ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354574550229,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 252,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140238,
        "syssize" : 252,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354574550229,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "syscollection" : "default"
      },
      "Title" : "Interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "Excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "FirstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ..."
    }, {
      "title" : "APB slave interface operation",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "firstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface operation ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FbyorPBrpKlO1FVb",
        "urihash" : "FbyorPBrpKlO1FVb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "3d308a7297cc1260d82d78974dab536f304ad263f19acd9e4108fffb950a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7214",
        "transactionid" : 864314,
        "title" : "APB slave interface operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354525041630,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 1277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140318,
        "syssize" : 1277,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354525041630,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "Excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "FirstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "document_number" : "ddi0391",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494523",
      "sysurihash" : "kjsHb1uKxPOMlPJX",
      "urihash" : "kjsHb1uKxPOMlPJX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "systransactionid" : 864314,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172753328000,
      "topparentid" : 3494523,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375971000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151356000,
      "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d23fd977155116a71dd",
      "transactionid" : 864314,
      "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649151356000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0391:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151356951470452,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1969,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151140318,
      "syssize" : 1969,
      "sysdate" : 1649151356000,
      "haslayout" : "1",
      "topparent" : "3494523",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494523,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
      "wordcount" : 148,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151356000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0391/b/?lang=en",
      "modified" : 1639049689000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151356951470452,
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
  }, {
    "title" : "Configuration",
    "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysauthor" : "ARM",
        "sysurihash" : "4cCBaGr2WqfrJoBP",
        "urihash" : "4cCBaGr2WqfrJoBP",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "keywords" : "development boards, versatile express",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "numberofpages" : 149,
        "sysconcepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "documenttype" : "pdf",
        "isattachment" : "3444148",
        "sysindexeddate" : 1649151158000,
        "permanentid" : "3db0cc463619684dcff78817464b704690de962b48e046b0d424935e2e29",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ff3ce30357bc2897a",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "subject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "date" : 1649151157000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151157770474100,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 1038375,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150787159,
        "syssubject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "syssize" : 1038375,
        "sysdate" : 1649151157000,
        "topparent" : "3444148",
        "author" : "ARM",
        "label_version" : "1.0",
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 2681,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151158000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151157770474100,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ..."
    }, {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Powerup and configuration sequence",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "firstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Powerup and configuration sequence ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "1Ci1TEpm7bHL0l1ñ",
        "urihash" : "1Ci1TEpm7bHL0l1ñ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3444148",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "c2fb348c6ecd10929607a667bcfe723174e28e0668172795c9988b04cf60",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc28919",
        "transactionid" : 864310,
        "title" : "Powerup and configuration sequence ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156268477156,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 3508,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784580,
        "syssize" : 3508,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156268477156,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "syscollection" : "default"
      },
      "Title" : "Powerup and configuration sequence",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "Excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "FirstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ..."
    } ],
    "totalNumberOfChildResults" : 133,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configuration ",
      "document_number" : "100122",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444148",
      "sysurihash" : "KcVDHndPc9yjiJgL",
      "urihash" : "KcVDHndPc9yjiJgL",
      "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1492007530000,
      "topparentid" : 3444148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596096814000,
      "sysconcepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3444148,
      "parentitem" : "5f22812ef3ce30357bc288e8",
      "concepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "documenttype" : "html",
      "isattachment" : "3444148",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151160000,
      "permanentid" : "3fe9d465bf3c9880c9f657a9b5f4485ea52ec8f66deb64e878faf8550da7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22812ef3ce30357bc28915",
      "transactionid" : 864310,
      "title" : "Configuration ",
      "products" : [ "Juno Development Board" ],
      "date" : 1649151160000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100122:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151160956928134,
      "sysisattachment" : "3444148",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444148,
      "size" : 434,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150784590,
      "syssize" : 434,
      "sysdate" : 1649151160000,
      "haslayout" : "1",
      "topparent" : "3444148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444148,
      "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151160000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100122/0100/Configuration?lang=en",
      "modified" : 1635950697000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151160956928134,
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "syscollection" : "default"
    },
    "Title" : "Configuration",
    "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ..."
  }, {
    "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "firstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    }, {
      "title" : "DMA control",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "firstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA control ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "LlrUspROFwZfJ4rN",
        "urihash" : "LlrUspROFwZfJ4rN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "76f48fd2b466b91aa88f99dc6226de80a5f66bde02386550d99aa7686ff9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9ac",
        "transactionid" : 864308,
        "title" : "DMA control ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072095085991,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 34568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699643,
        "syssize" : 34568,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 491,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072095085991,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "syscollection" : "default"
      },
      "Title" : "DMA control",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "Excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "FirstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "firstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "ItOBpfOYwAgK3pyð",
        "urihash" : "ItOBpfOYwAgK3pyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "d971c2166ee5cd37b712e2e2805b70e469c436f02193705d6f089cdd29a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9b0",
        "transactionid" : 864308,
        "title" : "Register descriptions ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072013032386,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 2283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699625,
        "syssize" : 2283,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072013032386,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "Excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "FirstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ..."
    } ],
    "totalNumberOfChildResults" : 57,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "document_number" : "ddi0417",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484192",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "qDXlTXo5pðrHzIQE",
      "urihash" : "qDXlTXo5pðrHzIQE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "systransactionid" : 864308,
      "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1174860224000,
      "topparentid" : 3484192,
      "numberofpages" : 128,
      "sysconcepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3484192,
      "parentitem" : "5f74b4901b758617cd95b99d",
      "concepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "documenttype" : "pdf",
      "isattachment" : "3484192",
      "sysindexeddate" : 1649151076000,
      "permanentid" : "aa3da2f029f8bcf1c261750546b3b8b73787e8838c74dee352fac2225d4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f74b4911b758617cd95b9e6",
      "transactionid" : 864308,
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "date" : 1649151076000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0417:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151076208347675,
      "sysisattachment" : "3484192",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484192,
      "size" : 915795,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150701697,
      "syssize" : 915795,
      "sysdate" : 1649151076000,
      "topparent" : "3484192",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 3484192,
      "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
      "wordcount" : 1400,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151076000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151076208347675,
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "Excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "FirstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ..."
  }, {
    "title" : "Identifying the cryptographic instructions implemented",
    "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "clickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "firstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysurihash" : "HLñcSetGYllknVñ9",
        "urihash" : "HLñcSetGYllknVñ9",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585840086000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649422687000,
        "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e00",
        "transactionid" : 866502,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649422687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422687812004763,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422345668,
        "syssize" : 4264,
        "sysdate" : 1649422687000,
        "haslayout" : "1",
        "topparent" : "3466791",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 281,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0000/?lang=en",
        "modified" : 1636626642000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649422687812004763,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466791",
          "sysurihash" : "HLñcSetGYllknVñ9",
          "urihash" : "HLñcSetGYllknVñ9",
          "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
          "systransactionid" : 866502,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543941611000,
          "topparentid" : 3466791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585840086000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649422687000,
          "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e85ffd6a57aac7b03f73e00",
          "transactionid" : 866502,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649422687000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101395:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422687812004763,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4264,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422345668,
          "syssize" : 4264,
          "sysdate" : 1649422687000,
          "haslayout" : "1",
          "topparent" : "3466791",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466791,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 281,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422687000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0000/?lang=en",
          "modified" : 1636626642000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422687812004763,
          "uri" : "https://developer.arm.com/documentation/101395/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysauthor" : "ARM",
        "sysurihash" : "dSI78Ko678Im4gUf",
        "urihash" : "dSI78Ko678Im4gUf",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
        "systransactionid" : 864302,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 3466791,
        "parentitem" : "5e85ffd6a57aac7b03f73e00",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "documenttype" : "pdf",
        "isattachment" : "3466791",
        "sysindexeddate" : 1649150800000,
        "permanentid" : "05b457faa5f8f8bee3c554c34b72727ff27cb89ca7fa6b02782b41148866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e10",
        "transactionid" : 864302,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649150800000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150800043633012,
        "sysisattachment" : "3466791",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466791,
        "size" : 374869,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150697128,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 374869,
        "sysdate" : 1649150800000,
        "topparent" : "3466791",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 676,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150800000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150800043633012,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Identifying the cryptographic instructions implemented ",
      "document_number" : "101395",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466791",
      "sysurihash" : "MNBo3WnRHhxfCyCx",
      "urihash" : "MNBo3WnRHhxfCyCx",
      "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543941611000,
      "topparentid" : 3466791,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585840086000,
      "sysconcepts" : "cryptographic instructions ; implemented Software ; registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 3466791,
      "parentitem" : "5e85ffd6a57aac7b03f73e00",
      "concepts" : "cryptographic instructions ; implemented Software ; registers",
      "documenttype" : "html",
      "isattachment" : "3466791",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151073000,
      "permanentid" : "992eef3be0edf61c956a111e09653f25fa8b00cece789cfcd0d063f1783d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e85ffd6a57aac7b03f73e09",
      "transactionid" : 864308,
      "title" : "Identifying the cryptographic instructions implemented ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649151073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101395:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151073228785676,
      "sysisattachment" : "3466791",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466791,
      "size" : 339,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150695746,
      "syssize" : 339,
      "sysdate" : 1649151073000,
      "haslayout" : "1",
      "topparent" : "3466791",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3466791,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151073000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "modified" : 1636626642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151073228785676,
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "syscollection" : "default"
    },
    "Title" : "Identifying the cryptographic instructions implemented",
    "Uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "ClickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "Excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "FirstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
  }, {
    "title" : "ARM1176JZF-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "firstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "FB3SW0EfbnoTpb5y",
        "urihash" : "FB3SW0EfbnoTpb5y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "30d47f723c2e3fad8bd0b65046f71c4feb5d8621fe19180adce70c2a2009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294cfd977155116a6b9d",
        "transactionid" : 864308,
        "title" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059388465930,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863938,
        "syssize" : 422,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059388465930,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "syscollection" : "default"
      },
      "Title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "Excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "FirstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ..."
    }, {
      "title" : "Stores",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "firstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Stores ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "EzjnrKHyBwpCd11D",
        "urihash" : "EzjnrKHyBwpCd11D",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "ddd25e23650f9fb1ec20c817b7a6fbe10eb2cfcef75d1c9d73778dceb960",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b09",
        "transactionid" : 864308,
        "title" : "Stores ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059337955701,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2472,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059337955701,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "syscollection" : "default"
      },
      "Title" : "Stores",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "Excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "FirstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ..."
    }, {
      "title" : "Loads",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "firstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Loads ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "OBHSogpDMnFdrKðU",
        "urihash" : "OBHSogpDMnFdrKðU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151058000,
        "permanentid" : "55748f4a23c761b2257382e083add06f43b95eed50cb3436061dc8dadbac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b08",
        "transactionid" : 864308,
        "title" : "Loads ",
        "products" : [ "Arm11" ],
        "date" : 1649151058000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151058918636713,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2744,
        "sysdate" : 1649151058000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 178,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151058000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151058918636713,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "syscollection" : "default"
      },
      "Title" : "Loads",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "Excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "FirstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction."
    } ],
    "totalNumberOfChildResults" : 514,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1176JZF-S Technical Reference Manual ",
      "document_number" : "ddi0301",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493563",
      "sysurihash" : "LmiT5JwrHbSK4Jz8",
      "urihash" : "LmiT5JwrHbSK4Jz8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264287254000,
      "topparentid" : 3493563,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374983000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151059000,
      "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2947fd977155116a693d",
      "transactionid" : 864308,
      "title" : "ARM1176JZF-S Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649151059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0301:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151059640974521,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2950,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150863985,
      "syssize" : 2950,
      "sysdate" : 1649151059000,
      "haslayout" : "1",
      "topparent" : "3493563",
      "label_version" : "r0p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493563,
      "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0301/h/?lang=en",
      "modified" : 1639041605000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151059640974521,
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZF-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  } ]
}