Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 12:58:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1048)
5. checking no_input_delay (15)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1048)
---------------------------------------------------
 There are 1048 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.510        0.000                      0                   20        0.279        0.000                      0                   20        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.510        0.000                      0                   20        0.279        0.000                      0                   20        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.580ns (14.667%)  route 3.375ns (85.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          2.297     7.826    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X54Y51         LUT4 (Prop_lut4_I3_O)        0.124     7.950 r  U_FRAMEBUFFER/mem_reg_0_15_ENBWREN_cooolgate_en_gate_60_LOPT_REMAP/O
                         net (fo=1, routed)           1.078     9.027    U_FRAMEBUFFER/mem_reg_0_15_ENBWREN_cooolgate_en_sig_31
    RAMB36_X2Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.495    14.836    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.537    U_FRAMEBUFFER/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.606ns (19.200%)  route 2.550ns (80.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.623     7.151    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.150     7.301 r  U_FRAMEBUFFER/mem_reg_0_10_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           0.928     8.229    U_FRAMEBUFFER/mem_reg_0_10_ENBWREN_cooolgate_en_sig_27
    RAMB36_X0Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.492    14.833    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.330    U_FRAMEBUFFER/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.580ns (17.414%)  route 2.751ns (82.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.816     7.345    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.469 r  U_FRAMEBUFFER/mem_reg_0_12_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           0.935     8.404    U_FRAMEBUFFER/mem_reg_0_12_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.493    14.834    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.535    U_FRAMEBUFFER/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.572ns (18.876%)  route 2.458ns (81.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.911     7.439    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.116     7.555 r  U_FRAMEBUFFER/mem_reg_0_13_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.548     8.103    U_FRAMEBUFFER/mem_reg_0_13_ENBWREN_cooolgate_en_sig_29
    RAMB36_X2Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.827    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.979    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.332    U_FRAMEBUFFER/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.580ns (18.936%)  route 2.483ns (81.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.453     6.982    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X54Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.106 r  U_FRAMEBUFFER/mem_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           1.030     8.136    U_FRAMEBUFFER/mem_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X2Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.473    14.814    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.187    15.001    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.523    U_FRAMEBUFFER/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.606ns (21.902%)  route 2.161ns (78.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.816     7.345    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.150     7.495 r  U_FRAMEBUFFER/mem_reg_0_14_ENBWREN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           0.345     7.840    U_FRAMEBUFFER/mem_reg_0_14_ENBWREN_cooolgate_en_sig_30
    RAMB36_X1Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.484    14.825    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.332    U_FRAMEBUFFER/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.580ns (20.173%)  route 2.295ns (79.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.098     6.627    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.124     6.751 r  U_FRAMEBUFFER/mem_reg_0_1_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           1.197     7.948    U_FRAMEBUFFER/mem_reg_0_1_ENBWREN_cooolgate_en_sig_26
    RAMB36_X1Y16         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.473    14.814    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.187    15.001    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.523    U_FRAMEBUFFER/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.572ns (21.251%)  route 2.120ns (78.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.001     6.530    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.116     6.646 r  U_FRAMEBUFFER/mem_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           1.118     7.764    U_FRAMEBUFFER/mem_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X0Y15         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.467    14.808    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.384    U_FRAMEBUFFER/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.574ns (23.391%)  route 1.880ns (76.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.098     6.627    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.118     6.745 r  U_FRAMEBUFFER/mem_reg_0_2_ENBWREN_cooolgate_en_gate_62_LOPT_REMAP/O
                         net (fo=1, routed)           0.782     7.527    U_FRAMEBUFFER/mem_reg_0_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.471    14.812    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.319    U_FRAMEBUFFER/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.580ns (21.219%)  route 2.153ns (78.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.552     5.073    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.623     7.151    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.275 r  U_FRAMEBUFFER/mem_reg_0_7_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.531     7.806    U_FRAMEBUFFER/mem_reg_0_7_ENBWREN_cooolgate_en_sig_35
    RAMB36_X0Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.483    14.824    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.604    U_FRAMEBUFFER/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  6.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_FRAMEBUFFER/mem_reg_mux_sel__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_mux_sel__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.357%)  route 0.190ns (47.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  U_FRAMEBUFFER/mem_reg_mux_sel__14/Q
                         net (fo=13, routed)          0.190     1.797    U_QVGAController/mem_reg_mux_sel__14
    SLICE_X34Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  U_QVGAController/mem_mux_sel__14_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_FRAMEBUFFER/mem_reg_mux_sel__14_1
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.956    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__14/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120     1.563    U_FRAMEBUFFER/mem_reg_mux_sel__14
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.798    u_OV7670_Clk_Gen/p_counter[0]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  u_OV7670_Clk_Gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_OV7670_Clk_Gen/p_counter[0]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.986    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.091     1.563    u_OV7670_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_OV7670_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_OV7670_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.225     1.838    u_OV7670_Clk_Gen/p_counter[1]
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.043     1.881 r  u_OV7670_Clk_Gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_OV7670_Clk_Gen/pclk_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.986    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/pclk_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.107     1.579    u_OV7670_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.208ns (47.037%)  route 0.234ns (52.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.566     1.449    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.847    U_VGAController/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.044     1.891 r  U_VGAController/U_Pix_Clk_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    U_VGAController/U_Pix_Clk_Gen/pclk_i_1__0_n_0
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.837     1.964    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/pclk_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.131     1.580    U_VGAController/U_Pix_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_OV7670_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.297%)  route 0.225ns (54.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_OV7670_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.225     1.838    u_OV7670_Clk_Gen/p_counter[1]
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  u_OV7670_Clk_Gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_OV7670_Clk_Gen/p_counter[1]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.986    u_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  u_OV7670_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.092     1.564    u_OV7670_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.566     1.449    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.845    U_VGAController/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X54Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  U_VGAController/U_Pix_Clk_Gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    U_VGAController/U_Pix_Clk_Gen/p_counter[0]_i_1__0_n_0
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.837     1.964    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.121     1.570    U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.566     1.449    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.847    U_VGAController/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  U_VGAController/U_Pix_Clk_Gen/p_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    U_VGAController/U_Pix_Clk_Gen/p_counter[1]_i_1__0_n_0
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.837     1.964    U_VGAController/U_Pix_Clk_Gen/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.120     1.569    U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 U_FRAMEBUFFER/mem_reg_mux_sel__46/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_mux_sel__46/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.247ns (41.705%)  route 0.345ns (58.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  U_FRAMEBUFFER/mem_reg_mux_sel__46/Q
                         net (fo=13, routed)          0.345     1.936    U_QVGAController/mem_reg_mux_sel__46
    SLICE_X34Y54         LUT3 (Prop_lut3_I2_O)        0.099     2.035 r  U_QVGAController/mem_mux_sel__46_i_1/O
                         net (fo=1, routed)           0.000     2.035    U_FRAMEBUFFER/mem_reg_mux_sel__46_1
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__46/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.956    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  U_FRAMEBUFFER/mem_reg_mux_sel__46/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.131     1.574    U_FRAMEBUFFER/mem_reg_mux_sel__46
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.189ns (22.238%)  route 0.661ns (77.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.505     2.089    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.048     2.137 r  U_FRAMEBUFFER/mem_reg_0_3_ENBWREN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.156     2.293    U_FRAMEBUFFER/mem_reg_0_3_ENBWREN_cooolgate_en_sig_33
    RAMB36_X1Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.874     2.002    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_3/CLKBWRCLK
                         clock pessimism             -0.249     1.753    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     1.787    U_FRAMEBUFFER/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FRAMEBUFFER/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.189ns (18.532%)  route 0.831ns (81.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.443    U_FRAMEBUFFER/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.440     2.025    U_FRAMEBUFFER/U_FRAMEBUFFER/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.048     2.073 r  U_FRAMEBUFFER/mem_reg_0_2_ENBWREN_cooolgate_en_gate_62_LOPT_REMAP/O
                         net (fo=1, routed)           0.391     2.463    U_FRAMEBUFFER/mem_reg_0_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.992    U_FRAMEBUFFER/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  U_FRAMEBUFFER/mem_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.249     1.743    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     1.777    U_FRAMEBUFFER/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.687    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_FRAMEBUFFER/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  U_FRAMEBUFFER/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  U_FRAMEBUFFER/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  U_FRAMEBUFFER/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  U_FRAMEBUFFER/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  U_FRAMEBUFFER/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  U_FRAMEBUFFER/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  U_FRAMEBUFFER/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  U_FRAMEBUFFER/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  U_FRAMEBUFFER/mem_reg_1_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y45  U_VGAController/U_Pix_Clk_Gen/pclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y54  U_FRAMEBUFFER/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y54  U_FRAMEBUFFER/mem_reg_mux_sel__46/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63   u_OV7670_Clk_Gen/p_counter_reg[1]/C



