*******************************************************************

  Operator    [gopIOL]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOL/* pragma PAP_LIB_NO_PRUNE */
{
    parameter
    (
        string CP_IREG_SET = "SET",
        string CP_OREG_SET = "SET",
        string CP_TSREG_SET = "SET",
        string CP_CLK_POL = "FALSE",
        string CP_SR_POL = "FALSE",
        string CP_REG_SYNC = "ASYNC",
        string CP_ILATCH_EN = "DISABLE",
        string CP_Y_SEL = "STA",
        string CP_DDR_EN = "DISABLE",
        string CP_DIN_POL = "FALSE",
        string CP_IREG_SEL = "FALSE",
        bit CP_DQMODE[1:0] = 2'b00,
        string CP_D0_POL = "FALSE",
        string CP_D1_POL = "FALSE",
        string CP_TQMODE = "DD",
        string CP_TD0_POL = "FALSE",
        string CP_TD1_POL = "FALSE",
        string CP_GRS_DIS = "FALSE",
        string CP_ICLK_EN = "DISABLE",
        string CP_OCLK_EN = "DISABLE",
        string CP_SCLK_EN = "DISABLE",
        string CP_ISR_EN = "DISABLE",
        string CP_OSR_EN = "DISABLE",
        string CP_TSR_EN = "DISABLE",
        string CP_TEST_EN0 = "DISABLE",
        string CP_TEST_EN1 = "DISABLE",
        string CP_MIPI_EN = "DISABLE",
        string CP_IN0_SEL = "FALSE",
        string CP_PDIFF = "DISABLE"
    );
    port
    (
        input CE_IREG /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CE_OREG,
        input CE_TSREG,
        input DIN,
        input DIN_MIPI,
        input D0,
        input D1,
        input DO_IN,
        input TD0,
        input TD1,
        input CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input SR /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input MIPI_SW_DYN_I,
        input INBUF_DYN_DIS_N_I,
        input DQ_CAS_IN,
        input TQ_CAS_IN,
        output Y,
        output Q0,
        output Q1,
        output DQ,
        output TQ,
        output SR_O,
        output CLK_SYS_SERDES,
        output MIPI_SW_DYN_O,
        output INBUF_DYN_DIS_N_O,
        output DQ_CAS_OUT,
        output TQ_CAS_OUT,
        output DIN_ISERDES
    );
};

implementation impl of gopIOL
{
    device devIOL iol
    parameter map
    (
        CP_IREG_SET         =>        CP_IREG_SET   ,
        CP_OREG_SET         =>        CP_OREG_SET   ,
        CP_TSREG_SET        =>        CP_TSREG_SET  ,
        CP_CLK_POL          =>        CP_CLK_POL    ,
        CP_SR_POL           =>        CP_SR_POL     ,
        CP_REG_SYNC         =>        CP_REG_SYNC   ,
        CP_ILATCH_EN        =>        CP_ILATCH_EN  ,
        CP_Y_SEL            =>        CP_Y_SEL      ,
        CP_DDR_EN           =>        CP_DDR_EN     ,
        CP_DIN_POL          =>        CP_DIN_POL    ,
        CP_IREG_SEL         =>        CP_IREG_SEL   ,
        CP_DQMODE           =>        CP_DQMODE     ,
        CP_D0_POL           =>        CP_D0_POL     ,
        CP_D1_POL           =>        CP_D1_POL     ,
        CP_TQMODE           =>        CP_TQMODE     ,
        CP_TD0_POL          =>        CP_TD0_POL    ,
        CP_TD1_POL          =>        CP_TD1_POL    ,
        CP_GRS_DIS          =>        CP_GRS_DIS    ,
        CP_ICLK_EN          =>        CP_ICLK_EN    ,
        CP_OCLK_EN          =>        CP_OCLK_EN    ,
        CP_SCLK_EN          =>        CP_SCLK_EN    ,
        CP_ISR_EN           =>        CP_ISR_EN     ,
        CP_OSR_EN           =>        CP_OSR_EN     ,
        CP_TSR_EN           =>        CP_TSR_EN     ,
        CP_TEST_EN0         =>        CP_TEST_EN0   ,
        CP_TEST_EN1         =>        CP_TEST_EN1   ,
        CP_MIPI_EN          =>        CP_MIPI_EN    ,
        CP_IN0_SEL          =>        CP_IN0_SEL    ,
        CP_PDIFF            =>        CP_PDIFF

    )
    
    port map 
    (
        CE_IREG                 =>         CE_IREG             ,     
        CE_OREG                 =>         CE_OREG             ,
        CE_TSREG                =>         CE_TSREG            ,
        DIN                     =>         DIN                 ,
        DIN_MIPI                =>         DIN_MIPI            ,
        D0                      =>         D0                  ,
        D1                      =>         D1                  ,
        DO_IN                   =>         DO_IN               ,
        TD0                     =>         TD0                 ,
        TD1                     =>         TD1                 ,
        CLK                     =>         CLK                 ,
        SR                      =>         SR                  ,
        MIPI_SW_DYN_I           =>         MIPI_SW_DYN_I       ,
        INBUF_DYN_DIS_N_I       =>         INBUF_DYN_DIS_N_I   ,
        Y                       =>         Y                   ,
        Q0                      =>         Q0                  ,
        Q1                      =>         Q1                  ,
        DQ                      =>         DQ                  ,
        TQ                      =>         TQ                  ,
        SR_O                    =>         SR_O                ,
        CLK_SYS_SERDES          =>         CLK_SYS_SERDES      ,
        MIPI_SW_DYN_O           =>         MIPI_SW_DYN_O       ,
        INBUF_DYN_DIS_N_O       =>         INBUF_DYN_DIS_N_O   ,
        DIN_ISERDES             =>         DIN_ISERDES         ,
        TQ_CAS_OUT              =>         TQ_CAS_OUT          ,
        DQ_CAS_OUT              =>         DQ_CAS_OUT          ,        
        DQ_CAS_IN               =>         DQ_CAS_IN           ,
        TQ_CAS_IN               =>         TQ_CAS_IN          
    );
};


