[options]
isa rv32i

[depth]
insn            10
reg        5    10
pc_fwd     5    10
pc_bwd     5    10
unique     1  5 10
causal     5    10
cover      1    10
ill             10
csrw            10
csr_ill         10

bus_imem            1    10
bus_imem_fault      1    10
bus_dmem            1    10
bus_dmem_fault      1    10
csrc_zero  1    5
csrc_any   1    5
csrc_inc   1    5
csrc_const 1    5
csrc_upcnt 1    10
csrc_hpm   1    10

[csrs]
mcycle          upcnt
minstret        upcnt
mstatus

[defines]
`define YOSYS // Hotfix for older Tabby CAD Releases

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/@core@.sv
@basedir@/cores/@core@/@core@_hazard_unit.sv
@basedir@/cores/@core@/@core@_regfile.sv

[script]
read -I@basedir@/cores/@core@

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);
always @* if (!reset) cover (rvfi_csr_mstatus_rdata[3] != 0 && rvfi_valid == 1);