

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1'
================================================================
* Date:           Wed Aug 25 10:39:25 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.423 us|  3.423 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_TROTTERS_VITIS_LOOP_195_1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg38 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%packOfst = alloca i32 1"   --->   Operation 7 'alloca' 'packOfst' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln194_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln194"   --->   Operation 10 'read' 'sext_ln194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln194_cast = sext i58 %sext_ln194_read"   --->   Operation 11 'sext' 'sext_ln194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_12, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %packOfst"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg38"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln194 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 19 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%add_ln194 = add i11 %indvar_flatten_load, i11 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 20 'add' 'add_ln194' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %.split16, void %codeRepl.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 21 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%packOfst_load = load i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 22 'load' 'packOfst_load' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln195 = icmp_eq  i9 %packOfst_load, i9 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 23 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.30ns)   --->   "%select_ln194 = select i1 %icmp_ln195, i9 0, i9 %packOfst_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 24 'select' 'select_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i9 %select_ln194" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 25 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln197 = icmp_eq  i5 %trunc_ln195, i5 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 26 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln194)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln195 = add i9 %select_ln194, i9 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 27 'add' 'add_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln194 = store i11 %add_ln194, i11 %indvar_flatten" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 28 'store' 'store_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln195 = store i9 %add_ln195, i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 29 'store' 'store_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln194_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 30 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 31 'read' 'gmem_addr_read' <Predicate = (!icmp_ln194 & icmp_ln197)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg38_load = load i496 %shiftreg38" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 32 'load' 'shiftreg38_load' <Predicate = (!icmp_ln194 & !icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%t_load = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 33 'load' 't_load' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @READ_TROTTERS_VITIS_LOOP_195_1_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 35 'speclooptripcount' 'empty_136' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.55ns)   --->   "%select_ln194_1 = select i1 %icmp_ln195, i496 0, i496 %shiftreg38_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 36 'select' 'select_ln194_1' <Predicate = (!icmp_ln194)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln194_1 = add i3 %t_load, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 37 'add' 'add_ln194_1' <Predicate = (!icmp_ln194 & icmp_ln195)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln194_2 = select i1 %icmp_ln195, i3 %add_ln194_1, i3 %t_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 38 'select' 'select_ln194_2' <Predicate = (!icmp_ln194)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i3 %select_ln194_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 39 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i496 %select_ln194_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 40 'zext' 'zext_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln195_1 = zext i9 %select_ln194" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 41 'zext' 'zext_ln195_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 42 'specpipeline' 'specpipeline_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:195]   --->   Operation 43 'specloopname' 'specloopname_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr = getelementptr i16 %trottersLocal_V_0, i64 0, i64 %zext_ln195_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 44 'getelementptr' 'trottersLocal_V_0_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr = getelementptr i16 %trottersLocal_V_1, i64 0, i64 %zext_ln195_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 45 'getelementptr' 'trottersLocal_V_1_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr = getelementptr i16 %trottersLocal_V_2, i64 0, i64 %zext_ln195_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 46 'getelementptr' 'trottersLocal_V_2_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr = getelementptr i16 %trottersLocal_V_3, i64 0, i64 %zext_ln195_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 47 'getelementptr' 'trottersLocal_V_3_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split14._crit_edge, void" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 48 'br' 'br_ln197' <Predicate = (!icmp_ln194)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln197 = br void %.split14._crit_edge" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 49 'br' 'br_ln197' <Predicate = (!icmp_ln194 & icmp_ln197)> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_read, void, i512 %zext_ln195, void %.split16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i512 %empty" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 51 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln197_2 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty, i32 16, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 52 'partselect' 'trunc_ln197_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.65ns)   --->   "%switch_ln197 = switch i2 %trunc_ln194, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 53 'switch' 'switch_ln197' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 54 [1/1] (1.17ns)   --->   "%store_ln197 = store i16 %trunc_ln197, i8 %trottersLocal_V_2_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 54 'store' 'store_ln197' <Predicate = (trunc_ln194 == 2)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln197 = br void %.split14._crit_edge101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 55 'br' 'br_ln197' <Predicate = (trunc_ln194 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.17ns)   --->   "%store_ln197 = store i16 %trunc_ln197, i8 %trottersLocal_V_1_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 56 'store' 'store_ln197' <Predicate = (trunc_ln194 == 1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln197 = br void %.split14._crit_edge101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 57 'br' 'br_ln197' <Predicate = (trunc_ln194 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.17ns)   --->   "%store_ln197 = store i16 %trunc_ln197, i8 %trottersLocal_V_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 58 'store' 'store_ln197' <Predicate = (trunc_ln194 == 0)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln197 = br void %.split14._crit_edge101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 59 'br' 'br_ln197' <Predicate = (trunc_ln194 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.17ns)   --->   "%store_ln197 = store i16 %trunc_ln197, i8 %trottersLocal_V_3_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 60 'store' 'store_ln197' <Predicate = (trunc_ln194 == 3)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln197 = br void %.split14._crit_edge101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 61 'br' 'br_ln197' <Predicate = (trunc_ln194 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln194 = store i3 %select_ln194_2, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:194]   --->   Operation 62 'store' 'store_ln194' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln197 = store i496 %trunc_ln197_2, i496 %shiftreg38" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:197]   --->   Operation 63 'store' 'store_ln197' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('packOfst') [8]  (0 ns)
	'load' operation ('packOfst_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) on local variable 'packOfst' [27]  (0 ns)
	'icmp' operation ('icmp_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) [31]  (0.593 ns)
	'select' operation ('select_ln194', /home/edci/workspace/SQA_kernels/src/qmc.cpp:194) [32]  (0.303 ns)
	'add' operation ('add_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) [69]  (0.715 ns)
	'store' operation ('store_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) of variable 'add_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195 on local variable 'packOfst' [72]  (0.387 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:194) [21]  (0 ns)
	bus read operation ('gmem_addr_read', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:197) [49]  (2.43 ns)

 <State 3>: 2.12ns
The critical path consists of the following:
	'load' operation ('shiftreg38_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:194) on local variable 'shiftreg38' [26]  (0 ns)
	'select' operation ('select_ln194_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:194) [33]  (0.558 ns)
	multiplexor before 'phi' operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) with incoming values : ('zext_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) ('gmem_addr_read', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) [52]  (0.387 ns)
	'phi' operation ('empty', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) with incoming values : ('zext_ln195', /home/edci/workspace/SQA_kernels/src/qmc.cpp:195) ('gmem_addr_read', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) [52]  (0 ns)
	'store' operation ('store_ln197', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197) of variable 'trunc_ln197', /home/edci/workspace/SQA_kernels/src/qmc.cpp:197 on array 'trottersLocal_V_2' [57]  (1.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
