|battleships
data_in => opp_ship1_x_vector.DATAB
data_in => opp_ship1_x_vector.DATAB
data_in => opp_ship1_x_vector.DATAB
data_in => opp_ship1_x_vector.DATAB
data_in => opp_ship1_y_vector.DATAB
data_in => opp_ship1_y_vector.DATAB
data_in => opp_ship1_y_vector.DATAB
data_in => opp_ship1_y_vector.DATAB
data_in => opp_ship1_or.DATAB
data_in => opp_cursor_x_vector.DATAB
data_in => opp_cursor_x_vector.DATAB
data_in => opp_cursor_x_vector.DATAB
data_in => opp_cursor_x_vector.DATAB
data_in => opp_cursor_y_vector.DATAB
data_in => opp_cursor_y_vector.DATAB
data_in => opp_cursor_y_vector.DATAB
data_in => opp_cursor_y_vector.DATAB
data_in => test4.DATAA
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
data_in => phase.OUTPUTSELECT
AUD_ADCDAT => DE2_Audio_Example:Sounds.AUD_ADCDAT
keyboard_clk => ps2:keyboard_0.keyboard_clk
keyboard_data => ps2:keyboard_0.keyboard_data
clk => DE2_Audio_Example:Sounds.CLOCK_50
clk => opp_cursor_y_vector[0].CLK
clk => opp_cursor_y_vector[1].CLK
clk => opp_cursor_y_vector[2].CLK
clk => opp_cursor_y_vector[3].CLK
clk => opp_ship1_or.CLK
clk => saved1[0].CLK
clk => saved1[1].CLK
clk => saved1[2].CLK
clk => saved1[3].CLK
clk => saved1[4].CLK
clk => saved1[5].CLK
clk => saved1[6].CLK
clk => saved1[7].CLK
clk => saved1[8].CLK
clk => saved1[9].CLK
clk => saved1[10].CLK
clk => saved1[11].CLK
clk => saved1[12].CLK
clk => saved1[13].CLK
clk => saved1[14].CLK
clk => saved1[15].CLK
clk => saved1[16].CLK
clk => saved1[17].CLK
clk => saved1[18].CLK
clk => saved1[19].CLK
clk => saved1[20].CLK
clk => saved1[21].CLK
clk => saved1[22].CLK
clk => saved1[23].CLK
clk => saved1[24].CLK
clk => saved1[25].CLK
clk => saved1[26].CLK
clk => saved1[27].CLK
clk => saved1[28].CLK
clk => saved1[29].CLK
clk => saved1[30].CLK
clk => saved1[31].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => ship2_or.CLK
clk => ship1_or.CLK
clk => opp_cursor_x_vector[0].CLK
clk => opp_cursor_x_vector[1].CLK
clk => opp_cursor_x_vector[2].CLK
clk => opp_cursor_x_vector[3].CLK
clk => cursor_y_vector[0].CLK
clk => cursor_y_vector[1].CLK
clk => cursor_y_vector[2].CLK
clk => cursor_y_vector[3].CLK
clk => cursor_x_vector[0].CLK
clk => cursor_x_vector[1].CLK
clk => cursor_x_vector[2].CLK
clk => cursor_x_vector[3].CLK
clk => ship1_y_vector[0].CLK
clk => ship1_y_vector[1].CLK
clk => ship1_y_vector[2].CLK
clk => ship1_y_vector[3].CLK
clk => ship1_x_vector[0].CLK
clk => ship1_x_vector[1].CLK
clk => ship1_x_vector[2].CLK
clk => ship1_x_vector[3].CLK
clk => opp_ship1_y_vector[0].CLK
clk => opp_ship1_y_vector[1].CLK
clk => opp_ship1_y_vector[2].CLK
clk => opp_ship1_y_vector[3].CLK
clk => opp_ship1_x_vector[0].CLK
clk => opp_ship1_x_vector[1].CLK
clk => opp_ship1_x_vector[2].CLK
clk => opp_ship1_x_vector[3].CLK
clk => game_over.CLK
clk => winner.CLK
clk => tie.CLK
clk => test3~reg0.CLK
clk => test2~reg0.CLK
clk => test1~reg0.CLK
clk => test0~reg0.CLK
clk => data_out~reg0.CLK
clk => test11~reg0.CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => phase[2].CLK
clk => phase[3].CLK
clk => phase[4].CLK
clk => phase[5].CLK
clk => phase[6].CLK
clk => phase[7].CLK
clk => phase[8].CLK
clk => phase[9].CLK
clk => phase[10].CLK
clk => phase[11].CLK
clk => phase[12].CLK
clk => phase[13].CLK
clk => phase[14].CLK
clk => phase[15].CLK
clk => phase[16].CLK
clk => phase[17].CLK
clk => phase[18].CLK
clk => phase[19].CLK
clk => phase[20].CLK
clk => phase[21].CLK
clk => phase[22].CLK
clk => phase[23].CLK
clk => phase[24].CLK
clk => phase[25].CLK
clk => phase[26].CLK
clk => phase[27].CLK
clk => phase[28].CLK
clk => phase[29].CLK
clk => phase[30].CLK
clk => phase[31].CLK
clk => sound_explosion.CLK
clk => oppHits[0].CLK
clk => oppHits[1].CLK
clk => oppHits[2].CLK
clk => oppHits[3].CLK
clk => oppHits[4].CLK
clk => oppHits[5].CLK
clk => oppHits[6].CLK
clk => oppHits[7].CLK
clk => oppHits[8].CLK
clk => oppHits[9].CLK
clk => oppHits[10].CLK
clk => oppHits[11].CLK
clk => oppHits[12].CLK
clk => oppHits[13].CLK
clk => oppHits[14].CLK
clk => oppHits[15].CLK
clk => oppHits[16].CLK
clk => oppHits[17].CLK
clk => oppHits[18].CLK
clk => oppHits[19].CLK
clk => oppHits[20].CLK
clk => oppHits[21].CLK
clk => oppHits[22].CLK
clk => oppHits[23].CLK
clk => oppHits[24].CLK
clk => oppHits[25].CLK
clk => oppHits[26].CLK
clk => oppHits[27].CLK
clk => oppHits[28].CLK
clk => oppHits[29].CLK
clk => oppHits[30].CLK
clk => oppHits[31].CLK
clk => myHits[0].CLK
clk => myHits[1].CLK
clk => myHits[2].CLK
clk => myHits[3].CLK
clk => myHits[4].CLK
clk => myHits[5].CLK
clk => myHits[6].CLK
clk => myHits[7].CLK
clk => myHits[8].CLK
clk => myHits[9].CLK
clk => myHits[10].CLK
clk => myHits[11].CLK
clk => myHits[12].CLK
clk => myHits[13].CLK
clk => myHits[14].CLK
clk => myHits[15].CLK
clk => myHits[16].CLK
clk => myHits[17].CLK
clk => myHits[18].CLK
clk => myHits[19].CLK
clk => myHits[20].CLK
clk => myHits[21].CLK
clk => myHits[22].CLK
clk => myHits[23].CLK
clk => myHits[24].CLK
clk => myHits[25].CLK
clk => myHits[26].CLK
clk => myHits[27].CLK
clk => myHits[28].CLK
clk => myHits[29].CLK
clk => myHits[30].CLK
clk => myHits[31].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => oppVGA[0][0].CLK
clk => oppVGA[0][1].CLK
clk => oppVGA[0][2].CLK
clk => oppVGA[1][0].CLK
clk => oppVGA[1][1].CLK
clk => oppVGA[1][2].CLK
clk => oppVGA[2][0].CLK
clk => oppVGA[2][1].CLK
clk => oppVGA[2][2].CLK
clk => oppVGA[3][0].CLK
clk => oppVGA[3][1].CLK
clk => oppVGA[3][2].CLK
clk => oppVGA[4][0].CLK
clk => oppVGA[4][1].CLK
clk => oppVGA[4][2].CLK
clk => oppVGA[5][0].CLK
clk => oppVGA[5][1].CLK
clk => oppVGA[5][2].CLK
clk => oppVGA[6][0].CLK
clk => oppVGA[6][1].CLK
clk => oppVGA[6][2].CLK
clk => oppVGA[7][0].CLK
clk => oppVGA[7][1].CLK
clk => oppVGA[7][2].CLK
clk => oppVGA[8][0].CLK
clk => oppVGA[8][1].CLK
clk => oppVGA[8][2].CLK
clk => oppVGA[9][0].CLK
clk => oppVGA[9][1].CLK
clk => oppVGA[9][2].CLK
clk => oppVGA[10][0].CLK
clk => oppVGA[10][1].CLK
clk => oppVGA[10][2].CLK
clk => oppVGA[11][0].CLK
clk => oppVGA[11][1].CLK
clk => oppVGA[11][2].CLK
clk => oppVGA[12][0].CLK
clk => oppVGA[12][1].CLK
clk => oppVGA[12][2].CLK
clk => oppVGA[13][0].CLK
clk => oppVGA[13][1].CLK
clk => oppVGA[13][2].CLK
clk => oppVGA[14][0].CLK
clk => oppVGA[14][1].CLK
clk => oppVGA[14][2].CLK
clk => oppVGA[15][0].CLK
clk => oppVGA[15][1].CLK
clk => oppVGA[15][2].CLK
clk => oppVGA[16][0].CLK
clk => oppVGA[16][1].CLK
clk => oppVGA[16][2].CLK
clk => oppVGA[17][0].CLK
clk => oppVGA[17][1].CLK
clk => oppVGA[17][2].CLK
clk => oppVGA[18][0].CLK
clk => oppVGA[18][1].CLK
clk => oppVGA[18][2].CLK
clk => oppVGA[19][0].CLK
clk => oppVGA[19][1].CLK
clk => oppVGA[19][2].CLK
clk => oppVGA[20][0].CLK
clk => oppVGA[20][1].CLK
clk => oppVGA[20][2].CLK
clk => oppVGA[21][0].CLK
clk => oppVGA[21][1].CLK
clk => oppVGA[21][2].CLK
clk => oppVGA[22][0].CLK
clk => oppVGA[22][1].CLK
clk => oppVGA[22][2].CLK
clk => oppVGA[23][0].CLK
clk => oppVGA[23][1].CLK
clk => oppVGA[23][2].CLK
clk => oppVGA[24][0].CLK
clk => oppVGA[24][1].CLK
clk => oppVGA[24][2].CLK
clk => oppVGA[25][0].CLK
clk => oppVGA[25][1].CLK
clk => oppVGA[25][2].CLK
clk => oppVGA[26][0].CLK
clk => oppVGA[26][1].CLK
clk => oppVGA[26][2].CLK
clk => oppVGA[27][0].CLK
clk => oppVGA[27][1].CLK
clk => oppVGA[27][2].CLK
clk => oppVGA[28][0].CLK
clk => oppVGA[28][1].CLK
clk => oppVGA[28][2].CLK
clk => oppVGA[29][0].CLK
clk => oppVGA[29][1].CLK
clk => oppVGA[29][2].CLK
clk => oppVGA[30][0].CLK
clk => oppVGA[30][1].CLK
clk => oppVGA[30][2].CLK
clk => oppVGA[31][0].CLK
clk => oppVGA[31][1].CLK
clk => oppVGA[31][2].CLK
clk => oppVGA[32][0].CLK
clk => oppVGA[32][1].CLK
clk => oppVGA[32][2].CLK
clk => oppVGA[33][0].CLK
clk => oppVGA[33][1].CLK
clk => oppVGA[33][2].CLK
clk => oppVGA[34][0].CLK
clk => oppVGA[34][1].CLK
clk => oppVGA[34][2].CLK
clk => oppVGA[35][0].CLK
clk => oppVGA[35][1].CLK
clk => oppVGA[35][2].CLK
clk => oppVGA[36][0].CLK
clk => oppVGA[36][1].CLK
clk => oppVGA[36][2].CLK
clk => oppVGA[37][0].CLK
clk => oppVGA[37][1].CLK
clk => oppVGA[37][2].CLK
clk => oppVGA[38][0].CLK
clk => oppVGA[38][1].CLK
clk => oppVGA[38][2].CLK
clk => oppVGA[39][0].CLK
clk => oppVGA[39][1].CLK
clk => oppVGA[39][2].CLK
clk => oppVGA[40][0].CLK
clk => oppVGA[40][1].CLK
clk => oppVGA[40][2].CLK
clk => oppVGA[41][0].CLK
clk => oppVGA[41][1].CLK
clk => oppVGA[41][2].CLK
clk => oppVGA[42][0].CLK
clk => oppVGA[42][1].CLK
clk => oppVGA[42][2].CLK
clk => oppVGA[43][0].CLK
clk => oppVGA[43][1].CLK
clk => oppVGA[43][2].CLK
clk => oppVGA[44][0].CLK
clk => oppVGA[44][1].CLK
clk => oppVGA[44][2].CLK
clk => oppVGA[45][0].CLK
clk => oppVGA[45][1].CLK
clk => oppVGA[45][2].CLK
clk => oppVGA[46][0].CLK
clk => oppVGA[46][1].CLK
clk => oppVGA[46][2].CLK
clk => oppVGA[47][0].CLK
clk => oppVGA[47][1].CLK
clk => oppVGA[47][2].CLK
clk => oppVGA[48][0].CLK
clk => oppVGA[48][1].CLK
clk => oppVGA[48][2].CLK
clk => oppVGA[49][0].CLK
clk => oppVGA[49][1].CLK
clk => oppVGA[49][2].CLK
clk => oppVGA[50][0].CLK
clk => oppVGA[50][1].CLK
clk => oppVGA[50][2].CLK
clk => oppVGA[51][0].CLK
clk => oppVGA[51][1].CLK
clk => oppVGA[51][2].CLK
clk => oppVGA[52][0].CLK
clk => oppVGA[52][1].CLK
clk => oppVGA[52][2].CLK
clk => oppVGA[53][0].CLK
clk => oppVGA[53][1].CLK
clk => oppVGA[53][2].CLK
clk => oppVGA[54][0].CLK
clk => oppVGA[54][1].CLK
clk => oppVGA[54][2].CLK
clk => oppVGA[55][0].CLK
clk => oppVGA[55][1].CLK
clk => oppVGA[55][2].CLK
clk => oppVGA[56][0].CLK
clk => oppVGA[56][1].CLK
clk => oppVGA[56][2].CLK
clk => oppVGA[57][0].CLK
clk => oppVGA[57][1].CLK
clk => oppVGA[57][2].CLK
clk => oppVGA[58][0].CLK
clk => oppVGA[58][1].CLK
clk => oppVGA[58][2].CLK
clk => oppVGA[59][0].CLK
clk => oppVGA[59][1].CLK
clk => oppVGA[59][2].CLK
clk => oppVGA[60][0].CLK
clk => oppVGA[60][1].CLK
clk => oppVGA[60][2].CLK
clk => oppVGA[61][0].CLK
clk => oppVGA[61][1].CLK
clk => oppVGA[61][2].CLK
clk => oppVGA[62][0].CLK
clk => oppVGA[62][1].CLK
clk => oppVGA[62][2].CLK
clk => oppVGA[63][0].CLK
clk => oppVGA[63][1].CLK
clk => oppVGA[63][2].CLK
clk => oppVGA[64][0].CLK
clk => oppVGA[64][1].CLK
clk => oppVGA[64][2].CLK
clk => oppVGA[65][0].CLK
clk => oppVGA[65][1].CLK
clk => oppVGA[65][2].CLK
clk => oppVGA[66][0].CLK
clk => oppVGA[66][1].CLK
clk => oppVGA[66][2].CLK
clk => oppVGA[67][0].CLK
clk => oppVGA[67][1].CLK
clk => oppVGA[67][2].CLK
clk => oppVGA[68][0].CLK
clk => oppVGA[68][1].CLK
clk => oppVGA[68][2].CLK
clk => oppVGA[69][0].CLK
clk => oppVGA[69][1].CLK
clk => oppVGA[69][2].CLK
clk => oppVGA[70][0].CLK
clk => oppVGA[70][1].CLK
clk => oppVGA[70][2].CLK
clk => oppVGA[71][0].CLK
clk => oppVGA[71][1].CLK
clk => oppVGA[71][2].CLK
clk => oppVGA[72][0].CLK
clk => oppVGA[72][1].CLK
clk => oppVGA[72][2].CLK
clk => oppVGA[73][0].CLK
clk => oppVGA[73][1].CLK
clk => oppVGA[73][2].CLK
clk => oppVGA[74][0].CLK
clk => oppVGA[74][1].CLK
clk => oppVGA[74][2].CLK
clk => oppVGA[75][0].CLK
clk => oppVGA[75][1].CLK
clk => oppVGA[75][2].CLK
clk => oppVGA[76][0].CLK
clk => oppVGA[76][1].CLK
clk => oppVGA[76][2].CLK
clk => oppVGA[77][0].CLK
clk => oppVGA[77][1].CLK
clk => oppVGA[77][2].CLK
clk => oppVGA[78][0].CLK
clk => oppVGA[78][1].CLK
clk => oppVGA[78][2].CLK
clk => oppVGA[79][0].CLK
clk => oppVGA[79][1].CLK
clk => oppVGA[79][2].CLK
clk => oppVGA[80][0].CLK
clk => oppVGA[80][1].CLK
clk => oppVGA[80][2].CLK
clk => oppVGA[81][0].CLK
clk => oppVGA[81][1].CLK
clk => oppVGA[81][2].CLK
clk => oppVGA[82][0].CLK
clk => oppVGA[82][1].CLK
clk => oppVGA[82][2].CLK
clk => oppVGA[83][0].CLK
clk => oppVGA[83][1].CLK
clk => oppVGA[83][2].CLK
clk => oppVGA[84][0].CLK
clk => oppVGA[84][1].CLK
clk => oppVGA[84][2].CLK
clk => oppVGA[85][0].CLK
clk => oppVGA[85][1].CLK
clk => oppVGA[85][2].CLK
clk => oppVGA[86][0].CLK
clk => oppVGA[86][1].CLK
clk => oppVGA[86][2].CLK
clk => oppVGA[87][0].CLK
clk => oppVGA[87][1].CLK
clk => oppVGA[87][2].CLK
clk => oppVGA[88][0].CLK
clk => oppVGA[88][1].CLK
clk => oppVGA[88][2].CLK
clk => oppVGA[89][0].CLK
clk => oppVGA[89][1].CLK
clk => oppVGA[89][2].CLK
clk => oppVGA[90][0].CLK
clk => oppVGA[90][1].CLK
clk => oppVGA[90][2].CLK
clk => oppVGA[91][0].CLK
clk => oppVGA[91][1].CLK
clk => oppVGA[91][2].CLK
clk => oppVGA[92][0].CLK
clk => oppVGA[92][1].CLK
clk => oppVGA[92][2].CLK
clk => oppVGA[93][0].CLK
clk => oppVGA[93][1].CLK
clk => oppVGA[93][2].CLK
clk => oppVGA[94][0].CLK
clk => oppVGA[94][1].CLK
clk => oppVGA[94][2].CLK
clk => oppVGA[95][0].CLK
clk => oppVGA[95][1].CLK
clk => oppVGA[95][2].CLK
clk => oppVGA[96][0].CLK
clk => oppVGA[96][1].CLK
clk => oppVGA[96][2].CLK
clk => oppVGA[97][0].CLK
clk => oppVGA[97][1].CLK
clk => oppVGA[97][2].CLK
clk => oppVGA[98][0].CLK
clk => oppVGA[98][1].CLK
clk => oppVGA[98][2].CLK
clk => oppVGA[99][0].CLK
clk => oppVGA[99][1].CLK
clk => oppVGA[99][2].CLK
clk => myVGA[0][0].CLK
clk => myVGA[0][1].CLK
clk => myVGA[0][2].CLK
clk => myVGA[1][0].CLK
clk => myVGA[1][1].CLK
clk => myVGA[1][2].CLK
clk => myVGA[2][0].CLK
clk => myVGA[2][1].CLK
clk => myVGA[2][2].CLK
clk => myVGA[3][0].CLK
clk => myVGA[3][1].CLK
clk => myVGA[3][2].CLK
clk => myVGA[4][0].CLK
clk => myVGA[4][1].CLK
clk => myVGA[4][2].CLK
clk => myVGA[5][0].CLK
clk => myVGA[5][1].CLK
clk => myVGA[5][2].CLK
clk => myVGA[6][0].CLK
clk => myVGA[6][1].CLK
clk => myVGA[6][2].CLK
clk => myVGA[7][0].CLK
clk => myVGA[7][1].CLK
clk => myVGA[7][2].CLK
clk => myVGA[8][0].CLK
clk => myVGA[8][1].CLK
clk => myVGA[8][2].CLK
clk => myVGA[9][0].CLK
clk => myVGA[9][1].CLK
clk => myVGA[9][2].CLK
clk => myVGA[10][0].CLK
clk => myVGA[10][1].CLK
clk => myVGA[10][2].CLK
clk => myVGA[11][0].CLK
clk => myVGA[11][1].CLK
clk => myVGA[11][2].CLK
clk => myVGA[12][0].CLK
clk => myVGA[12][1].CLK
clk => myVGA[12][2].CLK
clk => myVGA[13][0].CLK
clk => myVGA[13][1].CLK
clk => myVGA[13][2].CLK
clk => myVGA[14][0].CLK
clk => myVGA[14][1].CLK
clk => myVGA[14][2].CLK
clk => myVGA[15][0].CLK
clk => myVGA[15][1].CLK
clk => myVGA[15][2].CLK
clk => myVGA[16][0].CLK
clk => myVGA[16][1].CLK
clk => myVGA[16][2].CLK
clk => myVGA[17][0].CLK
clk => myVGA[17][1].CLK
clk => myVGA[17][2].CLK
clk => myVGA[18][0].CLK
clk => myVGA[18][1].CLK
clk => myVGA[18][2].CLK
clk => myVGA[19][0].CLK
clk => myVGA[19][1].CLK
clk => myVGA[19][2].CLK
clk => myVGA[20][0].CLK
clk => myVGA[20][1].CLK
clk => myVGA[20][2].CLK
clk => myVGA[21][0].CLK
clk => myVGA[21][1].CLK
clk => myVGA[21][2].CLK
clk => myVGA[22][0].CLK
clk => myVGA[22][1].CLK
clk => myVGA[22][2].CLK
clk => myVGA[23][0].CLK
clk => myVGA[23][1].CLK
clk => myVGA[23][2].CLK
clk => myVGA[24][0].CLK
clk => myVGA[24][1].CLK
clk => myVGA[24][2].CLK
clk => myVGA[25][0].CLK
clk => myVGA[25][1].CLK
clk => myVGA[25][2].CLK
clk => myVGA[26][0].CLK
clk => myVGA[26][1].CLK
clk => myVGA[26][2].CLK
clk => myVGA[27][0].CLK
clk => myVGA[27][1].CLK
clk => myVGA[27][2].CLK
clk => myVGA[28][0].CLK
clk => myVGA[28][1].CLK
clk => myVGA[28][2].CLK
clk => myVGA[29][0].CLK
clk => myVGA[29][1].CLK
clk => myVGA[29][2].CLK
clk => myVGA[30][0].CLK
clk => myVGA[30][1].CLK
clk => myVGA[30][2].CLK
clk => myVGA[31][0].CLK
clk => myVGA[31][1].CLK
clk => myVGA[31][2].CLK
clk => myVGA[32][0].CLK
clk => myVGA[32][1].CLK
clk => myVGA[32][2].CLK
clk => myVGA[33][0].CLK
clk => myVGA[33][1].CLK
clk => myVGA[33][2].CLK
clk => myVGA[34][0].CLK
clk => myVGA[34][1].CLK
clk => myVGA[34][2].CLK
clk => myVGA[35][0].CLK
clk => myVGA[35][1].CLK
clk => myVGA[35][2].CLK
clk => myVGA[36][0].CLK
clk => myVGA[36][1].CLK
clk => myVGA[36][2].CLK
clk => myVGA[37][0].CLK
clk => myVGA[37][1].CLK
clk => myVGA[37][2].CLK
clk => myVGA[38][0].CLK
clk => myVGA[38][1].CLK
clk => myVGA[38][2].CLK
clk => myVGA[39][0].CLK
clk => myVGA[39][1].CLK
clk => myVGA[39][2].CLK
clk => myVGA[40][0].CLK
clk => myVGA[40][1].CLK
clk => myVGA[40][2].CLK
clk => myVGA[41][0].CLK
clk => myVGA[41][1].CLK
clk => myVGA[41][2].CLK
clk => myVGA[42][0].CLK
clk => myVGA[42][1].CLK
clk => myVGA[42][2].CLK
clk => myVGA[43][0].CLK
clk => myVGA[43][1].CLK
clk => myVGA[43][2].CLK
clk => myVGA[44][0].CLK
clk => myVGA[44][1].CLK
clk => myVGA[44][2].CLK
clk => myVGA[45][0].CLK
clk => myVGA[45][1].CLK
clk => myVGA[45][2].CLK
clk => myVGA[46][0].CLK
clk => myVGA[46][1].CLK
clk => myVGA[46][2].CLK
clk => myVGA[47][0].CLK
clk => myVGA[47][1].CLK
clk => myVGA[47][2].CLK
clk => myVGA[48][0].CLK
clk => myVGA[48][1].CLK
clk => myVGA[48][2].CLK
clk => myVGA[49][0].CLK
clk => myVGA[49][1].CLK
clk => myVGA[49][2].CLK
clk => myVGA[50][0].CLK
clk => myVGA[50][1].CLK
clk => myVGA[50][2].CLK
clk => myVGA[51][0].CLK
clk => myVGA[51][1].CLK
clk => myVGA[51][2].CLK
clk => myVGA[52][0].CLK
clk => myVGA[52][1].CLK
clk => myVGA[52][2].CLK
clk => myVGA[53][0].CLK
clk => myVGA[53][1].CLK
clk => myVGA[53][2].CLK
clk => myVGA[54][0].CLK
clk => myVGA[54][1].CLK
clk => myVGA[54][2].CLK
clk => myVGA[55][0].CLK
clk => myVGA[55][1].CLK
clk => myVGA[55][2].CLK
clk => myVGA[56][0].CLK
clk => myVGA[56][1].CLK
clk => myVGA[56][2].CLK
clk => myVGA[57][0].CLK
clk => myVGA[57][1].CLK
clk => myVGA[57][2].CLK
clk => myVGA[58][0].CLK
clk => myVGA[58][1].CLK
clk => myVGA[58][2].CLK
clk => myVGA[59][0].CLK
clk => myVGA[59][1].CLK
clk => myVGA[59][2].CLK
clk => myVGA[60][0].CLK
clk => myVGA[60][1].CLK
clk => myVGA[60][2].CLK
clk => myVGA[61][0].CLK
clk => myVGA[61][1].CLK
clk => myVGA[61][2].CLK
clk => myVGA[62][0].CLK
clk => myVGA[62][1].CLK
clk => myVGA[62][2].CLK
clk => myVGA[63][0].CLK
clk => myVGA[63][1].CLK
clk => myVGA[63][2].CLK
clk => myVGA[64][0].CLK
clk => myVGA[64][1].CLK
clk => myVGA[64][2].CLK
clk => myVGA[65][0].CLK
clk => myVGA[65][1].CLK
clk => myVGA[65][2].CLK
clk => myVGA[66][0].CLK
clk => myVGA[66][1].CLK
clk => myVGA[66][2].CLK
clk => myVGA[67][0].CLK
clk => myVGA[67][1].CLK
clk => myVGA[67][2].CLK
clk => myVGA[68][0].CLK
clk => myVGA[68][1].CLK
clk => myVGA[68][2].CLK
clk => myVGA[69][0].CLK
clk => myVGA[69][1].CLK
clk => myVGA[69][2].CLK
clk => myVGA[70][0].CLK
clk => myVGA[70][1].CLK
clk => myVGA[70][2].CLK
clk => myVGA[71][0].CLK
clk => myVGA[71][1].CLK
clk => myVGA[71][2].CLK
clk => myVGA[72][0].CLK
clk => myVGA[72][1].CLK
clk => myVGA[72][2].CLK
clk => myVGA[73][0].CLK
clk => myVGA[73][1].CLK
clk => myVGA[73][2].CLK
clk => myVGA[74][0].CLK
clk => myVGA[74][1].CLK
clk => myVGA[74][2].CLK
clk => myVGA[75][0].CLK
clk => myVGA[75][1].CLK
clk => myVGA[75][2].CLK
clk => myVGA[76][0].CLK
clk => myVGA[76][1].CLK
clk => myVGA[76][2].CLK
clk => myVGA[77][0].CLK
clk => myVGA[77][1].CLK
clk => myVGA[77][2].CLK
clk => myVGA[78][0].CLK
clk => myVGA[78][1].CLK
clk => myVGA[78][2].CLK
clk => myVGA[79][0].CLK
clk => myVGA[79][1].CLK
clk => myVGA[79][2].CLK
clk => myVGA[80][0].CLK
clk => myVGA[80][1].CLK
clk => myVGA[80][2].CLK
clk => myVGA[81][0].CLK
clk => myVGA[81][1].CLK
clk => myVGA[81][2].CLK
clk => myVGA[82][0].CLK
clk => myVGA[82][1].CLK
clk => myVGA[82][2].CLK
clk => myVGA[83][0].CLK
clk => myVGA[83][1].CLK
clk => myVGA[83][2].CLK
clk => myVGA[84][0].CLK
clk => myVGA[84][1].CLK
clk => myVGA[84][2].CLK
clk => myVGA[85][0].CLK
clk => myVGA[85][1].CLK
clk => myVGA[85][2].CLK
clk => myVGA[86][0].CLK
clk => myVGA[86][1].CLK
clk => myVGA[86][2].CLK
clk => myVGA[87][0].CLK
clk => myVGA[87][1].CLK
clk => myVGA[87][2].CLK
clk => myVGA[88][0].CLK
clk => myVGA[88][1].CLK
clk => myVGA[88][2].CLK
clk => myVGA[89][0].CLK
clk => myVGA[89][1].CLK
clk => myVGA[89][2].CLK
clk => myVGA[90][0].CLK
clk => myVGA[90][1].CLK
clk => myVGA[90][2].CLK
clk => myVGA[91][0].CLK
clk => myVGA[91][1].CLK
clk => myVGA[91][2].CLK
clk => myVGA[92][0].CLK
clk => myVGA[92][1].CLK
clk => myVGA[92][2].CLK
clk => myVGA[93][0].CLK
clk => myVGA[93][1].CLK
clk => myVGA[93][2].CLK
clk => myVGA[94][0].CLK
clk => myVGA[94][1].CLK
clk => myVGA[94][2].CLK
clk => myVGA[95][0].CLK
clk => myVGA[95][1].CLK
clk => myVGA[95][2].CLK
clk => myVGA[96][0].CLK
clk => myVGA[96][1].CLK
clk => myVGA[96][2].CLK
clk => myVGA[97][0].CLK
clk => myVGA[97][1].CLK
clk => myVGA[97][2].CLK
clk => myVGA[98][0].CLK
clk => myVGA[98][1].CLK
clk => myVGA[98][2].CLK
clk => myVGA[99][0].CLK
clk => myVGA[99][1].CLK
clk => myVGA[99][2].CLK
clk => \game:opp_cursor_y[0].CLK
clk => \game:opp_cursor_y[1].CLK
clk => \game:opp_cursor_y[2].CLK
clk => \game:opp_cursor_y[3].CLK
clk => \game:opp_cursor_y[4].CLK
clk => \game:opp_cursor_y[5].CLK
clk => \game:opp_cursor_y[6].CLK
clk => \game:opp_cursor_y[7].CLK
clk => \game:opp_cursor_y[8].CLK
clk => \game:opp_cursor_y[9].CLK
clk => \game:opp_cursor_y[10].CLK
clk => \game:opp_cursor_y[11].CLK
clk => \game:opp_cursor_y[12].CLK
clk => \game:opp_cursor_y[13].CLK
clk => \game:opp_cursor_y[14].CLK
clk => \game:opp_cursor_y[15].CLK
clk => \game:opp_cursor_y[16].CLK
clk => \game:opp_cursor_y[17].CLK
clk => \game:opp_cursor_y[18].CLK
clk => \game:opp_cursor_y[19].CLK
clk => \game:opp_cursor_y[20].CLK
clk => \game:opp_cursor_y[21].CLK
clk => \game:opp_cursor_y[22].CLK
clk => \game:opp_cursor_y[23].CLK
clk => \game:opp_cursor_y[24].CLK
clk => \game:opp_cursor_y[25].CLK
clk => \game:opp_cursor_y[26].CLK
clk => \game:opp_cursor_y[27].CLK
clk => \game:opp_cursor_y[28].CLK
clk => \game:opp_cursor_y[29].CLK
clk => \game:opp_cursor_y[30].CLK
clk => \game:opp_cursor_x[0].CLK
clk => \game:opp_cursor_x[1].CLK
clk => \game:opp_cursor_x[2].CLK
clk => \game:opp_cursor_x[3].CLK
clk => \game:opp_cursor_x[4].CLK
clk => \game:opp_cursor_x[5].CLK
clk => \game:opp_cursor_x[6].CLK
clk => \game:opp_cursor_x[7].CLK
clk => \game:opp_cursor_x[8].CLK
clk => \game:opp_cursor_x[9].CLK
clk => \game:opp_cursor_x[10].CLK
clk => \game:opp_cursor_x[11].CLK
clk => \game:opp_cursor_x[12].CLK
clk => \game:opp_cursor_x[13].CLK
clk => \game:opp_cursor_x[14].CLK
clk => \game:opp_cursor_x[15].CLK
clk => \game:opp_cursor_x[16].CLK
clk => \game:opp_cursor_x[17].CLK
clk => \game:opp_cursor_x[18].CLK
clk => \game:opp_cursor_x[19].CLK
clk => \game:opp_cursor_x[20].CLK
clk => \game:opp_cursor_x[21].CLK
clk => \game:opp_cursor_x[22].CLK
clk => \game:opp_cursor_x[23].CLK
clk => \game:opp_cursor_x[24].CLK
clk => \game:opp_cursor_x[25].CLK
clk => \game:opp_cursor_x[26].CLK
clk => \game:opp_cursor_x[27].CLK
clk => \game:opp_cursor_x[28].CLK
clk => \game:opp_cursor_x[29].CLK
clk => \game:opp_cursor_x[30].CLK
clk => \game:opp_ship1_y[0].CLK
clk => \game:opp_ship1_y[1].CLK
clk => \game:opp_ship1_y[2].CLK
clk => \game:opp_ship1_y[3].CLK
clk => \game:opp_ship1_y[4].CLK
clk => \game:opp_ship1_y[5].CLK
clk => \game:opp_ship1_y[6].CLK
clk => \game:opp_ship1_y[7].CLK
clk => \game:opp_ship1_y[8].CLK
clk => \game:opp_ship1_y[9].CLK
clk => \game:opp_ship1_y[10].CLK
clk => \game:opp_ship1_y[11].CLK
clk => \game:opp_ship1_y[12].CLK
clk => \game:opp_ship1_y[13].CLK
clk => \game:opp_ship1_y[14].CLK
clk => \game:opp_ship1_y[15].CLK
clk => \game:opp_ship1_y[16].CLK
clk => \game:opp_ship1_y[17].CLK
clk => \game:opp_ship1_y[18].CLK
clk => \game:opp_ship1_y[19].CLK
clk => \game:opp_ship1_y[20].CLK
clk => \game:opp_ship1_y[21].CLK
clk => \game:opp_ship1_y[22].CLK
clk => \game:opp_ship1_y[23].CLK
clk => \game:opp_ship1_y[24].CLK
clk => \game:opp_ship1_y[25].CLK
clk => \game:opp_ship1_y[26].CLK
clk => \game:opp_ship1_y[27].CLK
clk => \game:opp_ship1_y[28].CLK
clk => \game:opp_ship1_y[29].CLK
clk => \game:opp_ship1_y[30].CLK
clk => \game:opp_ship1_x[0].CLK
clk => \game:opp_ship1_x[1].CLK
clk => \game:opp_ship1_x[2].CLK
clk => \game:opp_ship1_x[3].CLK
clk => \game:opp_ship1_x[4].CLK
clk => \game:opp_ship1_x[5].CLK
clk => \game:opp_ship1_x[6].CLK
clk => \game:opp_ship1_x[7].CLK
clk => \game:opp_ship1_x[8].CLK
clk => \game:opp_ship1_x[9].CLK
clk => \game:opp_ship1_x[10].CLK
clk => \game:opp_ship1_x[11].CLK
clk => \game:opp_ship1_x[12].CLK
clk => \game:opp_ship1_x[13].CLK
clk => \game:opp_ship1_x[14].CLK
clk => \game:opp_ship1_x[15].CLK
clk => \game:opp_ship1_x[16].CLK
clk => \game:opp_ship1_x[17].CLK
clk => \game:opp_ship1_x[18].CLK
clk => \game:opp_ship1_x[19].CLK
clk => \game:opp_ship1_x[20].CLK
clk => \game:opp_ship1_x[21].CLK
clk => \game:opp_ship1_x[22].CLK
clk => \game:opp_ship1_x[23].CLK
clk => \game:opp_ship1_x[24].CLK
clk => \game:opp_ship1_x[25].CLK
clk => \game:opp_ship1_x[26].CLK
clk => \game:opp_ship1_x[27].CLK
clk => \game:opp_ship1_x[28].CLK
clk => \game:opp_ship1_x[29].CLK
clk => \game:opp_ship1_x[30].CLK
clk => \game:S1_index_2[0].CLK
clk => \game:S1_index_2[1].CLK
clk => \game:S1_index_2[2].CLK
clk => \game:S1_index_2[3].CLK
clk => \game:S1_index_2[4].CLK
clk => \game:S1_index_2[5].CLK
clk => \game:S1_index_2[6].CLK
clk => \game:S1_index_2[7].CLK
clk => \game:S1_index_2[8].CLK
clk => \game:S1_index_2[9].CLK
clk => \game:S1_index_2[10].CLK
clk => \game:S1_index_2[11].CLK
clk => \game:S1_index_2[12].CLK
clk => \game:S1_index_2[13].CLK
clk => \game:S1_index_2[14].CLK
clk => \game:S1_index_2[15].CLK
clk => \game:S1_index_2[16].CLK
clk => \game:S1_index_2[17].CLK
clk => \game:S1_index_2[18].CLK
clk => \game:S1_index_2[19].CLK
clk => \game:S1_index_2[20].CLK
clk => \game:S1_index_2[21].CLK
clk => \game:S1_index_2[22].CLK
clk => \game:S1_index_2[23].CLK
clk => \game:S1_index_2[24].CLK
clk => \game:S1_index_2[25].CLK
clk => \game:S1_index_2[26].CLK
clk => \game:S1_index_2[27].CLK
clk => \game:S1_index_2[28].CLK
clk => \game:S1_index_2[29].CLK
clk => \game:S1_index_2[30].CLK
clk => \game:S1_index_1[0].CLK
clk => \game:S1_index_1[1].CLK
clk => \game:S1_index_1[2].CLK
clk => \game:S1_index_1[3].CLK
clk => \game:S1_index_1[4].CLK
clk => \game:S1_index_1[5].CLK
clk => \game:S1_index_1[6].CLK
clk => \game:S1_index_1[7].CLK
clk => \game:S1_index_1[8].CLK
clk => \game:S1_index_1[9].CLK
clk => \game:S1_index_1[10].CLK
clk => \game:S1_index_1[11].CLK
clk => \game:S1_index_1[12].CLK
clk => \game:S1_index_1[13].CLK
clk => \game:S1_index_1[14].CLK
clk => \game:S1_index_1[15].CLK
clk => \game:S1_index_1[16].CLK
clk => \game:S1_index_1[17].CLK
clk => \game:S1_index_1[18].CLK
clk => \game:S1_index_1[19].CLK
clk => \game:S1_index_1[20].CLK
clk => \game:S1_index_1[21].CLK
clk => \game:S1_index_1[22].CLK
clk => \game:S1_index_1[23].CLK
clk => \game:S1_index_1[24].CLK
clk => \game:S1_index_1[25].CLK
clk => \game:S1_index_1[26].CLK
clk => \game:S1_index_1[27].CLK
clk => \game:S1_index_1[28].CLK
clk => \game:S1_index_1[29].CLK
clk => \game:S1_index_1[30].CLK
clk => \game:ship2_y[0].CLK
clk => \game:ship2_y[1].CLK
clk => \game:ship2_y[2].CLK
clk => \game:ship2_y[3].CLK
clk => \game:ship2_y[4].CLK
clk => \game:ship2_y[5].CLK
clk => \game:ship2_y[6].CLK
clk => \game:ship2_y[7].CLK
clk => \game:ship2_y[8].CLK
clk => \game:ship2_y[9].CLK
clk => \game:ship2_y[10].CLK
clk => \game:ship2_y[11].CLK
clk => \game:ship2_y[12].CLK
clk => \game:ship2_y[13].CLK
clk => \game:ship2_y[14].CLK
clk => \game:ship2_y[15].CLK
clk => \game:ship2_y[16].CLK
clk => \game:ship2_y[17].CLK
clk => \game:ship2_y[18].CLK
clk => \game:ship2_y[19].CLK
clk => \game:ship2_y[20].CLK
clk => \game:ship2_y[21].CLK
clk => \game:ship2_y[22].CLK
clk => \game:ship2_y[23].CLK
clk => \game:ship2_y[24].CLK
clk => \game:ship2_y[25].CLK
clk => \game:ship2_y[26].CLK
clk => \game:ship2_y[27].CLK
clk => \game:ship2_y[28].CLK
clk => \game:ship2_y[29].CLK
clk => \game:ship2_y[30].CLK
clk => \game:ship2_x[0].CLK
clk => \game:ship2_x[1].CLK
clk => \game:ship2_x[2].CLK
clk => \game:ship2_x[3].CLK
clk => \game:ship2_x[4].CLK
clk => \game:ship2_x[5].CLK
clk => \game:ship2_x[6].CLK
clk => \game:ship2_x[7].CLK
clk => \game:ship2_x[8].CLK
clk => \game:ship2_x[9].CLK
clk => \game:ship2_x[10].CLK
clk => \game:ship2_x[11].CLK
clk => \game:ship2_x[12].CLK
clk => \game:ship2_x[13].CLK
clk => \game:ship2_x[14].CLK
clk => \game:ship2_x[15].CLK
clk => \game:ship2_x[16].CLK
clk => \game:ship2_x[17].CLK
clk => \game:ship2_x[18].CLK
clk => \game:ship2_x[19].CLK
clk => \game:ship2_x[20].CLK
clk => \game:ship2_x[21].CLK
clk => \game:ship2_x[22].CLK
clk => \game:ship2_x[23].CLK
clk => \game:ship2_x[24].CLK
clk => \game:ship2_x[25].CLK
clk => \game:ship2_x[26].CLK
clk => \game:ship2_x[27].CLK
clk => \game:ship2_x[28].CLK
clk => \game:ship2_x[29].CLK
clk => \game:ship2_x[30].CLK
clk => \game:ship1_y[0].CLK
clk => \game:ship1_y[1].CLK
clk => \game:ship1_y[2].CLK
clk => \game:ship1_y[3].CLK
clk => \game:ship1_y[4].CLK
clk => \game:ship1_y[5].CLK
clk => \game:ship1_y[6].CLK
clk => \game:ship1_y[7].CLK
clk => \game:ship1_y[8].CLK
clk => \game:ship1_y[9].CLK
clk => \game:ship1_y[10].CLK
clk => \game:ship1_y[11].CLK
clk => \game:ship1_y[12].CLK
clk => \game:ship1_y[13].CLK
clk => \game:ship1_y[14].CLK
clk => \game:ship1_y[15].CLK
clk => \game:ship1_y[16].CLK
clk => \game:ship1_y[17].CLK
clk => \game:ship1_y[18].CLK
clk => \game:ship1_y[19].CLK
clk => \game:ship1_y[20].CLK
clk => \game:ship1_y[21].CLK
clk => \game:ship1_y[22].CLK
clk => \game:ship1_y[23].CLK
clk => \game:ship1_y[24].CLK
clk => \game:ship1_y[25].CLK
clk => \game:ship1_y[26].CLK
clk => \game:ship1_y[27].CLK
clk => \game:ship1_y[28].CLK
clk => \game:ship1_y[29].CLK
clk => \game:ship1_y[30].CLK
clk => \game:ship1_x[0].CLK
clk => \game:ship1_x[1].CLK
clk => \game:ship1_x[2].CLK
clk => \game:ship1_x[3].CLK
clk => \game:ship1_x[4].CLK
clk => \game:ship1_x[5].CLK
clk => \game:ship1_x[6].CLK
clk => \game:ship1_x[7].CLK
clk => \game:ship1_x[8].CLK
clk => \game:ship1_x[9].CLK
clk => \game:ship1_x[10].CLK
clk => \game:ship1_x[11].CLK
clk => \game:ship1_x[12].CLK
clk => \game:ship1_x[13].CLK
clk => \game:ship1_x[14].CLK
clk => \game:ship1_x[15].CLK
clk => \game:ship1_x[16].CLK
clk => \game:ship1_x[17].CLK
clk => \game:ship1_x[18].CLK
clk => \game:ship1_x[19].CLK
clk => \game:ship1_x[20].CLK
clk => \game:ship1_x[21].CLK
clk => \game:ship1_x[22].CLK
clk => \game:ship1_x[23].CLK
clk => \game:ship1_x[24].CLK
clk => \game:ship1_x[25].CLK
clk => \game:ship1_x[26].CLK
clk => \game:ship1_x[27].CLK
clk => \game:ship1_x[28].CLK
clk => \game:ship1_x[29].CLK
clk => \game:ship1_x[30].CLK
clk => \game:cursor_y[0].CLK
clk => \game:cursor_y[1].CLK
clk => \game:cursor_y[2].CLK
clk => \game:cursor_y[3].CLK
clk => \game:cursor_y[4].CLK
clk => \game:cursor_y[5].CLK
clk => \game:cursor_y[6].CLK
clk => \game:cursor_y[7].CLK
clk => \game:cursor_y[8].CLK
clk => \game:cursor_y[9].CLK
clk => \game:cursor_y[10].CLK
clk => \game:cursor_y[11].CLK
clk => \game:cursor_y[12].CLK
clk => \game:cursor_y[13].CLK
clk => \game:cursor_y[14].CLK
clk => \game:cursor_y[15].CLK
clk => \game:cursor_y[16].CLK
clk => \game:cursor_y[17].CLK
clk => \game:cursor_y[18].CLK
clk => \game:cursor_y[19].CLK
clk => \game:cursor_y[20].CLK
clk => \game:cursor_y[21].CLK
clk => \game:cursor_y[22].CLK
clk => \game:cursor_y[23].CLK
clk => \game:cursor_y[24].CLK
clk => \game:cursor_y[25].CLK
clk => \game:cursor_y[26].CLK
clk => \game:cursor_y[27].CLK
clk => \game:cursor_y[28].CLK
clk => \game:cursor_y[29].CLK
clk => \game:cursor_y[30].CLK
clk => \game:cursor_x[0].CLK
clk => \game:cursor_x[1].CLK
clk => \game:cursor_x[2].CLK
clk => \game:cursor_x[3].CLK
clk => \game:cursor_x[4].CLK
clk => \game:cursor_x[5].CLK
clk => \game:cursor_x[6].CLK
clk => \game:cursor_x[7].CLK
clk => \game:cursor_x[8].CLK
clk => \game:cursor_x[9].CLK
clk => \game:cursor_x[10].CLK
clk => \game:cursor_x[11].CLK
clk => \game:cursor_x[12].CLK
clk => \game:cursor_x[13].CLK
clk => \game:cursor_x[14].CLK
clk => \game:cursor_x[15].CLK
clk => \game:cursor_x[16].CLK
clk => \game:cursor_x[17].CLK
clk => \game:cursor_x[18].CLK
clk => \game:cursor_x[19].CLK
clk => \game:cursor_x[20].CLK
clk => \game:cursor_x[21].CLK
clk => \game:cursor_x[22].CLK
clk => \game:cursor_x[23].CLK
clk => \game:cursor_x[24].CLK
clk => \game:cursor_x[25].CLK
clk => \game:cursor_x[26].CLK
clk => \game:cursor_x[27].CLK
clk => \game:cursor_x[28].CLK
clk => \game:cursor_x[29].CLK
clk => \game:cursor_x[30].CLK
clk => flip.CLK
clk => up_press.CLK
clk => down_press.CLK
clk => right_press.CLK
clk => left_press.CLK
clk => go.CLK
clk => enter_press.CLK
clk => waiting.CLK
clk => init.CLK
clk => res_lcd.CLK
clk => de2lcd:LCDscreen.clk_50Mhz
clk => ps2:keyboard_0.clock_50MHz
clk => VGA_top_level:vga_0.CLOCK_50
CLOCK_27 => DE2_Audio_Example:Sounds.CLOCK_27
AUD_BCLK <> DE2_Audio_Example:Sounds.AUD_BCLK
AUD_ADCLRCK <> DE2_Audio_Example:Sounds.AUD_ADCLRCK
AUD_DACLRCK <> DE2_Audio_Example:Sounds.AUD_DACLRCK
I2C_SDAT <> DE2_Audio_Example:Sounds.I2C_SDAT
KEY[0] => DE2_Audio_Example:Sounds.KEY[0]
KEY[1] => DE2_Audio_Example:Sounds.KEY[1]
KEY[2] => DE2_Audio_Example:Sounds.KEY[2]
KEY[3] => DE2_Audio_Example:Sounds.KEY[3]
AUD_XCK <= DE2_Audio_Example:Sounds.AUD_XCK
AUD_DACDAT <= DE2_Audio_Example:Sounds.AUD_DACDAT
I2C_SCLK <= DE2_Audio_Example:Sounds.I2C_SCLK
LCD_RS <= de2lcd:LCDscreen.LCD_RS
LCD_E <= de2lcd:LCDscreen.LCD_E
LCD_ON <= de2lcd:LCDscreen.LCD_ON
RESET_LED <= de2lcd:LCDscreen.RESET_LED
SEC_LED <= de2lcd:LCDscreen.SEC_LED
LCD_RW << de2lcd:LCDscreen.LCD_RW
DATA_BUS[0] <> de2lcd:LCDscreen.DATA_BUS[0]
DATA_BUS[1] <> de2lcd:LCDscreen.DATA_BUS[1]
DATA_BUS[2] <> de2lcd:LCDscreen.DATA_BUS[2]
DATA_BUS[3] <> de2lcd:LCDscreen.DATA_BUS[3]
DATA_BUS[4] <> de2lcd:LCDscreen.DATA_BUS[4]
DATA_BUS[5] <> de2lcd:LCDscreen.DATA_BUS[5]
DATA_BUS[6] <> de2lcd:LCDscreen.DATA_BUS[6]
DATA_BUS[7] <> de2lcd:LCDscreen.DATA_BUS[7]
VGA_RED[0] <= VGA_top_level:vga_0.VGA_RED[0]
VGA_RED[1] <= VGA_top_level:vga_0.VGA_RED[1]
VGA_RED[2] <= VGA_top_level:vga_0.VGA_RED[2]
VGA_RED[3] <= VGA_top_level:vga_0.VGA_RED[3]
VGA_RED[4] <= VGA_top_level:vga_0.VGA_RED[4]
VGA_RED[5] <= VGA_top_level:vga_0.VGA_RED[5]
VGA_RED[6] <= VGA_top_level:vga_0.VGA_RED[6]
VGA_RED[7] <= VGA_top_level:vga_0.VGA_RED[7]
VGA_RED[8] <= VGA_top_level:vga_0.VGA_RED[8]
VGA_RED[9] <= VGA_top_level:vga_0.VGA_RED[9]
VGA_GREEN[0] <= VGA_top_level:vga_0.VGA_GREEN[0]
VGA_GREEN[1] <= VGA_top_level:vga_0.VGA_GREEN[1]
VGA_GREEN[2] <= VGA_top_level:vga_0.VGA_GREEN[2]
VGA_GREEN[3] <= VGA_top_level:vga_0.VGA_GREEN[3]
VGA_GREEN[4] <= VGA_top_level:vga_0.VGA_GREEN[4]
VGA_GREEN[5] <= VGA_top_level:vga_0.VGA_GREEN[5]
VGA_GREEN[6] <= VGA_top_level:vga_0.VGA_GREEN[6]
VGA_GREEN[7] <= VGA_top_level:vga_0.VGA_GREEN[7]
VGA_GREEN[8] <= VGA_top_level:vga_0.VGA_GREEN[8]
VGA_GREEN[9] <= VGA_top_level:vga_0.VGA_GREEN[9]
VGA_BLUE[0] <= VGA_top_level:vga_0.VGA_BLUE[0]
VGA_BLUE[1] <= VGA_top_level:vga_0.VGA_BLUE[1]
VGA_BLUE[2] <= VGA_top_level:vga_0.VGA_BLUE[2]
VGA_BLUE[3] <= VGA_top_level:vga_0.VGA_BLUE[3]
VGA_BLUE[4] <= VGA_top_level:vga_0.VGA_BLUE[4]
VGA_BLUE[5] <= VGA_top_level:vga_0.VGA_BLUE[5]
VGA_BLUE[6] <= VGA_top_level:vga_0.VGA_BLUE[6]
VGA_BLUE[7] <= VGA_top_level:vga_0.VGA_BLUE[7]
VGA_BLUE[8] <= VGA_top_level:vga_0.VGA_BLUE[8]
VGA_BLUE[9] <= VGA_top_level:vga_0.VGA_BLUE[9]
HORIZ_SYNC <= VGA_top_level:vga_0.HORIZ_SYNC
VERT_SYNC <= VGA_top_level:vga_0.VERT_SYNC
VGA_BLANK <= VGA_top_level:vga_0.VGA_BLANK
VGA_CLK <= VGA_top_level:vga_0.VGA_CLK
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
test0 <= test0~reg0.DB_MAX_OUTPUT_PORT_TYPE
test1 <= test1~reg0.DB_MAX_OUTPUT_PORT_TYPE
test2 <= test2~reg0.DB_MAX_OUTPUT_PORT_TYPE
test3 <= test3~reg0.DB_MAX_OUTPUT_PORT_TYPE
test4 <= test4.DB_MAX_OUTPUT_PORT_TYPE
test11 <= test11~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_seq[0] <= ps2:keyboard_0.led_seq[0]
led_seq[1] <= ps2:keyboard_0.led_seq[1]
led_seq[2] <= ps2:keyboard_0.led_seq[2]
led_seq[3] <= ps2:keyboard_0.led_seq[3]
led_seq[4] <= ps2:keyboard_0.led_seq[4]
led_seq[5] <= ps2:keyboard_0.led_seq[5]
led_seq[6] <= ps2:keyboard_0.led_seq[6]
led_seq[7] <= ps2:keyboard_0.led_seq[7]
led_seq[8] <= ps2:keyboard_0.led_seq[8]
led_seq[9] <= ps2:keyboard_0.led_seq[9]
led_seq[10] <= ps2:keyboard_0.led_seq[10]
led_seq[11] <= ps2:keyboard_0.led_seq[11]
led_seq[12] <= ps2:keyboard_0.led_seq[12]
led_seq[13] <= ps2:keyboard_0.led_seq[13]
led_seq[14] <= ps2:keyboard_0.led_seq[14]
led_seq[15] <= ps2:keyboard_0.led_seq[15]
led_seq[16] <= ps2:keyboard_0.led_seq[16]
led_seq[17] <= ps2:keyboard_0.led_seq[17]
led_seq[18] <= ps2:keyboard_0.led_seq[18]
led_seq[19] <= ps2:keyboard_0.led_seq[19]
led_seq[20] <= ps2:keyboard_0.led_seq[20]
led_seq[21] <= ps2:keyboard_0.led_seq[21]
led_seq[22] <= ps2:keyboard_0.led_seq[22]
led_seq[23] <= ps2:keyboard_0.led_seq[23]
led_seq[24] <= ps2:keyboard_0.led_seq[24]
led_seq[25] <= ps2:keyboard_0.led_seq[25]
led_seq[26] <= ps2:keyboard_0.led_seq[26]
led_seq[27] <= ps2:keyboard_0.led_seq[27]
led_seq[28] <= leddcd:conv1.segments_out[0]
led_seq[29] <= leddcd:conv1.segments_out[1]
led_seq[30] <= leddcd:conv1.segments_out[2]
led_seq[31] <= leddcd:conv1.segments_out[3]
led_seq[32] <= leddcd:conv1.segments_out[4]
led_seq[33] <= leddcd:conv1.segments_out[5]
led_seq[34] <= leddcd:conv1.segments_out[6]
led_seq[35] <= leddcd:conv3.segments_out[0]
led_seq[36] <= leddcd:conv3.segments_out[1]
led_seq[37] <= leddcd:conv3.segments_out[2]
led_seq[38] <= leddcd:conv3.segments_out[3]
led_seq[39] <= leddcd:conv3.segments_out[4]
led_seq[40] <= leddcd:conv3.segments_out[5]
led_seq[41] <= leddcd:conv3.segments_out[6]
led_seq[42] <= leddcd:conv0.segments_out[0]
led_seq[43] <= leddcd:conv0.segments_out[1]
led_seq[44] <= leddcd:conv0.segments_out[2]
led_seq[45] <= leddcd:conv0.segments_out[3]
led_seq[46] <= leddcd:conv0.segments_out[4]
led_seq[47] <= leddcd:conv0.segments_out[5]
led_seq[48] <= leddcd:conv0.segments_out[6]
led_seq[49] <= leddcd:conv2.segments_out[0]
led_seq[50] <= leddcd:conv2.segments_out[1]
led_seq[51] <= leddcd:conv2.segments_out[2]
led_seq[52] <= leddcd:conv2.segments_out[3]
led_seq[53] <= leddcd:conv2.segments_out[4]
led_seq[54] <= leddcd:conv2.segments_out[5]
led_seq[55] <= leddcd:conv2.segments_out[6]


|battleships|DE2_Audio_Example:Sounds
CLOCK_50 => CLOCK_50.IN2
CLOCK_27 => ~NO_FANOUT~
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
I2C_SCLK <= avconf:avc.I2C_SCLK
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => counter.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => delay_cnt.OUTPUTSELECT
SW => testi.OUTPUTSELECT
SW => start.OUTPUTSELECT
test <= testi.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|battleships|DE2_Audio_Example:Sounds|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|battleships|DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|battleships|de2lcd:LCDscreen
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => DATA_BUS_VALUE.OUTPUTSELECT
tie => Selector3.IN15
tie => Selector5.IN14
tie => Selector6.IN13
tie => Selector7.IN12
tie => Selector9.IN15
waiting => DATA_BUS_VALUE.OUTPUTSELECT
waiting => DATA_BUS_VALUE.OUTPUTSELECT
waiting => DATA_BUS_VALUE.OUTPUTSELECT
waiting => DATA_BUS_VALUE.DATAA
waiting => DATA_BUS_VALUE.DATAA
waiting => DATA_BUS_VALUE.OUTPUTSELECT
waiting => DATA_BUS_VALUE.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_400HZ.OUTPUTSELECT
reset => RESET_LED.DATAIN
clk_50Mhz => CLK_400HZ.CLK
clk_50Mhz => CLK_COUNT_400HZ[0].CLK
clk_50Mhz => CLK_COUNT_400HZ[1].CLK
clk_50Mhz => CLK_COUNT_400HZ[2].CLK
clk_50Mhz => CLK_COUNT_400HZ[3].CLK
clk_50Mhz => CLK_COUNT_400HZ[4].CLK
clk_50Mhz => CLK_COUNT_400HZ[5].CLK
clk_50Mhz => CLK_COUNT_400HZ[6].CLK
clk_50Mhz => CLK_COUNT_400HZ[7].CLK
clk_50Mhz => CLK_COUNT_400HZ[8].CLK
clk_50Mhz => CLK_COUNT_400HZ[9].CLK
clk_50Mhz => CLK_COUNT_400HZ[10].CLK
clk_50Mhz => CLK_COUNT_400HZ[11].CLK
clk_50Mhz => CLK_COUNT_400HZ[12].CLK
clk_50Mhz => CLK_COUNT_400HZ[13].CLK
clk_50Mhz => CLK_COUNT_400HZ[14].CLK
clk_50Mhz => CLK_COUNT_400HZ[15].CLK
clk_50Mhz => CLK_COUNT_400HZ[16].CLK
clk_50Mhz => CLK_COUNT_400HZ[17].CLK
clk_50Mhz => CLK_COUNT_400HZ[18].CLK
clk_50Mhz => CLK_COUNT_400HZ[19].CLK
game_over => DATA_BUS_VALUE.DATAA
game_over => DATA_BUS_VALUE.DATAA
game_over => DATA_BUS_VALUE.DATAA
game_over => DATA_BUS_VALUE.DATAA
game_over => DATA_BUS_VALUE.OUTPUTSELECT
game_over => DATA_BUS_VALUE.DATAA
game_over => DATA_BUS_VALUE.DATAA
winner => DATA_BUS_VALUE.DATAB
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= <VCC>
RESET_LED <= reset.DB_MAX_OUTPUT_PORT_TYPE
SEC_LED <= comb.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|battleships|ps2:keyboard_0
keyboard_clk => keyboard:u1.keyboard_clk
keyboard_data => keyboard:u1.keyboard_data
clock_50MHz => keyboard:u1.clock_50MHz
clock_50MHz => oneshot:pulser.clk
reset => keyboard:u1.reset
hist1[0] <= history1[0].DB_MAX_OUTPUT_PORT_TYPE
hist1[1] <= history1[1].DB_MAX_OUTPUT_PORT_TYPE
hist1[2] <= history1[2].DB_MAX_OUTPUT_PORT_TYPE
hist1[3] <= history1[3].DB_MAX_OUTPUT_PORT_TYPE
hist1[4] <= history1[4].DB_MAX_OUTPUT_PORT_TYPE
hist1[5] <= history1[5].DB_MAX_OUTPUT_PORT_TYPE
hist1[6] <= history1[6].DB_MAX_OUTPUT_PORT_TYPE
hist1[7] <= history1[7].DB_MAX_OUTPUT_PORT_TYPE
hist0[0] <= history0[0].DB_MAX_OUTPUT_PORT_TYPE
hist0[1] <= history0[1].DB_MAX_OUTPUT_PORT_TYPE
hist0[2] <= history0[2].DB_MAX_OUTPUT_PORT_TYPE
hist0[3] <= history0[3].DB_MAX_OUTPUT_PORT_TYPE
hist0[4] <= history0[4].DB_MAX_OUTPUT_PORT_TYPE
hist0[5] <= history0[5].DB_MAX_OUTPUT_PORT_TYPE
hist0[6] <= history0[6].DB_MAX_OUTPUT_PORT_TYPE
hist0[7] <= history0[7].DB_MAX_OUTPUT_PORT_TYPE
led_seq[0] <= leddcd:l1.segments_out[0]
led_seq[1] <= leddcd:l1.segments_out[1]
led_seq[2] <= leddcd:l1.segments_out[2]
led_seq[3] <= leddcd:l1.segments_out[3]
led_seq[4] <= leddcd:l1.segments_out[4]
led_seq[5] <= leddcd:l1.segments_out[5]
led_seq[6] <= leddcd:l1.segments_out[6]
led_seq[7] <= leddcd:l2.segments_out[0]
led_seq[8] <= leddcd:l2.segments_out[1]
led_seq[9] <= leddcd:l2.segments_out[2]
led_seq[10] <= leddcd:l2.segments_out[3]
led_seq[11] <= leddcd:l2.segments_out[4]
led_seq[12] <= leddcd:l2.segments_out[5]
led_seq[13] <= leddcd:l2.segments_out[6]
led_seq[14] <= leddcd:l3.segments_out[0]
led_seq[15] <= leddcd:l3.segments_out[1]
led_seq[16] <= leddcd:l3.segments_out[2]
led_seq[17] <= leddcd:l3.segments_out[3]
led_seq[18] <= leddcd:l3.segments_out[4]
led_seq[19] <= leddcd:l3.segments_out[5]
led_seq[20] <= leddcd:l3.segments_out[6]
led_seq[21] <= leddcd:l4.segments_out[0]
led_seq[22] <= leddcd:l4.segments_out[1]
led_seq[23] <= leddcd:l4.segments_out[2]
led_seq[24] <= leddcd:l4.segments_out[3]
led_seq[25] <= leddcd:l4.segments_out[4]
led_seq[26] <= leddcd:l4.segments_out[5]
led_seq[27] <= leddcd:l4.segments_out[6]
led_seq[28] <= leddcd:l5.segments_out[0]
led_seq[29] <= leddcd:l5.segments_out[1]
led_seq[30] <= leddcd:l5.segments_out[2]
led_seq[31] <= leddcd:l5.segments_out[3]
led_seq[32] <= leddcd:l5.segments_out[4]
led_seq[33] <= leddcd:l5.segments_out[5]
led_seq[34] <= leddcd:l5.segments_out[6]
led_seq[35] <= leddcd:l6.segments_out[0]
led_seq[36] <= leddcd:l6.segments_out[1]
led_seq[37] <= leddcd:l6.segments_out[2]
led_seq[38] <= leddcd:l6.segments_out[3]
led_seq[39] <= leddcd:l6.segments_out[4]
led_seq[40] <= leddcd:l6.segments_out[5]
led_seq[41] <= leddcd:l6.segments_out[6]
led_seq[42] <= leddcd:l7.segments_out[0]
led_seq[43] <= leddcd:l7.segments_out[1]
led_seq[44] <= leddcd:l7.segments_out[2]
led_seq[45] <= leddcd:l7.segments_out[3]
led_seq[46] <= leddcd:l7.segments_out[4]
led_seq[47] <= leddcd:l7.segments_out[5]
led_seq[48] <= leddcd:l7.segments_out[6]
led_seq[49] <= leddcd:l8.segments_out[0]
led_seq[50] <= leddcd:l8.segments_out[1]
led_seq[51] <= leddcd:l8.segments_out[2]
led_seq[52] <= leddcd:l8.segments_out[3]
led_seq[53] <= leddcd:l8.segments_out[4]
led_seq[54] <= leddcd:l8.segments_out[5]
led_seq[55] <= leddcd:l8.segments_out[6]


|battleships|ps2:keyboard_0|leddcd:l1
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l2
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l3
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l4
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l5
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l6
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l7
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|leddcd:l8
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|keyboard:u1
keyboard_clk => filter[7].DATAIN
keyboard_data => SHIFTIN.DATAB
keyboard_data => process_2.IN1
clock_50MHz => keyboard_clk_filtered.CLK
clock_50MHz => filter[0].CLK
clock_50MHz => filter[1].CLK
clock_50MHz => filter[2].CLK
clock_50MHz => filter[3].CLK
clock_50MHz => filter[4].CLK
clock_50MHz => filter[5].CLK
clock_50MHz => filter[6].CLK
clock_50MHz => filter[7].CLK
clock_50MHz => clock_enable.CLK
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => READ_CHAR.OUTPUTSELECT
reset => scan_code[0]~reg0.ENA
reset => scan_code[1]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => SHIFTIN[0].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|battleships|ps2:keyboard_0|oneshot:pulser
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_in => process_0.IN1
trigger_in => delay.DATAIN
clk => delay.CLK
clk => pulse_out~reg0.CLK


|battleships|VGA_top_level:vga_0
CLOCK_50 => pixelGenerator:videoGen.clk
CLOCK_50 => VGA_SYNC:videoSync.clock_50Mhz
game_over => pixelGenerator:videoGen.game_over
winner => pixelGenerator:videoGen.winner
tie => pixelGenerator:videoGen.tie
VGA_RED[0] <= pixelGenerator:videoGen.red_out[0]
VGA_RED[1] <= pixelGenerator:videoGen.red_out[1]
VGA_RED[2] <= pixelGenerator:videoGen.red_out[2]
VGA_RED[3] <= pixelGenerator:videoGen.red_out[3]
VGA_RED[4] <= pixelGenerator:videoGen.red_out[4]
VGA_RED[5] <= pixelGenerator:videoGen.red_out[5]
VGA_RED[6] <= pixelGenerator:videoGen.red_out[6]
VGA_RED[7] <= pixelGenerator:videoGen.red_out[7]
VGA_RED[8] <= pixelGenerator:videoGen.red_out[8]
VGA_RED[9] <= pixelGenerator:videoGen.red_out[9]
VGA_GREEN[0] <= pixelGenerator:videoGen.green_out[0]
VGA_GREEN[1] <= pixelGenerator:videoGen.green_out[1]
VGA_GREEN[2] <= pixelGenerator:videoGen.green_out[2]
VGA_GREEN[3] <= pixelGenerator:videoGen.green_out[3]
VGA_GREEN[4] <= pixelGenerator:videoGen.green_out[4]
VGA_GREEN[5] <= pixelGenerator:videoGen.green_out[5]
VGA_GREEN[6] <= pixelGenerator:videoGen.green_out[6]
VGA_GREEN[7] <= pixelGenerator:videoGen.green_out[7]
VGA_GREEN[8] <= pixelGenerator:videoGen.green_out[8]
VGA_GREEN[9] <= pixelGenerator:videoGen.green_out[9]
VGA_BLUE[0] <= pixelGenerator:videoGen.blue_out[0]
VGA_BLUE[1] <= pixelGenerator:videoGen.blue_out[1]
VGA_BLUE[2] <= pixelGenerator:videoGen.blue_out[2]
VGA_BLUE[3] <= pixelGenerator:videoGen.blue_out[3]
VGA_BLUE[4] <= pixelGenerator:videoGen.blue_out[4]
VGA_BLUE[5] <= pixelGenerator:videoGen.blue_out[5]
VGA_BLUE[6] <= pixelGenerator:videoGen.blue_out[6]
VGA_BLUE[7] <= pixelGenerator:videoGen.blue_out[7]
VGA_BLUE[8] <= pixelGenerator:videoGen.blue_out[8]
VGA_BLUE[9] <= pixelGenerator:videoGen.blue_out[9]
HORIZ_SYNC <= VGA_SYNC:videoSync.horiz_sync_out
VERT_SYNC <= VGA_SYNC:videoSync.vert_sync_out
VGA_BLANK <= VGA_SYNC:videoSync.video_on
VGA_CLK <= VGA_SYNC:videoSync.pixel_clock
myVGA[0][0] => pixelGenerator:videoGen.myVGA[0][0]
myVGA[0][1] => pixelGenerator:videoGen.myVGA[0][1]
myVGA[0][2] => pixelGenerator:videoGen.myVGA[0][2]
myVGA[1][0] => pixelGenerator:videoGen.myVGA[1][0]
myVGA[1][1] => pixelGenerator:videoGen.myVGA[1][1]
myVGA[1][2] => pixelGenerator:videoGen.myVGA[1][2]
myVGA[2][0] => pixelGenerator:videoGen.myVGA[2][0]
myVGA[2][1] => pixelGenerator:videoGen.myVGA[2][1]
myVGA[2][2] => pixelGenerator:videoGen.myVGA[2][2]
myVGA[3][0] => pixelGenerator:videoGen.myVGA[3][0]
myVGA[3][1] => pixelGenerator:videoGen.myVGA[3][1]
myVGA[3][2] => pixelGenerator:videoGen.myVGA[3][2]
myVGA[4][0] => pixelGenerator:videoGen.myVGA[4][0]
myVGA[4][1] => pixelGenerator:videoGen.myVGA[4][1]
myVGA[4][2] => pixelGenerator:videoGen.myVGA[4][2]
myVGA[5][0] => pixelGenerator:videoGen.myVGA[5][0]
myVGA[5][1] => pixelGenerator:videoGen.myVGA[5][1]
myVGA[5][2] => pixelGenerator:videoGen.myVGA[5][2]
myVGA[6][0] => pixelGenerator:videoGen.myVGA[6][0]
myVGA[6][1] => pixelGenerator:videoGen.myVGA[6][1]
myVGA[6][2] => pixelGenerator:videoGen.myVGA[6][2]
myVGA[7][0] => pixelGenerator:videoGen.myVGA[7][0]
myVGA[7][1] => pixelGenerator:videoGen.myVGA[7][1]
myVGA[7][2] => pixelGenerator:videoGen.myVGA[7][2]
myVGA[8][0] => pixelGenerator:videoGen.myVGA[8][0]
myVGA[8][1] => pixelGenerator:videoGen.myVGA[8][1]
myVGA[8][2] => pixelGenerator:videoGen.myVGA[8][2]
myVGA[9][0] => pixelGenerator:videoGen.myVGA[9][0]
myVGA[9][1] => pixelGenerator:videoGen.myVGA[9][1]
myVGA[9][2] => pixelGenerator:videoGen.myVGA[9][2]
myVGA[10][0] => pixelGenerator:videoGen.myVGA[10][0]
myVGA[10][1] => pixelGenerator:videoGen.myVGA[10][1]
myVGA[10][2] => pixelGenerator:videoGen.myVGA[10][2]
myVGA[11][0] => pixelGenerator:videoGen.myVGA[11][0]
myVGA[11][1] => pixelGenerator:videoGen.myVGA[11][1]
myVGA[11][2] => pixelGenerator:videoGen.myVGA[11][2]
myVGA[12][0] => pixelGenerator:videoGen.myVGA[12][0]
myVGA[12][1] => pixelGenerator:videoGen.myVGA[12][1]
myVGA[12][2] => pixelGenerator:videoGen.myVGA[12][2]
myVGA[13][0] => pixelGenerator:videoGen.myVGA[13][0]
myVGA[13][1] => pixelGenerator:videoGen.myVGA[13][1]
myVGA[13][2] => pixelGenerator:videoGen.myVGA[13][2]
myVGA[14][0] => pixelGenerator:videoGen.myVGA[14][0]
myVGA[14][1] => pixelGenerator:videoGen.myVGA[14][1]
myVGA[14][2] => pixelGenerator:videoGen.myVGA[14][2]
myVGA[15][0] => pixelGenerator:videoGen.myVGA[15][0]
myVGA[15][1] => pixelGenerator:videoGen.myVGA[15][1]
myVGA[15][2] => pixelGenerator:videoGen.myVGA[15][2]
myVGA[16][0] => pixelGenerator:videoGen.myVGA[16][0]
myVGA[16][1] => pixelGenerator:videoGen.myVGA[16][1]
myVGA[16][2] => pixelGenerator:videoGen.myVGA[16][2]
myVGA[17][0] => pixelGenerator:videoGen.myVGA[17][0]
myVGA[17][1] => pixelGenerator:videoGen.myVGA[17][1]
myVGA[17][2] => pixelGenerator:videoGen.myVGA[17][2]
myVGA[18][0] => pixelGenerator:videoGen.myVGA[18][0]
myVGA[18][1] => pixelGenerator:videoGen.myVGA[18][1]
myVGA[18][2] => pixelGenerator:videoGen.myVGA[18][2]
myVGA[19][0] => pixelGenerator:videoGen.myVGA[19][0]
myVGA[19][1] => pixelGenerator:videoGen.myVGA[19][1]
myVGA[19][2] => pixelGenerator:videoGen.myVGA[19][2]
myVGA[20][0] => pixelGenerator:videoGen.myVGA[20][0]
myVGA[20][1] => pixelGenerator:videoGen.myVGA[20][1]
myVGA[20][2] => pixelGenerator:videoGen.myVGA[20][2]
myVGA[21][0] => pixelGenerator:videoGen.myVGA[21][0]
myVGA[21][1] => pixelGenerator:videoGen.myVGA[21][1]
myVGA[21][2] => pixelGenerator:videoGen.myVGA[21][2]
myVGA[22][0] => pixelGenerator:videoGen.myVGA[22][0]
myVGA[22][1] => pixelGenerator:videoGen.myVGA[22][1]
myVGA[22][2] => pixelGenerator:videoGen.myVGA[22][2]
myVGA[23][0] => pixelGenerator:videoGen.myVGA[23][0]
myVGA[23][1] => pixelGenerator:videoGen.myVGA[23][1]
myVGA[23][2] => pixelGenerator:videoGen.myVGA[23][2]
myVGA[24][0] => pixelGenerator:videoGen.myVGA[24][0]
myVGA[24][1] => pixelGenerator:videoGen.myVGA[24][1]
myVGA[24][2] => pixelGenerator:videoGen.myVGA[24][2]
myVGA[25][0] => pixelGenerator:videoGen.myVGA[25][0]
myVGA[25][1] => pixelGenerator:videoGen.myVGA[25][1]
myVGA[25][2] => pixelGenerator:videoGen.myVGA[25][2]
myVGA[26][0] => pixelGenerator:videoGen.myVGA[26][0]
myVGA[26][1] => pixelGenerator:videoGen.myVGA[26][1]
myVGA[26][2] => pixelGenerator:videoGen.myVGA[26][2]
myVGA[27][0] => pixelGenerator:videoGen.myVGA[27][0]
myVGA[27][1] => pixelGenerator:videoGen.myVGA[27][1]
myVGA[27][2] => pixelGenerator:videoGen.myVGA[27][2]
myVGA[28][0] => pixelGenerator:videoGen.myVGA[28][0]
myVGA[28][1] => pixelGenerator:videoGen.myVGA[28][1]
myVGA[28][2] => pixelGenerator:videoGen.myVGA[28][2]
myVGA[29][0] => pixelGenerator:videoGen.myVGA[29][0]
myVGA[29][1] => pixelGenerator:videoGen.myVGA[29][1]
myVGA[29][2] => pixelGenerator:videoGen.myVGA[29][2]
myVGA[30][0] => pixelGenerator:videoGen.myVGA[30][0]
myVGA[30][1] => pixelGenerator:videoGen.myVGA[30][1]
myVGA[30][2] => pixelGenerator:videoGen.myVGA[30][2]
myVGA[31][0] => pixelGenerator:videoGen.myVGA[31][0]
myVGA[31][1] => pixelGenerator:videoGen.myVGA[31][1]
myVGA[31][2] => pixelGenerator:videoGen.myVGA[31][2]
myVGA[32][0] => pixelGenerator:videoGen.myVGA[32][0]
myVGA[32][1] => pixelGenerator:videoGen.myVGA[32][1]
myVGA[32][2] => pixelGenerator:videoGen.myVGA[32][2]
myVGA[33][0] => pixelGenerator:videoGen.myVGA[33][0]
myVGA[33][1] => pixelGenerator:videoGen.myVGA[33][1]
myVGA[33][2] => pixelGenerator:videoGen.myVGA[33][2]
myVGA[34][0] => pixelGenerator:videoGen.myVGA[34][0]
myVGA[34][1] => pixelGenerator:videoGen.myVGA[34][1]
myVGA[34][2] => pixelGenerator:videoGen.myVGA[34][2]
myVGA[35][0] => pixelGenerator:videoGen.myVGA[35][0]
myVGA[35][1] => pixelGenerator:videoGen.myVGA[35][1]
myVGA[35][2] => pixelGenerator:videoGen.myVGA[35][2]
myVGA[36][0] => pixelGenerator:videoGen.myVGA[36][0]
myVGA[36][1] => pixelGenerator:videoGen.myVGA[36][1]
myVGA[36][2] => pixelGenerator:videoGen.myVGA[36][2]
myVGA[37][0] => pixelGenerator:videoGen.myVGA[37][0]
myVGA[37][1] => pixelGenerator:videoGen.myVGA[37][1]
myVGA[37][2] => pixelGenerator:videoGen.myVGA[37][2]
myVGA[38][0] => pixelGenerator:videoGen.myVGA[38][0]
myVGA[38][1] => pixelGenerator:videoGen.myVGA[38][1]
myVGA[38][2] => pixelGenerator:videoGen.myVGA[38][2]
myVGA[39][0] => pixelGenerator:videoGen.myVGA[39][0]
myVGA[39][1] => pixelGenerator:videoGen.myVGA[39][1]
myVGA[39][2] => pixelGenerator:videoGen.myVGA[39][2]
myVGA[40][0] => pixelGenerator:videoGen.myVGA[40][0]
myVGA[40][1] => pixelGenerator:videoGen.myVGA[40][1]
myVGA[40][2] => pixelGenerator:videoGen.myVGA[40][2]
myVGA[41][0] => pixelGenerator:videoGen.myVGA[41][0]
myVGA[41][1] => pixelGenerator:videoGen.myVGA[41][1]
myVGA[41][2] => pixelGenerator:videoGen.myVGA[41][2]
myVGA[42][0] => pixelGenerator:videoGen.myVGA[42][0]
myVGA[42][1] => pixelGenerator:videoGen.myVGA[42][1]
myVGA[42][2] => pixelGenerator:videoGen.myVGA[42][2]
myVGA[43][0] => pixelGenerator:videoGen.myVGA[43][0]
myVGA[43][1] => pixelGenerator:videoGen.myVGA[43][1]
myVGA[43][2] => pixelGenerator:videoGen.myVGA[43][2]
myVGA[44][0] => pixelGenerator:videoGen.myVGA[44][0]
myVGA[44][1] => pixelGenerator:videoGen.myVGA[44][1]
myVGA[44][2] => pixelGenerator:videoGen.myVGA[44][2]
myVGA[45][0] => pixelGenerator:videoGen.myVGA[45][0]
myVGA[45][1] => pixelGenerator:videoGen.myVGA[45][1]
myVGA[45][2] => pixelGenerator:videoGen.myVGA[45][2]
myVGA[46][0] => pixelGenerator:videoGen.myVGA[46][0]
myVGA[46][1] => pixelGenerator:videoGen.myVGA[46][1]
myVGA[46][2] => pixelGenerator:videoGen.myVGA[46][2]
myVGA[47][0] => pixelGenerator:videoGen.myVGA[47][0]
myVGA[47][1] => pixelGenerator:videoGen.myVGA[47][1]
myVGA[47][2] => pixelGenerator:videoGen.myVGA[47][2]
myVGA[48][0] => pixelGenerator:videoGen.myVGA[48][0]
myVGA[48][1] => pixelGenerator:videoGen.myVGA[48][1]
myVGA[48][2] => pixelGenerator:videoGen.myVGA[48][2]
myVGA[49][0] => pixelGenerator:videoGen.myVGA[49][0]
myVGA[49][1] => pixelGenerator:videoGen.myVGA[49][1]
myVGA[49][2] => pixelGenerator:videoGen.myVGA[49][2]
myVGA[50][0] => pixelGenerator:videoGen.myVGA[50][0]
myVGA[50][1] => pixelGenerator:videoGen.myVGA[50][1]
myVGA[50][2] => pixelGenerator:videoGen.myVGA[50][2]
myVGA[51][0] => pixelGenerator:videoGen.myVGA[51][0]
myVGA[51][1] => pixelGenerator:videoGen.myVGA[51][1]
myVGA[51][2] => pixelGenerator:videoGen.myVGA[51][2]
myVGA[52][0] => pixelGenerator:videoGen.myVGA[52][0]
myVGA[52][1] => pixelGenerator:videoGen.myVGA[52][1]
myVGA[52][2] => pixelGenerator:videoGen.myVGA[52][2]
myVGA[53][0] => pixelGenerator:videoGen.myVGA[53][0]
myVGA[53][1] => pixelGenerator:videoGen.myVGA[53][1]
myVGA[53][2] => pixelGenerator:videoGen.myVGA[53][2]
myVGA[54][0] => pixelGenerator:videoGen.myVGA[54][0]
myVGA[54][1] => pixelGenerator:videoGen.myVGA[54][1]
myVGA[54][2] => pixelGenerator:videoGen.myVGA[54][2]
myVGA[55][0] => pixelGenerator:videoGen.myVGA[55][0]
myVGA[55][1] => pixelGenerator:videoGen.myVGA[55][1]
myVGA[55][2] => pixelGenerator:videoGen.myVGA[55][2]
myVGA[56][0] => pixelGenerator:videoGen.myVGA[56][0]
myVGA[56][1] => pixelGenerator:videoGen.myVGA[56][1]
myVGA[56][2] => pixelGenerator:videoGen.myVGA[56][2]
myVGA[57][0] => pixelGenerator:videoGen.myVGA[57][0]
myVGA[57][1] => pixelGenerator:videoGen.myVGA[57][1]
myVGA[57][2] => pixelGenerator:videoGen.myVGA[57][2]
myVGA[58][0] => pixelGenerator:videoGen.myVGA[58][0]
myVGA[58][1] => pixelGenerator:videoGen.myVGA[58][1]
myVGA[58][2] => pixelGenerator:videoGen.myVGA[58][2]
myVGA[59][0] => pixelGenerator:videoGen.myVGA[59][0]
myVGA[59][1] => pixelGenerator:videoGen.myVGA[59][1]
myVGA[59][2] => pixelGenerator:videoGen.myVGA[59][2]
myVGA[60][0] => pixelGenerator:videoGen.myVGA[60][0]
myVGA[60][1] => pixelGenerator:videoGen.myVGA[60][1]
myVGA[60][2] => pixelGenerator:videoGen.myVGA[60][2]
myVGA[61][0] => pixelGenerator:videoGen.myVGA[61][0]
myVGA[61][1] => pixelGenerator:videoGen.myVGA[61][1]
myVGA[61][2] => pixelGenerator:videoGen.myVGA[61][2]
myVGA[62][0] => pixelGenerator:videoGen.myVGA[62][0]
myVGA[62][1] => pixelGenerator:videoGen.myVGA[62][1]
myVGA[62][2] => pixelGenerator:videoGen.myVGA[62][2]
myVGA[63][0] => pixelGenerator:videoGen.myVGA[63][0]
myVGA[63][1] => pixelGenerator:videoGen.myVGA[63][1]
myVGA[63][2] => pixelGenerator:videoGen.myVGA[63][2]
myVGA[64][0] => pixelGenerator:videoGen.myVGA[64][0]
myVGA[64][1] => pixelGenerator:videoGen.myVGA[64][1]
myVGA[64][2] => pixelGenerator:videoGen.myVGA[64][2]
myVGA[65][0] => pixelGenerator:videoGen.myVGA[65][0]
myVGA[65][1] => pixelGenerator:videoGen.myVGA[65][1]
myVGA[65][2] => pixelGenerator:videoGen.myVGA[65][2]
myVGA[66][0] => pixelGenerator:videoGen.myVGA[66][0]
myVGA[66][1] => pixelGenerator:videoGen.myVGA[66][1]
myVGA[66][2] => pixelGenerator:videoGen.myVGA[66][2]
myVGA[67][0] => pixelGenerator:videoGen.myVGA[67][0]
myVGA[67][1] => pixelGenerator:videoGen.myVGA[67][1]
myVGA[67][2] => pixelGenerator:videoGen.myVGA[67][2]
myVGA[68][0] => pixelGenerator:videoGen.myVGA[68][0]
myVGA[68][1] => pixelGenerator:videoGen.myVGA[68][1]
myVGA[68][2] => pixelGenerator:videoGen.myVGA[68][2]
myVGA[69][0] => pixelGenerator:videoGen.myVGA[69][0]
myVGA[69][1] => pixelGenerator:videoGen.myVGA[69][1]
myVGA[69][2] => pixelGenerator:videoGen.myVGA[69][2]
myVGA[70][0] => pixelGenerator:videoGen.myVGA[70][0]
myVGA[70][1] => pixelGenerator:videoGen.myVGA[70][1]
myVGA[70][2] => pixelGenerator:videoGen.myVGA[70][2]
myVGA[71][0] => pixelGenerator:videoGen.myVGA[71][0]
myVGA[71][1] => pixelGenerator:videoGen.myVGA[71][1]
myVGA[71][2] => pixelGenerator:videoGen.myVGA[71][2]
myVGA[72][0] => pixelGenerator:videoGen.myVGA[72][0]
myVGA[72][1] => pixelGenerator:videoGen.myVGA[72][1]
myVGA[72][2] => pixelGenerator:videoGen.myVGA[72][2]
myVGA[73][0] => pixelGenerator:videoGen.myVGA[73][0]
myVGA[73][1] => pixelGenerator:videoGen.myVGA[73][1]
myVGA[73][2] => pixelGenerator:videoGen.myVGA[73][2]
myVGA[74][0] => pixelGenerator:videoGen.myVGA[74][0]
myVGA[74][1] => pixelGenerator:videoGen.myVGA[74][1]
myVGA[74][2] => pixelGenerator:videoGen.myVGA[74][2]
myVGA[75][0] => pixelGenerator:videoGen.myVGA[75][0]
myVGA[75][1] => pixelGenerator:videoGen.myVGA[75][1]
myVGA[75][2] => pixelGenerator:videoGen.myVGA[75][2]
myVGA[76][0] => pixelGenerator:videoGen.myVGA[76][0]
myVGA[76][1] => pixelGenerator:videoGen.myVGA[76][1]
myVGA[76][2] => pixelGenerator:videoGen.myVGA[76][2]
myVGA[77][0] => pixelGenerator:videoGen.myVGA[77][0]
myVGA[77][1] => pixelGenerator:videoGen.myVGA[77][1]
myVGA[77][2] => pixelGenerator:videoGen.myVGA[77][2]
myVGA[78][0] => pixelGenerator:videoGen.myVGA[78][0]
myVGA[78][1] => pixelGenerator:videoGen.myVGA[78][1]
myVGA[78][2] => pixelGenerator:videoGen.myVGA[78][2]
myVGA[79][0] => pixelGenerator:videoGen.myVGA[79][0]
myVGA[79][1] => pixelGenerator:videoGen.myVGA[79][1]
myVGA[79][2] => pixelGenerator:videoGen.myVGA[79][2]
myVGA[80][0] => pixelGenerator:videoGen.myVGA[80][0]
myVGA[80][1] => pixelGenerator:videoGen.myVGA[80][1]
myVGA[80][2] => pixelGenerator:videoGen.myVGA[80][2]
myVGA[81][0] => pixelGenerator:videoGen.myVGA[81][0]
myVGA[81][1] => pixelGenerator:videoGen.myVGA[81][1]
myVGA[81][2] => pixelGenerator:videoGen.myVGA[81][2]
myVGA[82][0] => pixelGenerator:videoGen.myVGA[82][0]
myVGA[82][1] => pixelGenerator:videoGen.myVGA[82][1]
myVGA[82][2] => pixelGenerator:videoGen.myVGA[82][2]
myVGA[83][0] => pixelGenerator:videoGen.myVGA[83][0]
myVGA[83][1] => pixelGenerator:videoGen.myVGA[83][1]
myVGA[83][2] => pixelGenerator:videoGen.myVGA[83][2]
myVGA[84][0] => pixelGenerator:videoGen.myVGA[84][0]
myVGA[84][1] => pixelGenerator:videoGen.myVGA[84][1]
myVGA[84][2] => pixelGenerator:videoGen.myVGA[84][2]
myVGA[85][0] => pixelGenerator:videoGen.myVGA[85][0]
myVGA[85][1] => pixelGenerator:videoGen.myVGA[85][1]
myVGA[85][2] => pixelGenerator:videoGen.myVGA[85][2]
myVGA[86][0] => pixelGenerator:videoGen.myVGA[86][0]
myVGA[86][1] => pixelGenerator:videoGen.myVGA[86][1]
myVGA[86][2] => pixelGenerator:videoGen.myVGA[86][2]
myVGA[87][0] => pixelGenerator:videoGen.myVGA[87][0]
myVGA[87][1] => pixelGenerator:videoGen.myVGA[87][1]
myVGA[87][2] => pixelGenerator:videoGen.myVGA[87][2]
myVGA[88][0] => pixelGenerator:videoGen.myVGA[88][0]
myVGA[88][1] => pixelGenerator:videoGen.myVGA[88][1]
myVGA[88][2] => pixelGenerator:videoGen.myVGA[88][2]
myVGA[89][0] => pixelGenerator:videoGen.myVGA[89][0]
myVGA[89][1] => pixelGenerator:videoGen.myVGA[89][1]
myVGA[89][2] => pixelGenerator:videoGen.myVGA[89][2]
myVGA[90][0] => pixelGenerator:videoGen.myVGA[90][0]
myVGA[90][1] => pixelGenerator:videoGen.myVGA[90][1]
myVGA[90][2] => pixelGenerator:videoGen.myVGA[90][2]
myVGA[91][0] => pixelGenerator:videoGen.myVGA[91][0]
myVGA[91][1] => pixelGenerator:videoGen.myVGA[91][1]
myVGA[91][2] => pixelGenerator:videoGen.myVGA[91][2]
myVGA[92][0] => pixelGenerator:videoGen.myVGA[92][0]
myVGA[92][1] => pixelGenerator:videoGen.myVGA[92][1]
myVGA[92][2] => pixelGenerator:videoGen.myVGA[92][2]
myVGA[93][0] => pixelGenerator:videoGen.myVGA[93][0]
myVGA[93][1] => pixelGenerator:videoGen.myVGA[93][1]
myVGA[93][2] => pixelGenerator:videoGen.myVGA[93][2]
myVGA[94][0] => pixelGenerator:videoGen.myVGA[94][0]
myVGA[94][1] => pixelGenerator:videoGen.myVGA[94][1]
myVGA[94][2] => pixelGenerator:videoGen.myVGA[94][2]
myVGA[95][0] => pixelGenerator:videoGen.myVGA[95][0]
myVGA[95][1] => pixelGenerator:videoGen.myVGA[95][1]
myVGA[95][2] => pixelGenerator:videoGen.myVGA[95][2]
myVGA[96][0] => pixelGenerator:videoGen.myVGA[96][0]
myVGA[96][1] => pixelGenerator:videoGen.myVGA[96][1]
myVGA[96][2] => pixelGenerator:videoGen.myVGA[96][2]
myVGA[97][0] => pixelGenerator:videoGen.myVGA[97][0]
myVGA[97][1] => pixelGenerator:videoGen.myVGA[97][1]
myVGA[97][2] => pixelGenerator:videoGen.myVGA[97][2]
myVGA[98][0] => pixelGenerator:videoGen.myVGA[98][0]
myVGA[98][1] => pixelGenerator:videoGen.myVGA[98][1]
myVGA[98][2] => pixelGenerator:videoGen.myVGA[98][2]
myVGA[99][0] => pixelGenerator:videoGen.myVGA[99][0]
myVGA[99][1] => pixelGenerator:videoGen.myVGA[99][1]
myVGA[99][2] => pixelGenerator:videoGen.myVGA[99][2]
oppVGA[0][0] => pixelGenerator:videoGen.oppVGA[0][0]
oppVGA[0][1] => pixelGenerator:videoGen.oppVGA[0][1]
oppVGA[0][2] => pixelGenerator:videoGen.oppVGA[0][2]
oppVGA[1][0] => pixelGenerator:videoGen.oppVGA[1][0]
oppVGA[1][1] => pixelGenerator:videoGen.oppVGA[1][1]
oppVGA[1][2] => pixelGenerator:videoGen.oppVGA[1][2]
oppVGA[2][0] => pixelGenerator:videoGen.oppVGA[2][0]
oppVGA[2][1] => pixelGenerator:videoGen.oppVGA[2][1]
oppVGA[2][2] => pixelGenerator:videoGen.oppVGA[2][2]
oppVGA[3][0] => pixelGenerator:videoGen.oppVGA[3][0]
oppVGA[3][1] => pixelGenerator:videoGen.oppVGA[3][1]
oppVGA[3][2] => pixelGenerator:videoGen.oppVGA[3][2]
oppVGA[4][0] => pixelGenerator:videoGen.oppVGA[4][0]
oppVGA[4][1] => pixelGenerator:videoGen.oppVGA[4][1]
oppVGA[4][2] => pixelGenerator:videoGen.oppVGA[4][2]
oppVGA[5][0] => pixelGenerator:videoGen.oppVGA[5][0]
oppVGA[5][1] => pixelGenerator:videoGen.oppVGA[5][1]
oppVGA[5][2] => pixelGenerator:videoGen.oppVGA[5][2]
oppVGA[6][0] => pixelGenerator:videoGen.oppVGA[6][0]
oppVGA[6][1] => pixelGenerator:videoGen.oppVGA[6][1]
oppVGA[6][2] => pixelGenerator:videoGen.oppVGA[6][2]
oppVGA[7][0] => pixelGenerator:videoGen.oppVGA[7][0]
oppVGA[7][1] => pixelGenerator:videoGen.oppVGA[7][1]
oppVGA[7][2] => pixelGenerator:videoGen.oppVGA[7][2]
oppVGA[8][0] => pixelGenerator:videoGen.oppVGA[8][0]
oppVGA[8][1] => pixelGenerator:videoGen.oppVGA[8][1]
oppVGA[8][2] => pixelGenerator:videoGen.oppVGA[8][2]
oppVGA[9][0] => pixelGenerator:videoGen.oppVGA[9][0]
oppVGA[9][1] => pixelGenerator:videoGen.oppVGA[9][1]
oppVGA[9][2] => pixelGenerator:videoGen.oppVGA[9][2]
oppVGA[10][0] => pixelGenerator:videoGen.oppVGA[10][0]
oppVGA[10][1] => pixelGenerator:videoGen.oppVGA[10][1]
oppVGA[10][2] => pixelGenerator:videoGen.oppVGA[10][2]
oppVGA[11][0] => pixelGenerator:videoGen.oppVGA[11][0]
oppVGA[11][1] => pixelGenerator:videoGen.oppVGA[11][1]
oppVGA[11][2] => pixelGenerator:videoGen.oppVGA[11][2]
oppVGA[12][0] => pixelGenerator:videoGen.oppVGA[12][0]
oppVGA[12][1] => pixelGenerator:videoGen.oppVGA[12][1]
oppVGA[12][2] => pixelGenerator:videoGen.oppVGA[12][2]
oppVGA[13][0] => pixelGenerator:videoGen.oppVGA[13][0]
oppVGA[13][1] => pixelGenerator:videoGen.oppVGA[13][1]
oppVGA[13][2] => pixelGenerator:videoGen.oppVGA[13][2]
oppVGA[14][0] => pixelGenerator:videoGen.oppVGA[14][0]
oppVGA[14][1] => pixelGenerator:videoGen.oppVGA[14][1]
oppVGA[14][2] => pixelGenerator:videoGen.oppVGA[14][2]
oppVGA[15][0] => pixelGenerator:videoGen.oppVGA[15][0]
oppVGA[15][1] => pixelGenerator:videoGen.oppVGA[15][1]
oppVGA[15][2] => pixelGenerator:videoGen.oppVGA[15][2]
oppVGA[16][0] => pixelGenerator:videoGen.oppVGA[16][0]
oppVGA[16][1] => pixelGenerator:videoGen.oppVGA[16][1]
oppVGA[16][2] => pixelGenerator:videoGen.oppVGA[16][2]
oppVGA[17][0] => pixelGenerator:videoGen.oppVGA[17][0]
oppVGA[17][1] => pixelGenerator:videoGen.oppVGA[17][1]
oppVGA[17][2] => pixelGenerator:videoGen.oppVGA[17][2]
oppVGA[18][0] => pixelGenerator:videoGen.oppVGA[18][0]
oppVGA[18][1] => pixelGenerator:videoGen.oppVGA[18][1]
oppVGA[18][2] => pixelGenerator:videoGen.oppVGA[18][2]
oppVGA[19][0] => pixelGenerator:videoGen.oppVGA[19][0]
oppVGA[19][1] => pixelGenerator:videoGen.oppVGA[19][1]
oppVGA[19][2] => pixelGenerator:videoGen.oppVGA[19][2]
oppVGA[20][0] => pixelGenerator:videoGen.oppVGA[20][0]
oppVGA[20][1] => pixelGenerator:videoGen.oppVGA[20][1]
oppVGA[20][2] => pixelGenerator:videoGen.oppVGA[20][2]
oppVGA[21][0] => pixelGenerator:videoGen.oppVGA[21][0]
oppVGA[21][1] => pixelGenerator:videoGen.oppVGA[21][1]
oppVGA[21][2] => pixelGenerator:videoGen.oppVGA[21][2]
oppVGA[22][0] => pixelGenerator:videoGen.oppVGA[22][0]
oppVGA[22][1] => pixelGenerator:videoGen.oppVGA[22][1]
oppVGA[22][2] => pixelGenerator:videoGen.oppVGA[22][2]
oppVGA[23][0] => pixelGenerator:videoGen.oppVGA[23][0]
oppVGA[23][1] => pixelGenerator:videoGen.oppVGA[23][1]
oppVGA[23][2] => pixelGenerator:videoGen.oppVGA[23][2]
oppVGA[24][0] => pixelGenerator:videoGen.oppVGA[24][0]
oppVGA[24][1] => pixelGenerator:videoGen.oppVGA[24][1]
oppVGA[24][2] => pixelGenerator:videoGen.oppVGA[24][2]
oppVGA[25][0] => pixelGenerator:videoGen.oppVGA[25][0]
oppVGA[25][1] => pixelGenerator:videoGen.oppVGA[25][1]
oppVGA[25][2] => pixelGenerator:videoGen.oppVGA[25][2]
oppVGA[26][0] => pixelGenerator:videoGen.oppVGA[26][0]
oppVGA[26][1] => pixelGenerator:videoGen.oppVGA[26][1]
oppVGA[26][2] => pixelGenerator:videoGen.oppVGA[26][2]
oppVGA[27][0] => pixelGenerator:videoGen.oppVGA[27][0]
oppVGA[27][1] => pixelGenerator:videoGen.oppVGA[27][1]
oppVGA[27][2] => pixelGenerator:videoGen.oppVGA[27][2]
oppVGA[28][0] => pixelGenerator:videoGen.oppVGA[28][0]
oppVGA[28][1] => pixelGenerator:videoGen.oppVGA[28][1]
oppVGA[28][2] => pixelGenerator:videoGen.oppVGA[28][2]
oppVGA[29][0] => pixelGenerator:videoGen.oppVGA[29][0]
oppVGA[29][1] => pixelGenerator:videoGen.oppVGA[29][1]
oppVGA[29][2] => pixelGenerator:videoGen.oppVGA[29][2]
oppVGA[30][0] => pixelGenerator:videoGen.oppVGA[30][0]
oppVGA[30][1] => pixelGenerator:videoGen.oppVGA[30][1]
oppVGA[30][2] => pixelGenerator:videoGen.oppVGA[30][2]
oppVGA[31][0] => pixelGenerator:videoGen.oppVGA[31][0]
oppVGA[31][1] => pixelGenerator:videoGen.oppVGA[31][1]
oppVGA[31][2] => pixelGenerator:videoGen.oppVGA[31][2]
oppVGA[32][0] => pixelGenerator:videoGen.oppVGA[32][0]
oppVGA[32][1] => pixelGenerator:videoGen.oppVGA[32][1]
oppVGA[32][2] => pixelGenerator:videoGen.oppVGA[32][2]
oppVGA[33][0] => pixelGenerator:videoGen.oppVGA[33][0]
oppVGA[33][1] => pixelGenerator:videoGen.oppVGA[33][1]
oppVGA[33][2] => pixelGenerator:videoGen.oppVGA[33][2]
oppVGA[34][0] => pixelGenerator:videoGen.oppVGA[34][0]
oppVGA[34][1] => pixelGenerator:videoGen.oppVGA[34][1]
oppVGA[34][2] => pixelGenerator:videoGen.oppVGA[34][2]
oppVGA[35][0] => pixelGenerator:videoGen.oppVGA[35][0]
oppVGA[35][1] => pixelGenerator:videoGen.oppVGA[35][1]
oppVGA[35][2] => pixelGenerator:videoGen.oppVGA[35][2]
oppVGA[36][0] => pixelGenerator:videoGen.oppVGA[36][0]
oppVGA[36][1] => pixelGenerator:videoGen.oppVGA[36][1]
oppVGA[36][2] => pixelGenerator:videoGen.oppVGA[36][2]
oppVGA[37][0] => pixelGenerator:videoGen.oppVGA[37][0]
oppVGA[37][1] => pixelGenerator:videoGen.oppVGA[37][1]
oppVGA[37][2] => pixelGenerator:videoGen.oppVGA[37][2]
oppVGA[38][0] => pixelGenerator:videoGen.oppVGA[38][0]
oppVGA[38][1] => pixelGenerator:videoGen.oppVGA[38][1]
oppVGA[38][2] => pixelGenerator:videoGen.oppVGA[38][2]
oppVGA[39][0] => pixelGenerator:videoGen.oppVGA[39][0]
oppVGA[39][1] => pixelGenerator:videoGen.oppVGA[39][1]
oppVGA[39][2] => pixelGenerator:videoGen.oppVGA[39][2]
oppVGA[40][0] => pixelGenerator:videoGen.oppVGA[40][0]
oppVGA[40][1] => pixelGenerator:videoGen.oppVGA[40][1]
oppVGA[40][2] => pixelGenerator:videoGen.oppVGA[40][2]
oppVGA[41][0] => pixelGenerator:videoGen.oppVGA[41][0]
oppVGA[41][1] => pixelGenerator:videoGen.oppVGA[41][1]
oppVGA[41][2] => pixelGenerator:videoGen.oppVGA[41][2]
oppVGA[42][0] => pixelGenerator:videoGen.oppVGA[42][0]
oppVGA[42][1] => pixelGenerator:videoGen.oppVGA[42][1]
oppVGA[42][2] => pixelGenerator:videoGen.oppVGA[42][2]
oppVGA[43][0] => pixelGenerator:videoGen.oppVGA[43][0]
oppVGA[43][1] => pixelGenerator:videoGen.oppVGA[43][1]
oppVGA[43][2] => pixelGenerator:videoGen.oppVGA[43][2]
oppVGA[44][0] => pixelGenerator:videoGen.oppVGA[44][0]
oppVGA[44][1] => pixelGenerator:videoGen.oppVGA[44][1]
oppVGA[44][2] => pixelGenerator:videoGen.oppVGA[44][2]
oppVGA[45][0] => pixelGenerator:videoGen.oppVGA[45][0]
oppVGA[45][1] => pixelGenerator:videoGen.oppVGA[45][1]
oppVGA[45][2] => pixelGenerator:videoGen.oppVGA[45][2]
oppVGA[46][0] => pixelGenerator:videoGen.oppVGA[46][0]
oppVGA[46][1] => pixelGenerator:videoGen.oppVGA[46][1]
oppVGA[46][2] => pixelGenerator:videoGen.oppVGA[46][2]
oppVGA[47][0] => pixelGenerator:videoGen.oppVGA[47][0]
oppVGA[47][1] => pixelGenerator:videoGen.oppVGA[47][1]
oppVGA[47][2] => pixelGenerator:videoGen.oppVGA[47][2]
oppVGA[48][0] => pixelGenerator:videoGen.oppVGA[48][0]
oppVGA[48][1] => pixelGenerator:videoGen.oppVGA[48][1]
oppVGA[48][2] => pixelGenerator:videoGen.oppVGA[48][2]
oppVGA[49][0] => pixelGenerator:videoGen.oppVGA[49][0]
oppVGA[49][1] => pixelGenerator:videoGen.oppVGA[49][1]
oppVGA[49][2] => pixelGenerator:videoGen.oppVGA[49][2]
oppVGA[50][0] => pixelGenerator:videoGen.oppVGA[50][0]
oppVGA[50][1] => pixelGenerator:videoGen.oppVGA[50][1]
oppVGA[50][2] => pixelGenerator:videoGen.oppVGA[50][2]
oppVGA[51][0] => pixelGenerator:videoGen.oppVGA[51][0]
oppVGA[51][1] => pixelGenerator:videoGen.oppVGA[51][1]
oppVGA[51][2] => pixelGenerator:videoGen.oppVGA[51][2]
oppVGA[52][0] => pixelGenerator:videoGen.oppVGA[52][0]
oppVGA[52][1] => pixelGenerator:videoGen.oppVGA[52][1]
oppVGA[52][2] => pixelGenerator:videoGen.oppVGA[52][2]
oppVGA[53][0] => pixelGenerator:videoGen.oppVGA[53][0]
oppVGA[53][1] => pixelGenerator:videoGen.oppVGA[53][1]
oppVGA[53][2] => pixelGenerator:videoGen.oppVGA[53][2]
oppVGA[54][0] => pixelGenerator:videoGen.oppVGA[54][0]
oppVGA[54][1] => pixelGenerator:videoGen.oppVGA[54][1]
oppVGA[54][2] => pixelGenerator:videoGen.oppVGA[54][2]
oppVGA[55][0] => pixelGenerator:videoGen.oppVGA[55][0]
oppVGA[55][1] => pixelGenerator:videoGen.oppVGA[55][1]
oppVGA[55][2] => pixelGenerator:videoGen.oppVGA[55][2]
oppVGA[56][0] => pixelGenerator:videoGen.oppVGA[56][0]
oppVGA[56][1] => pixelGenerator:videoGen.oppVGA[56][1]
oppVGA[56][2] => pixelGenerator:videoGen.oppVGA[56][2]
oppVGA[57][0] => pixelGenerator:videoGen.oppVGA[57][0]
oppVGA[57][1] => pixelGenerator:videoGen.oppVGA[57][1]
oppVGA[57][2] => pixelGenerator:videoGen.oppVGA[57][2]
oppVGA[58][0] => pixelGenerator:videoGen.oppVGA[58][0]
oppVGA[58][1] => pixelGenerator:videoGen.oppVGA[58][1]
oppVGA[58][2] => pixelGenerator:videoGen.oppVGA[58][2]
oppVGA[59][0] => pixelGenerator:videoGen.oppVGA[59][0]
oppVGA[59][1] => pixelGenerator:videoGen.oppVGA[59][1]
oppVGA[59][2] => pixelGenerator:videoGen.oppVGA[59][2]
oppVGA[60][0] => pixelGenerator:videoGen.oppVGA[60][0]
oppVGA[60][1] => pixelGenerator:videoGen.oppVGA[60][1]
oppVGA[60][2] => pixelGenerator:videoGen.oppVGA[60][2]
oppVGA[61][0] => pixelGenerator:videoGen.oppVGA[61][0]
oppVGA[61][1] => pixelGenerator:videoGen.oppVGA[61][1]
oppVGA[61][2] => pixelGenerator:videoGen.oppVGA[61][2]
oppVGA[62][0] => pixelGenerator:videoGen.oppVGA[62][0]
oppVGA[62][1] => pixelGenerator:videoGen.oppVGA[62][1]
oppVGA[62][2] => pixelGenerator:videoGen.oppVGA[62][2]
oppVGA[63][0] => pixelGenerator:videoGen.oppVGA[63][0]
oppVGA[63][1] => pixelGenerator:videoGen.oppVGA[63][1]
oppVGA[63][2] => pixelGenerator:videoGen.oppVGA[63][2]
oppVGA[64][0] => pixelGenerator:videoGen.oppVGA[64][0]
oppVGA[64][1] => pixelGenerator:videoGen.oppVGA[64][1]
oppVGA[64][2] => pixelGenerator:videoGen.oppVGA[64][2]
oppVGA[65][0] => pixelGenerator:videoGen.oppVGA[65][0]
oppVGA[65][1] => pixelGenerator:videoGen.oppVGA[65][1]
oppVGA[65][2] => pixelGenerator:videoGen.oppVGA[65][2]
oppVGA[66][0] => pixelGenerator:videoGen.oppVGA[66][0]
oppVGA[66][1] => pixelGenerator:videoGen.oppVGA[66][1]
oppVGA[66][2] => pixelGenerator:videoGen.oppVGA[66][2]
oppVGA[67][0] => pixelGenerator:videoGen.oppVGA[67][0]
oppVGA[67][1] => pixelGenerator:videoGen.oppVGA[67][1]
oppVGA[67][2] => pixelGenerator:videoGen.oppVGA[67][2]
oppVGA[68][0] => pixelGenerator:videoGen.oppVGA[68][0]
oppVGA[68][1] => pixelGenerator:videoGen.oppVGA[68][1]
oppVGA[68][2] => pixelGenerator:videoGen.oppVGA[68][2]
oppVGA[69][0] => pixelGenerator:videoGen.oppVGA[69][0]
oppVGA[69][1] => pixelGenerator:videoGen.oppVGA[69][1]
oppVGA[69][2] => pixelGenerator:videoGen.oppVGA[69][2]
oppVGA[70][0] => pixelGenerator:videoGen.oppVGA[70][0]
oppVGA[70][1] => pixelGenerator:videoGen.oppVGA[70][1]
oppVGA[70][2] => pixelGenerator:videoGen.oppVGA[70][2]
oppVGA[71][0] => pixelGenerator:videoGen.oppVGA[71][0]
oppVGA[71][1] => pixelGenerator:videoGen.oppVGA[71][1]
oppVGA[71][2] => pixelGenerator:videoGen.oppVGA[71][2]
oppVGA[72][0] => pixelGenerator:videoGen.oppVGA[72][0]
oppVGA[72][1] => pixelGenerator:videoGen.oppVGA[72][1]
oppVGA[72][2] => pixelGenerator:videoGen.oppVGA[72][2]
oppVGA[73][0] => pixelGenerator:videoGen.oppVGA[73][0]
oppVGA[73][1] => pixelGenerator:videoGen.oppVGA[73][1]
oppVGA[73][2] => pixelGenerator:videoGen.oppVGA[73][2]
oppVGA[74][0] => pixelGenerator:videoGen.oppVGA[74][0]
oppVGA[74][1] => pixelGenerator:videoGen.oppVGA[74][1]
oppVGA[74][2] => pixelGenerator:videoGen.oppVGA[74][2]
oppVGA[75][0] => pixelGenerator:videoGen.oppVGA[75][0]
oppVGA[75][1] => pixelGenerator:videoGen.oppVGA[75][1]
oppVGA[75][2] => pixelGenerator:videoGen.oppVGA[75][2]
oppVGA[76][0] => pixelGenerator:videoGen.oppVGA[76][0]
oppVGA[76][1] => pixelGenerator:videoGen.oppVGA[76][1]
oppVGA[76][2] => pixelGenerator:videoGen.oppVGA[76][2]
oppVGA[77][0] => pixelGenerator:videoGen.oppVGA[77][0]
oppVGA[77][1] => pixelGenerator:videoGen.oppVGA[77][1]
oppVGA[77][2] => pixelGenerator:videoGen.oppVGA[77][2]
oppVGA[78][0] => pixelGenerator:videoGen.oppVGA[78][0]
oppVGA[78][1] => pixelGenerator:videoGen.oppVGA[78][1]
oppVGA[78][2] => pixelGenerator:videoGen.oppVGA[78][2]
oppVGA[79][0] => pixelGenerator:videoGen.oppVGA[79][0]
oppVGA[79][1] => pixelGenerator:videoGen.oppVGA[79][1]
oppVGA[79][2] => pixelGenerator:videoGen.oppVGA[79][2]
oppVGA[80][0] => pixelGenerator:videoGen.oppVGA[80][0]
oppVGA[80][1] => pixelGenerator:videoGen.oppVGA[80][1]
oppVGA[80][2] => pixelGenerator:videoGen.oppVGA[80][2]
oppVGA[81][0] => pixelGenerator:videoGen.oppVGA[81][0]
oppVGA[81][1] => pixelGenerator:videoGen.oppVGA[81][1]
oppVGA[81][2] => pixelGenerator:videoGen.oppVGA[81][2]
oppVGA[82][0] => pixelGenerator:videoGen.oppVGA[82][0]
oppVGA[82][1] => pixelGenerator:videoGen.oppVGA[82][1]
oppVGA[82][2] => pixelGenerator:videoGen.oppVGA[82][2]
oppVGA[83][0] => pixelGenerator:videoGen.oppVGA[83][0]
oppVGA[83][1] => pixelGenerator:videoGen.oppVGA[83][1]
oppVGA[83][2] => pixelGenerator:videoGen.oppVGA[83][2]
oppVGA[84][0] => pixelGenerator:videoGen.oppVGA[84][0]
oppVGA[84][1] => pixelGenerator:videoGen.oppVGA[84][1]
oppVGA[84][2] => pixelGenerator:videoGen.oppVGA[84][2]
oppVGA[85][0] => pixelGenerator:videoGen.oppVGA[85][0]
oppVGA[85][1] => pixelGenerator:videoGen.oppVGA[85][1]
oppVGA[85][2] => pixelGenerator:videoGen.oppVGA[85][2]
oppVGA[86][0] => pixelGenerator:videoGen.oppVGA[86][0]
oppVGA[86][1] => pixelGenerator:videoGen.oppVGA[86][1]
oppVGA[86][2] => pixelGenerator:videoGen.oppVGA[86][2]
oppVGA[87][0] => pixelGenerator:videoGen.oppVGA[87][0]
oppVGA[87][1] => pixelGenerator:videoGen.oppVGA[87][1]
oppVGA[87][2] => pixelGenerator:videoGen.oppVGA[87][2]
oppVGA[88][0] => pixelGenerator:videoGen.oppVGA[88][0]
oppVGA[88][1] => pixelGenerator:videoGen.oppVGA[88][1]
oppVGA[88][2] => pixelGenerator:videoGen.oppVGA[88][2]
oppVGA[89][0] => pixelGenerator:videoGen.oppVGA[89][0]
oppVGA[89][1] => pixelGenerator:videoGen.oppVGA[89][1]
oppVGA[89][2] => pixelGenerator:videoGen.oppVGA[89][2]
oppVGA[90][0] => pixelGenerator:videoGen.oppVGA[90][0]
oppVGA[90][1] => pixelGenerator:videoGen.oppVGA[90][1]
oppVGA[90][2] => pixelGenerator:videoGen.oppVGA[90][2]
oppVGA[91][0] => pixelGenerator:videoGen.oppVGA[91][0]
oppVGA[91][1] => pixelGenerator:videoGen.oppVGA[91][1]
oppVGA[91][2] => pixelGenerator:videoGen.oppVGA[91][2]
oppVGA[92][0] => pixelGenerator:videoGen.oppVGA[92][0]
oppVGA[92][1] => pixelGenerator:videoGen.oppVGA[92][1]
oppVGA[92][2] => pixelGenerator:videoGen.oppVGA[92][2]
oppVGA[93][0] => pixelGenerator:videoGen.oppVGA[93][0]
oppVGA[93][1] => pixelGenerator:videoGen.oppVGA[93][1]
oppVGA[93][2] => pixelGenerator:videoGen.oppVGA[93][2]
oppVGA[94][0] => pixelGenerator:videoGen.oppVGA[94][0]
oppVGA[94][1] => pixelGenerator:videoGen.oppVGA[94][1]
oppVGA[94][2] => pixelGenerator:videoGen.oppVGA[94][2]
oppVGA[95][0] => pixelGenerator:videoGen.oppVGA[95][0]
oppVGA[95][1] => pixelGenerator:videoGen.oppVGA[95][1]
oppVGA[95][2] => pixelGenerator:videoGen.oppVGA[95][2]
oppVGA[96][0] => pixelGenerator:videoGen.oppVGA[96][0]
oppVGA[96][1] => pixelGenerator:videoGen.oppVGA[96][1]
oppVGA[96][2] => pixelGenerator:videoGen.oppVGA[96][2]
oppVGA[97][0] => pixelGenerator:videoGen.oppVGA[97][0]
oppVGA[97][1] => pixelGenerator:videoGen.oppVGA[97][1]
oppVGA[97][2] => pixelGenerator:videoGen.oppVGA[97][2]
oppVGA[98][0] => pixelGenerator:videoGen.oppVGA[98][0]
oppVGA[98][1] => pixelGenerator:videoGen.oppVGA[98][1]
oppVGA[98][2] => pixelGenerator:videoGen.oppVGA[98][2]
oppVGA[99][0] => pixelGenerator:videoGen.oppVGA[99][0]
oppVGA[99][1] => pixelGenerator:videoGen.oppVGA[99][1]
oppVGA[99][2] => pixelGenerator:videoGen.oppVGA[99][2]


|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen
clk => ~NO_FANOUT~
ROM_clk => colorROM:colors.clock
video_on => ~NO_FANOUT~
eof => ~NO_FANOUT~
pixel_row[0] => LessThan0.IN62
pixel_row[0] => LessThan1.IN62
pixel_row[0] => LessThan6.IN62
pixel_row[0] => LessThan7.IN62
pixel_row[0] => LessThan10.IN62
pixel_row[0] => LessThan11.IN62
pixel_row[0] => LessThan12.IN62
pixel_row[0] => LessThan13.IN62
pixel_row[0] => LessThan14.IN62
pixel_row[0] => LessThan15.IN62
pixel_row[0] => LessThan16.IN62
pixel_row[0] => LessThan17.IN62
pixel_row[0] => LessThan18.IN62
pixel_row[0] => LessThan19.IN62
pixel_row[0] => LessThan20.IN62
pixel_row[0] => LessThan21.IN62
pixel_row[0] => LessThan22.IN62
pixel_row[0] => LessThan23.IN62
pixel_row[0] => LessThan24.IN62
pixel_row[0] => LessThan25.IN62
pixel_row[0] => LessThan26.IN62
pixel_row[0] => LessThan27.IN62
pixel_row[1] => LessThan0.IN61
pixel_row[1] => LessThan1.IN61
pixel_row[1] => LessThan6.IN61
pixel_row[1] => LessThan7.IN61
pixel_row[1] => LessThan10.IN61
pixel_row[1] => LessThan11.IN61
pixel_row[1] => LessThan12.IN61
pixel_row[1] => LessThan13.IN61
pixel_row[1] => LessThan14.IN61
pixel_row[1] => LessThan15.IN61
pixel_row[1] => LessThan16.IN61
pixel_row[1] => LessThan17.IN61
pixel_row[1] => LessThan18.IN61
pixel_row[1] => LessThan19.IN61
pixel_row[1] => LessThan20.IN61
pixel_row[1] => LessThan21.IN61
pixel_row[1] => LessThan22.IN61
pixel_row[1] => LessThan23.IN61
pixel_row[1] => LessThan24.IN61
pixel_row[1] => LessThan25.IN61
pixel_row[1] => LessThan26.IN61
pixel_row[1] => LessThan27.IN61
pixel_row[2] => LessThan0.IN60
pixel_row[2] => LessThan1.IN60
pixel_row[2] => LessThan6.IN60
pixel_row[2] => LessThan7.IN60
pixel_row[2] => LessThan10.IN60
pixel_row[2] => LessThan11.IN60
pixel_row[2] => LessThan12.IN60
pixel_row[2] => LessThan13.IN60
pixel_row[2] => LessThan14.IN60
pixel_row[2] => LessThan15.IN60
pixel_row[2] => LessThan16.IN60
pixel_row[2] => LessThan17.IN60
pixel_row[2] => LessThan18.IN60
pixel_row[2] => LessThan19.IN60
pixel_row[2] => LessThan20.IN60
pixel_row[2] => LessThan21.IN60
pixel_row[2] => LessThan22.IN60
pixel_row[2] => LessThan23.IN60
pixel_row[2] => LessThan24.IN60
pixel_row[2] => LessThan25.IN60
pixel_row[2] => LessThan26.IN60
pixel_row[2] => LessThan27.IN60
pixel_row[3] => LessThan0.IN59
pixel_row[3] => LessThan1.IN59
pixel_row[3] => LessThan6.IN59
pixel_row[3] => LessThan7.IN59
pixel_row[3] => LessThan10.IN59
pixel_row[3] => LessThan11.IN59
pixel_row[3] => LessThan12.IN59
pixel_row[3] => LessThan13.IN59
pixel_row[3] => LessThan14.IN59
pixel_row[3] => LessThan15.IN59
pixel_row[3] => LessThan16.IN59
pixel_row[3] => LessThan17.IN59
pixel_row[3] => LessThan18.IN59
pixel_row[3] => LessThan19.IN59
pixel_row[3] => LessThan20.IN59
pixel_row[3] => LessThan21.IN59
pixel_row[3] => LessThan22.IN59
pixel_row[3] => LessThan23.IN59
pixel_row[3] => LessThan24.IN59
pixel_row[3] => LessThan25.IN59
pixel_row[3] => LessThan26.IN59
pixel_row[3] => LessThan27.IN59
pixel_row[4] => LessThan0.IN58
pixel_row[4] => LessThan1.IN58
pixel_row[4] => LessThan6.IN58
pixel_row[4] => LessThan7.IN58
pixel_row[4] => LessThan10.IN58
pixel_row[4] => LessThan11.IN58
pixel_row[4] => LessThan12.IN58
pixel_row[4] => LessThan13.IN58
pixel_row[4] => LessThan14.IN58
pixel_row[4] => LessThan15.IN58
pixel_row[4] => LessThan16.IN58
pixel_row[4] => LessThan17.IN58
pixel_row[4] => LessThan18.IN58
pixel_row[4] => LessThan19.IN58
pixel_row[4] => LessThan20.IN58
pixel_row[4] => LessThan21.IN58
pixel_row[4] => LessThan22.IN58
pixel_row[4] => LessThan23.IN58
pixel_row[4] => LessThan24.IN58
pixel_row[4] => LessThan25.IN58
pixel_row[4] => LessThan26.IN58
pixel_row[4] => LessThan27.IN58
pixel_row[5] => LessThan0.IN57
pixel_row[5] => LessThan1.IN57
pixel_row[5] => LessThan6.IN57
pixel_row[5] => LessThan7.IN57
pixel_row[5] => LessThan10.IN57
pixel_row[5] => LessThan11.IN57
pixel_row[5] => LessThan12.IN57
pixel_row[5] => LessThan13.IN57
pixel_row[5] => LessThan14.IN57
pixel_row[5] => LessThan15.IN57
pixel_row[5] => LessThan16.IN57
pixel_row[5] => LessThan17.IN57
pixel_row[5] => LessThan18.IN57
pixel_row[5] => LessThan19.IN57
pixel_row[5] => LessThan20.IN57
pixel_row[5] => LessThan21.IN57
pixel_row[5] => LessThan22.IN57
pixel_row[5] => LessThan23.IN57
pixel_row[5] => LessThan24.IN57
pixel_row[5] => LessThan25.IN57
pixel_row[5] => LessThan26.IN57
pixel_row[5] => LessThan27.IN57
pixel_row[6] => LessThan0.IN56
pixel_row[6] => LessThan1.IN56
pixel_row[6] => LessThan6.IN56
pixel_row[6] => LessThan7.IN56
pixel_row[6] => LessThan10.IN56
pixel_row[6] => LessThan11.IN56
pixel_row[6] => LessThan12.IN56
pixel_row[6] => LessThan13.IN56
pixel_row[6] => LessThan14.IN56
pixel_row[6] => LessThan15.IN56
pixel_row[6] => LessThan16.IN56
pixel_row[6] => LessThan17.IN56
pixel_row[6] => LessThan18.IN56
pixel_row[6] => LessThan19.IN56
pixel_row[6] => LessThan20.IN56
pixel_row[6] => LessThan21.IN56
pixel_row[6] => LessThan22.IN56
pixel_row[6] => LessThan23.IN56
pixel_row[6] => LessThan24.IN56
pixel_row[6] => LessThan25.IN56
pixel_row[6] => LessThan26.IN56
pixel_row[6] => LessThan27.IN56
pixel_row[7] => LessThan0.IN55
pixel_row[7] => LessThan1.IN55
pixel_row[7] => LessThan6.IN55
pixel_row[7] => LessThan7.IN55
pixel_row[7] => LessThan10.IN55
pixel_row[7] => LessThan11.IN55
pixel_row[7] => LessThan12.IN55
pixel_row[7] => LessThan13.IN55
pixel_row[7] => LessThan14.IN55
pixel_row[7] => LessThan15.IN55
pixel_row[7] => LessThan16.IN55
pixel_row[7] => LessThan17.IN55
pixel_row[7] => LessThan18.IN55
pixel_row[7] => LessThan19.IN55
pixel_row[7] => LessThan20.IN55
pixel_row[7] => LessThan21.IN55
pixel_row[7] => LessThan22.IN55
pixel_row[7] => LessThan23.IN55
pixel_row[7] => LessThan24.IN55
pixel_row[7] => LessThan25.IN55
pixel_row[7] => LessThan26.IN55
pixel_row[7] => LessThan27.IN55
pixel_row[8] => LessThan0.IN54
pixel_row[8] => LessThan1.IN54
pixel_row[8] => LessThan6.IN54
pixel_row[8] => LessThan7.IN54
pixel_row[8] => LessThan10.IN54
pixel_row[8] => LessThan11.IN54
pixel_row[8] => LessThan12.IN54
pixel_row[8] => LessThan13.IN54
pixel_row[8] => LessThan14.IN54
pixel_row[8] => LessThan15.IN54
pixel_row[8] => LessThan16.IN54
pixel_row[8] => LessThan17.IN54
pixel_row[8] => LessThan18.IN54
pixel_row[8] => LessThan19.IN54
pixel_row[8] => LessThan20.IN54
pixel_row[8] => LessThan21.IN54
pixel_row[8] => LessThan22.IN54
pixel_row[8] => LessThan23.IN54
pixel_row[8] => LessThan24.IN54
pixel_row[8] => LessThan25.IN54
pixel_row[8] => LessThan26.IN54
pixel_row[8] => LessThan27.IN54
pixel_row[9] => LessThan0.IN53
pixel_row[9] => LessThan1.IN53
pixel_row[9] => LessThan6.IN53
pixel_row[9] => LessThan7.IN53
pixel_row[9] => LessThan10.IN53
pixel_row[9] => LessThan11.IN53
pixel_row[9] => LessThan12.IN53
pixel_row[9] => LessThan13.IN53
pixel_row[9] => LessThan14.IN53
pixel_row[9] => LessThan15.IN53
pixel_row[9] => LessThan16.IN53
pixel_row[9] => LessThan17.IN53
pixel_row[9] => LessThan18.IN53
pixel_row[9] => LessThan19.IN53
pixel_row[9] => LessThan20.IN53
pixel_row[9] => LessThan21.IN53
pixel_row[9] => LessThan22.IN53
pixel_row[9] => LessThan23.IN53
pixel_row[9] => LessThan24.IN53
pixel_row[9] => LessThan25.IN53
pixel_row[9] => LessThan26.IN53
pixel_row[9] => LessThan27.IN53
pixel_column[0] => LessThan2.IN62
pixel_column[0] => LessThan3.IN62
pixel_column[0] => LessThan4.IN62
pixel_column[0] => LessThan5.IN62
pixel_column[0] => LessThan8.IN62
pixel_column[0] => LessThan9.IN62
pixel_column[0] => LessThan28.IN62
pixel_column[0] => LessThan29.IN62
pixel_column[0] => LessThan30.IN62
pixel_column[0] => LessThan31.IN62
pixel_column[0] => LessThan32.IN62
pixel_column[0] => LessThan33.IN62
pixel_column[0] => LessThan34.IN62
pixel_column[0] => LessThan35.IN62
pixel_column[0] => LessThan36.IN62
pixel_column[0] => LessThan37.IN62
pixel_column[0] => LessThan38.IN62
pixel_column[0] => LessThan39.IN62
pixel_column[0] => LessThan40.IN62
pixel_column[0] => LessThan41.IN62
pixel_column[0] => LessThan42.IN62
pixel_column[0] => LessThan43.IN62
pixel_column[0] => LessThan44.IN62
pixel_column[0] => LessThan45.IN62
pixel_column[0] => LessThan46.IN62
pixel_column[0] => LessThan47.IN62
pixel_column[0] => LessThan48.IN62
pixel_column[0] => LessThan49.IN62
pixel_column[0] => LessThan50.IN62
pixel_column[0] => LessThan51.IN62
pixel_column[0] => LessThan52.IN62
pixel_column[0] => LessThan53.IN62
pixel_column[0] => LessThan54.IN62
pixel_column[0] => LessThan55.IN62
pixel_column[0] => LessThan56.IN62
pixel_column[0] => LessThan57.IN62
pixel_column[0] => LessThan58.IN62
pixel_column[0] => LessThan59.IN62
pixel_column[0] => LessThan60.IN62
pixel_column[0] => LessThan61.IN62
pixel_column[0] => LessThan62.IN62
pixel_column[0] => LessThan63.IN62
pixel_column[0] => LessThan64.IN62
pixel_column[0] => LessThan65.IN62
pixel_column[1] => LessThan2.IN61
pixel_column[1] => LessThan3.IN61
pixel_column[1] => LessThan4.IN61
pixel_column[1] => LessThan5.IN61
pixel_column[1] => LessThan8.IN61
pixel_column[1] => LessThan9.IN61
pixel_column[1] => LessThan28.IN61
pixel_column[1] => LessThan29.IN61
pixel_column[1] => LessThan30.IN61
pixel_column[1] => LessThan31.IN61
pixel_column[1] => LessThan32.IN61
pixel_column[1] => LessThan33.IN61
pixel_column[1] => LessThan34.IN61
pixel_column[1] => LessThan35.IN61
pixel_column[1] => LessThan36.IN61
pixel_column[1] => LessThan37.IN61
pixel_column[1] => LessThan38.IN61
pixel_column[1] => LessThan39.IN61
pixel_column[1] => LessThan40.IN61
pixel_column[1] => LessThan41.IN61
pixel_column[1] => LessThan42.IN61
pixel_column[1] => LessThan43.IN61
pixel_column[1] => LessThan44.IN61
pixel_column[1] => LessThan45.IN61
pixel_column[1] => LessThan46.IN61
pixel_column[1] => LessThan47.IN61
pixel_column[1] => LessThan48.IN61
pixel_column[1] => LessThan49.IN61
pixel_column[1] => LessThan50.IN61
pixel_column[1] => LessThan51.IN61
pixel_column[1] => LessThan52.IN61
pixel_column[1] => LessThan53.IN61
pixel_column[1] => LessThan54.IN61
pixel_column[1] => LessThan55.IN61
pixel_column[1] => LessThan56.IN61
pixel_column[1] => LessThan57.IN61
pixel_column[1] => LessThan58.IN61
pixel_column[1] => LessThan59.IN61
pixel_column[1] => LessThan60.IN61
pixel_column[1] => LessThan61.IN61
pixel_column[1] => LessThan62.IN61
pixel_column[1] => LessThan63.IN61
pixel_column[1] => LessThan64.IN61
pixel_column[1] => LessThan65.IN61
pixel_column[2] => LessThan2.IN60
pixel_column[2] => LessThan3.IN60
pixel_column[2] => LessThan4.IN60
pixel_column[2] => LessThan5.IN60
pixel_column[2] => LessThan8.IN60
pixel_column[2] => LessThan9.IN60
pixel_column[2] => LessThan28.IN60
pixel_column[2] => LessThan29.IN60
pixel_column[2] => LessThan30.IN60
pixel_column[2] => LessThan31.IN60
pixel_column[2] => LessThan32.IN60
pixel_column[2] => LessThan33.IN60
pixel_column[2] => LessThan34.IN60
pixel_column[2] => LessThan35.IN60
pixel_column[2] => LessThan36.IN60
pixel_column[2] => LessThan37.IN60
pixel_column[2] => LessThan38.IN60
pixel_column[2] => LessThan39.IN60
pixel_column[2] => LessThan40.IN60
pixel_column[2] => LessThan41.IN60
pixel_column[2] => LessThan42.IN60
pixel_column[2] => LessThan43.IN60
pixel_column[2] => LessThan44.IN60
pixel_column[2] => LessThan45.IN60
pixel_column[2] => LessThan46.IN60
pixel_column[2] => LessThan47.IN60
pixel_column[2] => LessThan48.IN60
pixel_column[2] => LessThan49.IN60
pixel_column[2] => LessThan50.IN60
pixel_column[2] => LessThan51.IN60
pixel_column[2] => LessThan52.IN60
pixel_column[2] => LessThan53.IN60
pixel_column[2] => LessThan54.IN60
pixel_column[2] => LessThan55.IN60
pixel_column[2] => LessThan56.IN60
pixel_column[2] => LessThan57.IN60
pixel_column[2] => LessThan58.IN60
pixel_column[2] => LessThan59.IN60
pixel_column[2] => LessThan60.IN60
pixel_column[2] => LessThan61.IN60
pixel_column[2] => LessThan62.IN60
pixel_column[2] => LessThan63.IN60
pixel_column[2] => LessThan64.IN60
pixel_column[2] => LessThan65.IN60
pixel_column[3] => LessThan2.IN59
pixel_column[3] => LessThan3.IN59
pixel_column[3] => LessThan4.IN59
pixel_column[3] => LessThan5.IN59
pixel_column[3] => LessThan8.IN59
pixel_column[3] => LessThan9.IN59
pixel_column[3] => LessThan28.IN59
pixel_column[3] => LessThan29.IN59
pixel_column[3] => LessThan30.IN59
pixel_column[3] => LessThan31.IN59
pixel_column[3] => LessThan32.IN59
pixel_column[3] => LessThan33.IN59
pixel_column[3] => LessThan34.IN59
pixel_column[3] => LessThan35.IN59
pixel_column[3] => LessThan36.IN59
pixel_column[3] => LessThan37.IN59
pixel_column[3] => LessThan38.IN59
pixel_column[3] => LessThan39.IN59
pixel_column[3] => LessThan40.IN59
pixel_column[3] => LessThan41.IN59
pixel_column[3] => LessThan42.IN59
pixel_column[3] => LessThan43.IN59
pixel_column[3] => LessThan44.IN59
pixel_column[3] => LessThan45.IN59
pixel_column[3] => LessThan46.IN59
pixel_column[3] => LessThan47.IN59
pixel_column[3] => LessThan48.IN59
pixel_column[3] => LessThan49.IN59
pixel_column[3] => LessThan50.IN59
pixel_column[3] => LessThan51.IN59
pixel_column[3] => LessThan52.IN59
pixel_column[3] => LessThan53.IN59
pixel_column[3] => LessThan54.IN59
pixel_column[3] => LessThan55.IN59
pixel_column[3] => LessThan56.IN59
pixel_column[3] => LessThan57.IN59
pixel_column[3] => LessThan58.IN59
pixel_column[3] => LessThan59.IN59
pixel_column[3] => LessThan60.IN59
pixel_column[3] => LessThan61.IN59
pixel_column[3] => LessThan62.IN59
pixel_column[3] => LessThan63.IN59
pixel_column[3] => LessThan64.IN59
pixel_column[3] => LessThan65.IN59
pixel_column[4] => LessThan2.IN58
pixel_column[4] => LessThan3.IN58
pixel_column[4] => LessThan4.IN58
pixel_column[4] => LessThan5.IN58
pixel_column[4] => LessThan8.IN58
pixel_column[4] => LessThan9.IN58
pixel_column[4] => LessThan28.IN58
pixel_column[4] => LessThan29.IN58
pixel_column[4] => LessThan30.IN58
pixel_column[4] => LessThan31.IN58
pixel_column[4] => LessThan32.IN58
pixel_column[4] => LessThan33.IN58
pixel_column[4] => LessThan34.IN58
pixel_column[4] => LessThan35.IN58
pixel_column[4] => LessThan36.IN58
pixel_column[4] => LessThan37.IN58
pixel_column[4] => LessThan38.IN58
pixel_column[4] => LessThan39.IN58
pixel_column[4] => LessThan40.IN58
pixel_column[4] => LessThan41.IN58
pixel_column[4] => LessThan42.IN58
pixel_column[4] => LessThan43.IN58
pixel_column[4] => LessThan44.IN58
pixel_column[4] => LessThan45.IN58
pixel_column[4] => LessThan46.IN58
pixel_column[4] => LessThan47.IN58
pixel_column[4] => LessThan48.IN58
pixel_column[4] => LessThan49.IN58
pixel_column[4] => LessThan50.IN58
pixel_column[4] => LessThan51.IN58
pixel_column[4] => LessThan52.IN58
pixel_column[4] => LessThan53.IN58
pixel_column[4] => LessThan54.IN58
pixel_column[4] => LessThan55.IN58
pixel_column[4] => LessThan56.IN58
pixel_column[4] => LessThan57.IN58
pixel_column[4] => LessThan58.IN58
pixel_column[4] => LessThan59.IN58
pixel_column[4] => LessThan60.IN58
pixel_column[4] => LessThan61.IN58
pixel_column[4] => LessThan62.IN58
pixel_column[4] => LessThan63.IN58
pixel_column[4] => LessThan64.IN58
pixel_column[4] => LessThan65.IN58
pixel_column[5] => LessThan2.IN57
pixel_column[5] => LessThan3.IN57
pixel_column[5] => LessThan4.IN57
pixel_column[5] => LessThan5.IN57
pixel_column[5] => LessThan8.IN57
pixel_column[5] => LessThan9.IN57
pixel_column[5] => LessThan28.IN57
pixel_column[5] => LessThan29.IN57
pixel_column[5] => LessThan30.IN57
pixel_column[5] => LessThan31.IN57
pixel_column[5] => LessThan32.IN57
pixel_column[5] => LessThan33.IN57
pixel_column[5] => LessThan34.IN57
pixel_column[5] => LessThan35.IN57
pixel_column[5] => LessThan36.IN57
pixel_column[5] => LessThan37.IN57
pixel_column[5] => LessThan38.IN57
pixel_column[5] => LessThan39.IN57
pixel_column[5] => LessThan40.IN57
pixel_column[5] => LessThan41.IN57
pixel_column[5] => LessThan42.IN57
pixel_column[5] => LessThan43.IN57
pixel_column[5] => LessThan44.IN57
pixel_column[5] => LessThan45.IN57
pixel_column[5] => LessThan46.IN57
pixel_column[5] => LessThan47.IN57
pixel_column[5] => LessThan48.IN57
pixel_column[5] => LessThan49.IN57
pixel_column[5] => LessThan50.IN57
pixel_column[5] => LessThan51.IN57
pixel_column[5] => LessThan52.IN57
pixel_column[5] => LessThan53.IN57
pixel_column[5] => LessThan54.IN57
pixel_column[5] => LessThan55.IN57
pixel_column[5] => LessThan56.IN57
pixel_column[5] => LessThan57.IN57
pixel_column[5] => LessThan58.IN57
pixel_column[5] => LessThan59.IN57
pixel_column[5] => LessThan60.IN57
pixel_column[5] => LessThan61.IN57
pixel_column[5] => LessThan62.IN57
pixel_column[5] => LessThan63.IN57
pixel_column[5] => LessThan64.IN57
pixel_column[5] => LessThan65.IN57
pixel_column[6] => LessThan2.IN56
pixel_column[6] => LessThan3.IN56
pixel_column[6] => LessThan4.IN56
pixel_column[6] => LessThan5.IN56
pixel_column[6] => LessThan8.IN56
pixel_column[6] => LessThan9.IN56
pixel_column[6] => LessThan28.IN56
pixel_column[6] => LessThan29.IN56
pixel_column[6] => LessThan30.IN56
pixel_column[6] => LessThan31.IN56
pixel_column[6] => LessThan32.IN56
pixel_column[6] => LessThan33.IN56
pixel_column[6] => LessThan34.IN56
pixel_column[6] => LessThan35.IN56
pixel_column[6] => LessThan36.IN56
pixel_column[6] => LessThan37.IN56
pixel_column[6] => LessThan38.IN56
pixel_column[6] => LessThan39.IN56
pixel_column[6] => LessThan40.IN56
pixel_column[6] => LessThan41.IN56
pixel_column[6] => LessThan42.IN56
pixel_column[6] => LessThan43.IN56
pixel_column[6] => LessThan44.IN56
pixel_column[6] => LessThan45.IN56
pixel_column[6] => LessThan46.IN56
pixel_column[6] => LessThan47.IN56
pixel_column[6] => LessThan48.IN56
pixel_column[6] => LessThan49.IN56
pixel_column[6] => LessThan50.IN56
pixel_column[6] => LessThan51.IN56
pixel_column[6] => LessThan52.IN56
pixel_column[6] => LessThan53.IN56
pixel_column[6] => LessThan54.IN56
pixel_column[6] => LessThan55.IN56
pixel_column[6] => LessThan56.IN56
pixel_column[6] => LessThan57.IN56
pixel_column[6] => LessThan58.IN56
pixel_column[6] => LessThan59.IN56
pixel_column[6] => LessThan60.IN56
pixel_column[6] => LessThan61.IN56
pixel_column[6] => LessThan62.IN56
pixel_column[6] => LessThan63.IN56
pixel_column[6] => LessThan64.IN56
pixel_column[6] => LessThan65.IN56
pixel_column[7] => LessThan2.IN55
pixel_column[7] => LessThan3.IN55
pixel_column[7] => LessThan4.IN55
pixel_column[7] => LessThan5.IN55
pixel_column[7] => LessThan8.IN55
pixel_column[7] => LessThan9.IN55
pixel_column[7] => LessThan28.IN55
pixel_column[7] => LessThan29.IN55
pixel_column[7] => LessThan30.IN55
pixel_column[7] => LessThan31.IN55
pixel_column[7] => LessThan32.IN55
pixel_column[7] => LessThan33.IN55
pixel_column[7] => LessThan34.IN55
pixel_column[7] => LessThan35.IN55
pixel_column[7] => LessThan36.IN55
pixel_column[7] => LessThan37.IN55
pixel_column[7] => LessThan38.IN55
pixel_column[7] => LessThan39.IN55
pixel_column[7] => LessThan40.IN55
pixel_column[7] => LessThan41.IN55
pixel_column[7] => LessThan42.IN55
pixel_column[7] => LessThan43.IN55
pixel_column[7] => LessThan44.IN55
pixel_column[7] => LessThan45.IN55
pixel_column[7] => LessThan46.IN55
pixel_column[7] => LessThan47.IN55
pixel_column[7] => LessThan48.IN55
pixel_column[7] => LessThan49.IN55
pixel_column[7] => LessThan50.IN55
pixel_column[7] => LessThan51.IN55
pixel_column[7] => LessThan52.IN55
pixel_column[7] => LessThan53.IN55
pixel_column[7] => LessThan54.IN55
pixel_column[7] => LessThan55.IN55
pixel_column[7] => LessThan56.IN55
pixel_column[7] => LessThan57.IN55
pixel_column[7] => LessThan58.IN55
pixel_column[7] => LessThan59.IN55
pixel_column[7] => LessThan60.IN55
pixel_column[7] => LessThan61.IN55
pixel_column[7] => LessThan62.IN55
pixel_column[7] => LessThan63.IN55
pixel_column[7] => LessThan64.IN55
pixel_column[7] => LessThan65.IN55
pixel_column[8] => LessThan2.IN54
pixel_column[8] => LessThan3.IN54
pixel_column[8] => LessThan4.IN54
pixel_column[8] => LessThan5.IN54
pixel_column[8] => LessThan8.IN54
pixel_column[8] => LessThan9.IN54
pixel_column[8] => LessThan28.IN54
pixel_column[8] => LessThan29.IN54
pixel_column[8] => LessThan30.IN54
pixel_column[8] => LessThan31.IN54
pixel_column[8] => LessThan32.IN54
pixel_column[8] => LessThan33.IN54
pixel_column[8] => LessThan34.IN54
pixel_column[8] => LessThan35.IN54
pixel_column[8] => LessThan36.IN54
pixel_column[8] => LessThan37.IN54
pixel_column[8] => LessThan38.IN54
pixel_column[8] => LessThan39.IN54
pixel_column[8] => LessThan40.IN54
pixel_column[8] => LessThan41.IN54
pixel_column[8] => LessThan42.IN54
pixel_column[8] => LessThan43.IN54
pixel_column[8] => LessThan44.IN54
pixel_column[8] => LessThan45.IN54
pixel_column[8] => LessThan46.IN54
pixel_column[8] => LessThan47.IN54
pixel_column[8] => LessThan48.IN54
pixel_column[8] => LessThan49.IN54
pixel_column[8] => LessThan50.IN54
pixel_column[8] => LessThan51.IN54
pixel_column[8] => LessThan52.IN54
pixel_column[8] => LessThan53.IN54
pixel_column[8] => LessThan54.IN54
pixel_column[8] => LessThan55.IN54
pixel_column[8] => LessThan56.IN54
pixel_column[8] => LessThan57.IN54
pixel_column[8] => LessThan58.IN54
pixel_column[8] => LessThan59.IN54
pixel_column[8] => LessThan60.IN54
pixel_column[8] => LessThan61.IN54
pixel_column[8] => LessThan62.IN54
pixel_column[8] => LessThan63.IN54
pixel_column[8] => LessThan64.IN54
pixel_column[8] => LessThan65.IN54
pixel_column[9] => LessThan2.IN53
pixel_column[9] => LessThan3.IN53
pixel_column[9] => LessThan4.IN53
pixel_column[9] => LessThan5.IN53
pixel_column[9] => LessThan8.IN53
pixel_column[9] => LessThan9.IN53
pixel_column[9] => LessThan28.IN53
pixel_column[9] => LessThan29.IN53
pixel_column[9] => LessThan30.IN53
pixel_column[9] => LessThan31.IN53
pixel_column[9] => LessThan32.IN53
pixel_column[9] => LessThan33.IN53
pixel_column[9] => LessThan34.IN53
pixel_column[9] => LessThan35.IN53
pixel_column[9] => LessThan36.IN53
pixel_column[9] => LessThan37.IN53
pixel_column[9] => LessThan38.IN53
pixel_column[9] => LessThan39.IN53
pixel_column[9] => LessThan40.IN53
pixel_column[9] => LessThan41.IN53
pixel_column[9] => LessThan42.IN53
pixel_column[9] => LessThan43.IN53
pixel_column[9] => LessThan44.IN53
pixel_column[9] => LessThan45.IN53
pixel_column[9] => LessThan46.IN53
pixel_column[9] => LessThan47.IN53
pixel_column[9] => LessThan48.IN53
pixel_column[9] => LessThan49.IN53
pixel_column[9] => LessThan50.IN53
pixel_column[9] => LessThan51.IN53
pixel_column[9] => LessThan52.IN53
pixel_column[9] => LessThan53.IN53
pixel_column[9] => LessThan54.IN53
pixel_column[9] => LessThan55.IN53
pixel_column[9] => LessThan56.IN53
pixel_column[9] => LessThan57.IN53
pixel_column[9] => LessThan58.IN53
pixel_column[9] => LessThan59.IN53
pixel_column[9] => LessThan60.IN53
pixel_column[9] => LessThan61.IN53
pixel_column[9] => LessThan62.IN53
pixel_column[9] => LessThan63.IN53
pixel_column[9] => LessThan64.IN53
pixel_column[9] => LessThan65.IN53
red_out[0] <= colorROM:colors.q[20]
red_out[1] <= colorROM:colors.q[21]
red_out[2] <= colorROM:colors.q[22]
red_out[3] <= colorROM:colors.q[23]
red_out[4] <= colorROM:colors.q[24]
red_out[5] <= colorROM:colors.q[25]
red_out[6] <= colorROM:colors.q[26]
red_out[7] <= colorROM:colors.q[27]
red_out[8] <= colorROM:colors.q[28]
red_out[9] <= colorROM:colors.q[29]
green_out[0] <= colorROM:colors.q[10]
green_out[1] <= colorROM:colors.q[11]
green_out[2] <= colorROM:colors.q[12]
green_out[3] <= colorROM:colors.q[13]
green_out[4] <= colorROM:colors.q[14]
green_out[5] <= colorROM:colors.q[15]
green_out[6] <= colorROM:colors.q[16]
green_out[7] <= colorROM:colors.q[17]
green_out[8] <= colorROM:colors.q[18]
green_out[9] <= colorROM:colors.q[19]
blue_out[0] <= colorROM:colors.q[0]
blue_out[1] <= colorROM:colors.q[1]
blue_out[2] <= colorROM:colors.q[2]
blue_out[3] <= colorROM:colors.q[3]
blue_out[4] <= colorROM:colors.q[4]
blue_out[5] <= colorROM:colors.q[5]
blue_out[6] <= colorROM:colors.q[6]
blue_out[7] <= colorROM:colors.q[7]
blue_out[8] <= colorROM:colors.q[8]
blue_out[9] <= colorROM:colors.q[9]
myVGA[0][0] => Mux797.IN10
myVGA[0][0] => Mux1.IN10
myVGA[0][0] => Mux2.IN10
myVGA[0][0] => Mux0.IN10
myVGA[0][1] => Mux797.IN9
myVGA[0][1] => Mux1.IN9
myVGA[0][1] => Mux2.IN9
myVGA[0][1] => Mux0.IN9
myVGA[0][2] => Mux797.IN8
myVGA[0][2] => Mux1.IN8
myVGA[0][2] => Mux2.IN8
myVGA[0][2] => Mux0.IN8
myVGA[1][0] => Mux786.IN10
myVGA[1][0] => Mux31.IN10
myVGA[1][0] => Mux32.IN10
myVGA[1][0] => Mux30.IN10
myVGA[1][1] => Mux786.IN9
myVGA[1][1] => Mux31.IN9
myVGA[1][1] => Mux32.IN9
myVGA[1][1] => Mux30.IN9
myVGA[1][2] => Mux786.IN8
myVGA[1][2] => Mux31.IN8
myVGA[1][2] => Mux32.IN8
myVGA[1][2] => Mux30.IN8
myVGA[2][0] => Mux776.IN10
myVGA[2][0] => Mux61.IN10
myVGA[2][0] => Mux62.IN10
myVGA[2][0] => Mux60.IN10
myVGA[2][1] => Mux776.IN9
myVGA[2][1] => Mux61.IN9
myVGA[2][1] => Mux62.IN9
myVGA[2][1] => Mux60.IN9
myVGA[2][2] => Mux776.IN8
myVGA[2][2] => Mux61.IN8
myVGA[2][2] => Mux62.IN8
myVGA[2][2] => Mux60.IN8
myVGA[3][0] => Mux764.IN10
myVGA[3][0] => Mux91.IN10
myVGA[3][0] => Mux92.IN10
myVGA[3][0] => Mux90.IN10
myVGA[3][1] => Mux764.IN9
myVGA[3][1] => Mux91.IN9
myVGA[3][1] => Mux92.IN9
myVGA[3][1] => Mux90.IN9
myVGA[3][2] => Mux764.IN8
myVGA[3][2] => Mux91.IN8
myVGA[3][2] => Mux92.IN8
myVGA[3][2] => Mux90.IN8
myVGA[4][0] => Mux754.IN10
myVGA[4][0] => Mux121.IN10
myVGA[4][0] => Mux122.IN10
myVGA[4][0] => Mux120.IN10
myVGA[4][1] => Mux754.IN9
myVGA[4][1] => Mux121.IN9
myVGA[4][1] => Mux122.IN9
myVGA[4][1] => Mux120.IN9
myVGA[4][2] => Mux754.IN8
myVGA[4][2] => Mux121.IN8
myVGA[4][2] => Mux122.IN8
myVGA[4][2] => Mux120.IN8
myVGA[5][0] => Mux743.IN10
myVGA[5][0] => Mux151.IN10
myVGA[5][0] => Mux152.IN10
myVGA[5][0] => Mux150.IN10
myVGA[5][1] => Mux743.IN9
myVGA[5][1] => Mux151.IN9
myVGA[5][1] => Mux152.IN9
myVGA[5][1] => Mux150.IN9
myVGA[5][2] => Mux743.IN8
myVGA[5][2] => Mux151.IN8
myVGA[5][2] => Mux152.IN8
myVGA[5][2] => Mux150.IN8
myVGA[6][0] => Mux733.IN10
myVGA[6][0] => Mux181.IN10
myVGA[6][0] => Mux182.IN10
myVGA[6][0] => Mux180.IN10
myVGA[6][1] => Mux733.IN9
myVGA[6][1] => Mux181.IN9
myVGA[6][1] => Mux182.IN9
myVGA[6][1] => Mux180.IN9
myVGA[6][2] => Mux733.IN8
myVGA[6][2] => Mux181.IN8
myVGA[6][2] => Mux182.IN8
myVGA[6][2] => Mux180.IN8
myVGA[7][0] => Mux721.IN10
myVGA[7][0] => Mux470.IN10
myVGA[7][0] => Mux496.IN10
myVGA[7][0] => Mux469.IN10
myVGA[7][1] => Mux721.IN9
myVGA[7][1] => Mux470.IN9
myVGA[7][1] => Mux496.IN9
myVGA[7][1] => Mux469.IN9
myVGA[7][2] => Mux721.IN8
myVGA[7][2] => Mux470.IN8
myVGA[7][2] => Mux496.IN8
myVGA[7][2] => Mux469.IN8
myVGA[8][0] => Mux710.IN10
myVGA[8][0] => Mux575.IN10
myVGA[8][0] => Mux574.IN10
myVGA[8][0] => Mux323.IN10
myVGA[8][1] => Mux710.IN9
myVGA[8][1] => Mux575.IN9
myVGA[8][1] => Mux574.IN9
myVGA[8][1] => Mux323.IN9
myVGA[8][2] => Mux710.IN8
myVGA[8][2] => Mux575.IN8
myVGA[8][2] => Mux574.IN8
myVGA[8][2] => Mux323.IN8
myVGA[9][0] => Mux698.IN10
myVGA[9][0] => Mux555.IN10
myVGA[9][0] => Mux554.IN10
myVGA[9][0] => Mux312.IN10
myVGA[9][1] => Mux698.IN9
myVGA[9][1] => Mux555.IN9
myVGA[9][1] => Mux554.IN9
myVGA[9][1] => Mux312.IN9
myVGA[9][2] => Mux698.IN8
myVGA[9][2] => Mux555.IN8
myVGA[9][2] => Mux554.IN8
myVGA[9][2] => Mux312.IN8
myVGA[10][0] => Mux796.IN10
myVGA[10][0] => Mux4.IN10
myVGA[10][0] => Mux5.IN10
myVGA[10][0] => Mux3.IN10
myVGA[10][1] => Mux796.IN9
myVGA[10][1] => Mux4.IN9
myVGA[10][1] => Mux5.IN9
myVGA[10][1] => Mux3.IN9
myVGA[10][2] => Mux796.IN8
myVGA[10][2] => Mux4.IN8
myVGA[10][2] => Mux5.IN8
myVGA[10][2] => Mux3.IN8
myVGA[11][0] => Mux785.IN10
myVGA[11][0] => Mux34.IN10
myVGA[11][0] => Mux35.IN10
myVGA[11][0] => Mux33.IN10
myVGA[11][1] => Mux785.IN9
myVGA[11][1] => Mux34.IN9
myVGA[11][1] => Mux35.IN9
myVGA[11][1] => Mux33.IN9
myVGA[11][2] => Mux785.IN8
myVGA[11][2] => Mux34.IN8
myVGA[11][2] => Mux35.IN8
myVGA[11][2] => Mux33.IN8
myVGA[12][0] => Mux775.IN10
myVGA[12][0] => Mux64.IN10
myVGA[12][0] => Mux65.IN10
myVGA[12][0] => Mux63.IN10
myVGA[12][1] => Mux775.IN9
myVGA[12][1] => Mux64.IN9
myVGA[12][1] => Mux65.IN9
myVGA[12][1] => Mux63.IN9
myVGA[12][2] => Mux775.IN8
myVGA[12][2] => Mux64.IN8
myVGA[12][2] => Mux65.IN8
myVGA[12][2] => Mux63.IN8
myVGA[13][0] => Mux763.IN10
myVGA[13][0] => Mux94.IN10
myVGA[13][0] => Mux95.IN10
myVGA[13][0] => Mux93.IN10
myVGA[13][1] => Mux763.IN9
myVGA[13][1] => Mux94.IN9
myVGA[13][1] => Mux95.IN9
myVGA[13][1] => Mux93.IN9
myVGA[13][2] => Mux763.IN8
myVGA[13][2] => Mux94.IN8
myVGA[13][2] => Mux95.IN8
myVGA[13][2] => Mux93.IN8
myVGA[14][0] => Mux753.IN10
myVGA[14][0] => Mux124.IN10
myVGA[14][0] => Mux125.IN10
myVGA[14][0] => Mux123.IN10
myVGA[14][1] => Mux753.IN9
myVGA[14][1] => Mux124.IN9
myVGA[14][1] => Mux125.IN9
myVGA[14][1] => Mux123.IN9
myVGA[14][2] => Mux753.IN8
myVGA[14][2] => Mux124.IN8
myVGA[14][2] => Mux125.IN8
myVGA[14][2] => Mux123.IN8
myVGA[15][0] => Mux742.IN10
myVGA[15][0] => Mux154.IN10
myVGA[15][0] => Mux155.IN10
myVGA[15][0] => Mux153.IN10
myVGA[15][1] => Mux742.IN9
myVGA[15][1] => Mux154.IN9
myVGA[15][1] => Mux155.IN9
myVGA[15][1] => Mux153.IN9
myVGA[15][2] => Mux742.IN8
myVGA[15][2] => Mux154.IN8
myVGA[15][2] => Mux155.IN8
myVGA[15][2] => Mux153.IN8
myVGA[16][0] => Mux730.IN10
myVGA[16][0] => Mux184.IN10
myVGA[16][0] => Mux185.IN10
myVGA[16][0] => Mux183.IN10
myVGA[16][1] => Mux730.IN9
myVGA[16][1] => Mux184.IN9
myVGA[16][1] => Mux185.IN9
myVGA[16][1] => Mux183.IN9
myVGA[16][2] => Mux730.IN8
myVGA[16][2] => Mux184.IN8
myVGA[16][2] => Mux185.IN8
myVGA[16][2] => Mux183.IN8
myVGA[17][0] => Mux720.IN10
myVGA[17][0] => Mux549.IN10
myVGA[17][0] => Mux576.IN10
myVGA[17][0] => Mux548.IN10
myVGA[17][1] => Mux720.IN9
myVGA[17][1] => Mux549.IN9
myVGA[17][1] => Mux576.IN9
myVGA[17][1] => Mux548.IN9
myVGA[17][2] => Mux720.IN8
myVGA[17][2] => Mux549.IN8
myVGA[17][2] => Mux576.IN8
myVGA[17][2] => Mux548.IN8
myVGA[18][0] => Mux709.IN10
myVGA[18][0] => Mux573.IN10
myVGA[18][0] => Mux572.IN10
myVGA[18][0] => Mux322.IN10
myVGA[18][1] => Mux709.IN9
myVGA[18][1] => Mux573.IN9
myVGA[18][1] => Mux572.IN9
myVGA[18][1] => Mux322.IN9
myVGA[18][2] => Mux709.IN8
myVGA[18][2] => Mux573.IN8
myVGA[18][2] => Mux572.IN8
myVGA[18][2] => Mux322.IN8
myVGA[19][0] => Mux697.IN10
myVGA[19][0] => Mux553.IN10
myVGA[19][0] => Mux552.IN10
myVGA[19][0] => Mux311.IN10
myVGA[19][1] => Mux697.IN9
myVGA[19][1] => Mux553.IN9
myVGA[19][1] => Mux552.IN9
myVGA[19][1] => Mux311.IN9
myVGA[19][2] => Mux697.IN8
myVGA[19][2] => Mux553.IN8
myVGA[19][2] => Mux552.IN8
myVGA[19][2] => Mux311.IN8
myVGA[20][0] => Mux795.IN10
myVGA[20][0] => Mux7.IN10
myVGA[20][0] => Mux8.IN10
myVGA[20][0] => Mux6.IN10
myVGA[20][1] => Mux795.IN9
myVGA[20][1] => Mux7.IN9
myVGA[20][1] => Mux8.IN9
myVGA[20][1] => Mux6.IN9
myVGA[20][2] => Mux795.IN8
myVGA[20][2] => Mux7.IN8
myVGA[20][2] => Mux8.IN8
myVGA[20][2] => Mux6.IN8
myVGA[21][0] => Mux784.IN10
myVGA[21][0] => Mux37.IN10
myVGA[21][0] => Mux38.IN10
myVGA[21][0] => Mux36.IN10
myVGA[21][1] => Mux784.IN9
myVGA[21][1] => Mux37.IN9
myVGA[21][1] => Mux38.IN9
myVGA[21][1] => Mux36.IN9
myVGA[21][2] => Mux784.IN8
myVGA[21][2] => Mux37.IN8
myVGA[21][2] => Mux38.IN8
myVGA[21][2] => Mux36.IN8
myVGA[22][0] => Mux774.IN10
myVGA[22][0] => Mux67.IN10
myVGA[22][0] => Mux68.IN10
myVGA[22][0] => Mux66.IN10
myVGA[22][1] => Mux774.IN9
myVGA[22][1] => Mux67.IN9
myVGA[22][1] => Mux68.IN9
myVGA[22][1] => Mux66.IN9
myVGA[22][2] => Mux774.IN8
myVGA[22][2] => Mux67.IN8
myVGA[22][2] => Mux68.IN8
myVGA[22][2] => Mux66.IN8
myVGA[23][0] => Mux762.IN10
myVGA[23][0] => Mux97.IN10
myVGA[23][0] => Mux98.IN10
myVGA[23][0] => Mux96.IN10
myVGA[23][1] => Mux762.IN9
myVGA[23][1] => Mux97.IN9
myVGA[23][1] => Mux98.IN9
myVGA[23][1] => Mux96.IN9
myVGA[23][2] => Mux762.IN8
myVGA[23][2] => Mux97.IN8
myVGA[23][2] => Mux98.IN8
myVGA[23][2] => Mux96.IN8
myVGA[24][0] => Mux752.IN10
myVGA[24][0] => Mux127.IN10
myVGA[24][0] => Mux128.IN10
myVGA[24][0] => Mux126.IN10
myVGA[24][1] => Mux752.IN9
myVGA[24][1] => Mux127.IN9
myVGA[24][1] => Mux128.IN9
myVGA[24][1] => Mux126.IN9
myVGA[24][2] => Mux752.IN8
myVGA[24][2] => Mux127.IN8
myVGA[24][2] => Mux128.IN8
myVGA[24][2] => Mux126.IN8
myVGA[25][0] => Mux741.IN10
myVGA[25][0] => Mux157.IN10
myVGA[25][0] => Mux158.IN10
myVGA[25][0] => Mux156.IN10
myVGA[25][1] => Mux741.IN9
myVGA[25][1] => Mux157.IN9
myVGA[25][1] => Mux158.IN9
myVGA[25][1] => Mux156.IN9
myVGA[25][2] => Mux741.IN8
myVGA[25][2] => Mux157.IN8
myVGA[25][2] => Mux158.IN8
myVGA[25][2] => Mux156.IN8
myVGA[26][0] => Mux729.IN10
myVGA[26][0] => Mux187.IN10
myVGA[26][0] => Mux188.IN10
myVGA[26][0] => Mux186.IN10
myVGA[26][1] => Mux729.IN9
myVGA[26][1] => Mux187.IN9
myVGA[26][1] => Mux188.IN9
myVGA[26][1] => Mux186.IN9
myVGA[26][2] => Mux729.IN8
myVGA[26][2] => Mux187.IN8
myVGA[26][2] => Mux188.IN8
myVGA[26][2] => Mux186.IN8
myVGA[27][0] => Mux719.IN10
myVGA[27][0] => Mux592.IN10
myVGA[27][0] => Mux606.IN10
myVGA[27][0] => Mux591.IN10
myVGA[27][1] => Mux719.IN9
myVGA[27][1] => Mux592.IN9
myVGA[27][1] => Mux606.IN9
myVGA[27][1] => Mux591.IN9
myVGA[27][2] => Mux719.IN8
myVGA[27][2] => Mux592.IN8
myVGA[27][2] => Mux606.IN8
myVGA[27][2] => Mux591.IN8
myVGA[28][0] => Mux708.IN10
myVGA[28][0] => Mux571.IN10
myVGA[28][0] => Mux570.IN10
myVGA[28][0] => Mux321.IN10
myVGA[28][1] => Mux708.IN9
myVGA[28][1] => Mux571.IN9
myVGA[28][1] => Mux570.IN9
myVGA[28][1] => Mux321.IN9
myVGA[28][2] => Mux708.IN8
myVGA[28][2] => Mux571.IN8
myVGA[28][2] => Mux570.IN8
myVGA[28][2] => Mux321.IN8
myVGA[29][0] => Mux696.IN10
myVGA[29][0] => Mux551.IN10
myVGA[29][0] => Mux550.IN10
myVGA[29][0] => Mux310.IN10
myVGA[29][1] => Mux696.IN9
myVGA[29][1] => Mux551.IN9
myVGA[29][1] => Mux550.IN9
myVGA[29][1] => Mux310.IN9
myVGA[29][2] => Mux696.IN8
myVGA[29][2] => Mux551.IN8
myVGA[29][2] => Mux550.IN8
myVGA[29][2] => Mux310.IN8
myVGA[30][0] => Mux794.IN10
myVGA[30][0] => Mux10.IN10
myVGA[30][0] => Mux11.IN10
myVGA[30][0] => Mux9.IN10
myVGA[30][1] => Mux794.IN9
myVGA[30][1] => Mux10.IN9
myVGA[30][1] => Mux11.IN9
myVGA[30][1] => Mux9.IN9
myVGA[30][2] => Mux794.IN8
myVGA[30][2] => Mux10.IN8
myVGA[30][2] => Mux11.IN8
myVGA[30][2] => Mux9.IN8
myVGA[31][0] => Mux783.IN10
myVGA[31][0] => Mux40.IN10
myVGA[31][0] => Mux41.IN10
myVGA[31][0] => Mux39.IN10
myVGA[31][1] => Mux783.IN9
myVGA[31][1] => Mux40.IN9
myVGA[31][1] => Mux41.IN9
myVGA[31][1] => Mux39.IN9
myVGA[31][2] => Mux783.IN8
myVGA[31][2] => Mux40.IN8
myVGA[31][2] => Mux41.IN8
myVGA[31][2] => Mux39.IN8
myVGA[32][0] => Mux771.IN10
myVGA[32][0] => Mux70.IN10
myVGA[32][0] => Mux71.IN10
myVGA[32][0] => Mux69.IN10
myVGA[32][1] => Mux771.IN9
myVGA[32][1] => Mux70.IN9
myVGA[32][1] => Mux71.IN9
myVGA[32][1] => Mux69.IN9
myVGA[32][2] => Mux771.IN8
myVGA[32][2] => Mux70.IN8
myVGA[32][2] => Mux71.IN8
myVGA[32][2] => Mux69.IN8
myVGA[33][0] => Mux761.IN10
myVGA[33][0] => Mux100.IN10
myVGA[33][0] => Mux101.IN10
myVGA[33][0] => Mux99.IN10
myVGA[33][1] => Mux761.IN9
myVGA[33][1] => Mux100.IN9
myVGA[33][1] => Mux101.IN9
myVGA[33][1] => Mux99.IN9
myVGA[33][2] => Mux761.IN8
myVGA[33][2] => Mux100.IN8
myVGA[33][2] => Mux101.IN8
myVGA[33][2] => Mux99.IN8
myVGA[34][0] => Mux751.IN10
myVGA[34][0] => Mux130.IN10
myVGA[34][0] => Mux131.IN10
myVGA[34][0] => Mux129.IN10
myVGA[34][1] => Mux751.IN9
myVGA[34][1] => Mux130.IN9
myVGA[34][1] => Mux131.IN9
myVGA[34][1] => Mux129.IN9
myVGA[34][2] => Mux751.IN8
myVGA[34][2] => Mux130.IN8
myVGA[34][2] => Mux131.IN8
myVGA[34][2] => Mux129.IN8
myVGA[35][0] => Mux740.IN10
myVGA[35][0] => Mux160.IN10
myVGA[35][0] => Mux161.IN10
myVGA[35][0] => Mux159.IN10
myVGA[35][1] => Mux740.IN9
myVGA[35][1] => Mux160.IN9
myVGA[35][1] => Mux161.IN9
myVGA[35][1] => Mux159.IN9
myVGA[35][2] => Mux740.IN8
myVGA[35][2] => Mux160.IN8
myVGA[35][2] => Mux161.IN8
myVGA[35][2] => Mux159.IN8
myVGA[36][0] => Mux728.IN10
myVGA[36][0] => Mux190.IN10
myVGA[36][0] => Mux191.IN10
myVGA[36][0] => Mux189.IN10
myVGA[36][1] => Mux728.IN9
myVGA[36][1] => Mux190.IN9
myVGA[36][1] => Mux191.IN9
myVGA[36][1] => Mux189.IN9
myVGA[36][2] => Mux728.IN8
myVGA[36][2] => Mux190.IN8
myVGA[36][2] => Mux191.IN8
myVGA[36][2] => Mux189.IN8
myVGA[37][0] => Mux718.IN10
myVGA[37][0] => Mux633.IN10
myVGA[37][0] => Mux647.IN10
myVGA[37][0] => Mux632.IN10
myVGA[37][1] => Mux718.IN9
myVGA[37][1] => Mux633.IN9
myVGA[37][1] => Mux647.IN9
myVGA[37][1] => Mux632.IN9
myVGA[37][2] => Mux718.IN8
myVGA[37][2] => Mux633.IN8
myVGA[37][2] => Mux647.IN8
myVGA[37][2] => Mux632.IN8
myVGA[38][0] => Mux707.IN10
myVGA[38][0] => Mux569.IN10
myVGA[38][0] => Mux568.IN10
myVGA[38][0] => Mux320.IN10
myVGA[38][1] => Mux707.IN9
myVGA[38][1] => Mux569.IN9
myVGA[38][1] => Mux568.IN9
myVGA[38][1] => Mux320.IN9
myVGA[38][2] => Mux707.IN8
myVGA[38][2] => Mux569.IN8
myVGA[38][2] => Mux568.IN8
myVGA[38][2] => Mux320.IN8
myVGA[39][0] => Mux695.IN10
myVGA[39][0] => Mux547.IN10
myVGA[39][0] => Mux546.IN10
myVGA[39][0] => Mux309.IN10
myVGA[39][1] => Mux695.IN9
myVGA[39][1] => Mux547.IN9
myVGA[39][1] => Mux546.IN9
myVGA[39][1] => Mux309.IN9
myVGA[39][2] => Mux695.IN8
myVGA[39][2] => Mux547.IN8
myVGA[39][2] => Mux546.IN8
myVGA[39][2] => Mux309.IN8
myVGA[40][0] => Mux793.IN10
myVGA[40][0] => Mux13.IN10
myVGA[40][0] => Mux14.IN10
myVGA[40][0] => Mux12.IN10
myVGA[40][1] => Mux793.IN9
myVGA[40][1] => Mux13.IN9
myVGA[40][1] => Mux14.IN9
myVGA[40][1] => Mux12.IN9
myVGA[40][2] => Mux793.IN8
myVGA[40][2] => Mux13.IN8
myVGA[40][2] => Mux14.IN8
myVGA[40][2] => Mux12.IN8
myVGA[41][0] => Mux782.IN10
myVGA[41][0] => Mux43.IN10
myVGA[41][0] => Mux44.IN10
myVGA[41][0] => Mux42.IN10
myVGA[41][1] => Mux782.IN9
myVGA[41][1] => Mux43.IN9
myVGA[41][1] => Mux44.IN9
myVGA[41][1] => Mux42.IN9
myVGA[41][2] => Mux782.IN8
myVGA[41][2] => Mux43.IN8
myVGA[41][2] => Mux44.IN8
myVGA[41][2] => Mux42.IN8
myVGA[42][0] => Mux770.IN10
myVGA[42][0] => Mux73.IN10
myVGA[42][0] => Mux74.IN10
myVGA[42][0] => Mux72.IN10
myVGA[42][1] => Mux770.IN9
myVGA[42][1] => Mux73.IN9
myVGA[42][1] => Mux74.IN9
myVGA[42][1] => Mux72.IN9
myVGA[42][2] => Mux770.IN8
myVGA[42][2] => Mux73.IN8
myVGA[42][2] => Mux74.IN8
myVGA[42][2] => Mux72.IN8
myVGA[43][0] => Mux760.IN10
myVGA[43][0] => Mux103.IN10
myVGA[43][0] => Mux104.IN10
myVGA[43][0] => Mux102.IN10
myVGA[43][1] => Mux760.IN9
myVGA[43][1] => Mux103.IN9
myVGA[43][1] => Mux104.IN9
myVGA[43][1] => Mux102.IN9
myVGA[43][2] => Mux760.IN8
myVGA[43][2] => Mux103.IN8
myVGA[43][2] => Mux104.IN8
myVGA[43][2] => Mux102.IN8
myVGA[44][0] => Mux750.IN10
myVGA[44][0] => Mux133.IN10
myVGA[44][0] => Mux134.IN10
myVGA[44][0] => Mux132.IN10
myVGA[44][1] => Mux750.IN9
myVGA[44][1] => Mux133.IN9
myVGA[44][1] => Mux134.IN9
myVGA[44][1] => Mux132.IN9
myVGA[44][2] => Mux750.IN8
myVGA[44][2] => Mux133.IN8
myVGA[44][2] => Mux134.IN8
myVGA[44][2] => Mux132.IN8
myVGA[45][0] => Mux739.IN10
myVGA[45][0] => Mux163.IN10
myVGA[45][0] => Mux164.IN10
myVGA[45][0] => Mux162.IN10
myVGA[45][1] => Mux739.IN9
myVGA[45][1] => Mux163.IN9
myVGA[45][1] => Mux164.IN9
myVGA[45][1] => Mux162.IN9
myVGA[45][2] => Mux739.IN8
myVGA[45][2] => Mux163.IN8
myVGA[45][2] => Mux164.IN8
myVGA[45][2] => Mux162.IN8
myVGA[46][0] => Mux727.IN10
myVGA[46][0] => Mux193.IN10
myVGA[46][0] => Mux205.IN10
myVGA[46][0] => Mux192.IN10
myVGA[46][1] => Mux727.IN9
myVGA[46][1] => Mux193.IN9
myVGA[46][1] => Mux205.IN9
myVGA[46][1] => Mux192.IN9
myVGA[46][2] => Mux727.IN8
myVGA[46][2] => Mux193.IN8
myVGA[46][2] => Mux205.IN8
myVGA[46][2] => Mux192.IN8
myVGA[47][0] => Mux716.IN10
myVGA[47][0] => Mux662.IN10
myVGA[47][0] => Mux676.IN10
myVGA[47][0] => Mux661.IN10
myVGA[47][1] => Mux716.IN9
myVGA[47][1] => Mux662.IN9
myVGA[47][1] => Mux676.IN9
myVGA[47][1] => Mux661.IN9
myVGA[47][2] => Mux716.IN8
myVGA[47][2] => Mux662.IN8
myVGA[47][2] => Mux676.IN8
myVGA[47][2] => Mux661.IN8
myVGA[48][0] => Mux706.IN10
myVGA[48][0] => Mux567.IN10
myVGA[48][0] => Mux566.IN10
myVGA[48][0] => Mux319.IN10
myVGA[48][1] => Mux706.IN9
myVGA[48][1] => Mux567.IN9
myVGA[48][1] => Mux566.IN9
myVGA[48][1] => Mux319.IN9
myVGA[48][2] => Mux706.IN8
myVGA[48][2] => Mux567.IN8
myVGA[48][2] => Mux566.IN8
myVGA[48][2] => Mux319.IN8
myVGA[49][0] => Mux694.IN10
myVGA[49][0] => Mux545.IN10
myVGA[49][0] => Mux544.IN10
myVGA[49][0] => Mux308.IN10
myVGA[49][1] => Mux694.IN9
myVGA[49][1] => Mux545.IN9
myVGA[49][1] => Mux544.IN9
myVGA[49][1] => Mux308.IN9
myVGA[49][2] => Mux694.IN8
myVGA[49][2] => Mux545.IN8
myVGA[49][2] => Mux544.IN8
myVGA[49][2] => Mux308.IN8
myVGA[50][0] => Mux792.IN10
myVGA[50][0] => Mux16.IN10
myVGA[50][0] => Mux17.IN10
myVGA[50][0] => Mux15.IN10
myVGA[50][1] => Mux792.IN9
myVGA[50][1] => Mux16.IN9
myVGA[50][1] => Mux17.IN9
myVGA[50][1] => Mux15.IN9
myVGA[50][2] => Mux792.IN8
myVGA[50][2] => Mux16.IN8
myVGA[50][2] => Mux17.IN8
myVGA[50][2] => Mux15.IN8
myVGA[51][0] => Mux781.IN10
myVGA[51][0] => Mux46.IN10
myVGA[51][0] => Mux47.IN10
myVGA[51][0] => Mux45.IN10
myVGA[51][1] => Mux781.IN9
myVGA[51][1] => Mux46.IN9
myVGA[51][1] => Mux47.IN9
myVGA[51][1] => Mux45.IN9
myVGA[51][2] => Mux781.IN8
myVGA[51][2] => Mux46.IN8
myVGA[51][2] => Mux47.IN8
myVGA[51][2] => Mux45.IN8
myVGA[52][0] => Mux769.IN10
myVGA[52][0] => Mux76.IN10
myVGA[52][0] => Mux77.IN10
myVGA[52][0] => Mux75.IN10
myVGA[52][1] => Mux769.IN9
myVGA[52][1] => Mux76.IN9
myVGA[52][1] => Mux77.IN9
myVGA[52][1] => Mux75.IN9
myVGA[52][2] => Mux769.IN8
myVGA[52][2] => Mux76.IN8
myVGA[52][2] => Mux77.IN8
myVGA[52][2] => Mux75.IN8
myVGA[53][0] => Mux759.IN10
myVGA[53][0] => Mux106.IN10
myVGA[53][0] => Mux107.IN10
myVGA[53][0] => Mux105.IN10
myVGA[53][1] => Mux759.IN9
myVGA[53][1] => Mux106.IN9
myVGA[53][1] => Mux107.IN9
myVGA[53][1] => Mux105.IN9
myVGA[53][2] => Mux759.IN8
myVGA[53][2] => Mux106.IN8
myVGA[53][2] => Mux107.IN8
myVGA[53][2] => Mux105.IN8
myVGA[54][0] => Mux749.IN10
myVGA[54][0] => Mux136.IN10
myVGA[54][0] => Mux137.IN10
myVGA[54][0] => Mux135.IN10
myVGA[54][1] => Mux749.IN9
myVGA[54][1] => Mux136.IN9
myVGA[54][1] => Mux137.IN9
myVGA[54][1] => Mux135.IN9
myVGA[54][2] => Mux749.IN8
myVGA[54][2] => Mux136.IN8
myVGA[54][2] => Mux137.IN8
myVGA[54][2] => Mux135.IN8
myVGA[55][0] => Mux738.IN10
myVGA[55][0] => Mux166.IN10
myVGA[55][0] => Mux167.IN10
myVGA[55][0] => Mux165.IN10
myVGA[55][1] => Mux738.IN9
myVGA[55][1] => Mux166.IN9
myVGA[55][1] => Mux167.IN9
myVGA[55][1] => Mux165.IN9
myVGA[55][2] => Mux738.IN8
myVGA[55][2] => Mux166.IN8
myVGA[55][2] => Mux167.IN8
myVGA[55][2] => Mux165.IN8
myVGA[56][0] => Mux726.IN10
myVGA[56][0] => Mux233.IN10
myVGA[56][0] => Mux247.IN10
myVGA[56][0] => Mux232.IN10
myVGA[56][1] => Mux726.IN9
myVGA[56][1] => Mux233.IN9
myVGA[56][1] => Mux247.IN9
myVGA[56][1] => Mux232.IN9
myVGA[56][2] => Mux726.IN8
myVGA[56][2] => Mux233.IN8
myVGA[56][2] => Mux247.IN8
myVGA[56][2] => Mux232.IN8
myVGA[57][0] => Mux715.IN10
myVGA[57][0] => Mux703.IN10
myVGA[57][0] => Mux717.IN10
myVGA[57][0] => Mux702.IN10
myVGA[57][1] => Mux715.IN9
myVGA[57][1] => Mux703.IN9
myVGA[57][1] => Mux717.IN9
myVGA[57][1] => Mux702.IN9
myVGA[57][2] => Mux715.IN8
myVGA[57][2] => Mux703.IN8
myVGA[57][2] => Mux717.IN8
myVGA[57][2] => Mux702.IN8
myVGA[58][0] => Mux705.IN10
myVGA[58][0] => Mux565.IN10
myVGA[58][0] => Mux564.IN10
myVGA[58][0] => Mux318.IN10
myVGA[58][1] => Mux705.IN9
myVGA[58][1] => Mux565.IN9
myVGA[58][1] => Mux564.IN9
myVGA[58][1] => Mux318.IN9
myVGA[58][2] => Mux705.IN8
myVGA[58][2] => Mux565.IN8
myVGA[58][2] => Mux564.IN8
myVGA[58][2] => Mux318.IN8
myVGA[59][0] => Mux693.IN10
myVGA[59][0] => Mux543.IN10
myVGA[59][0] => Mux542.IN10
myVGA[59][0] => Mux307.IN10
myVGA[59][1] => Mux693.IN9
myVGA[59][1] => Mux543.IN9
myVGA[59][1] => Mux542.IN9
myVGA[59][1] => Mux307.IN9
myVGA[59][2] => Mux693.IN8
myVGA[59][2] => Mux543.IN8
myVGA[59][2] => Mux542.IN8
myVGA[59][2] => Mux307.IN8
myVGA[60][0] => Mux791.IN10
myVGA[60][0] => Mux19.IN10
myVGA[60][0] => Mux20.IN10
myVGA[60][0] => Mux18.IN10
myVGA[60][1] => Mux791.IN9
myVGA[60][1] => Mux19.IN9
myVGA[60][1] => Mux20.IN9
myVGA[60][1] => Mux18.IN9
myVGA[60][2] => Mux791.IN8
myVGA[60][2] => Mux19.IN8
myVGA[60][2] => Mux20.IN8
myVGA[60][2] => Mux18.IN8
myVGA[61][0] => Mux780.IN10
myVGA[61][0] => Mux49.IN10
myVGA[61][0] => Mux50.IN10
myVGA[61][0] => Mux48.IN10
myVGA[61][1] => Mux780.IN9
myVGA[61][1] => Mux49.IN9
myVGA[61][1] => Mux50.IN9
myVGA[61][1] => Mux48.IN9
myVGA[61][2] => Mux780.IN8
myVGA[61][2] => Mux49.IN8
myVGA[61][2] => Mux50.IN8
myVGA[61][2] => Mux48.IN8
myVGA[62][0] => Mux768.IN10
myVGA[62][0] => Mux79.IN10
myVGA[62][0] => Mux80.IN10
myVGA[62][0] => Mux78.IN10
myVGA[62][1] => Mux768.IN9
myVGA[62][1] => Mux79.IN9
myVGA[62][1] => Mux80.IN9
myVGA[62][1] => Mux78.IN9
myVGA[62][2] => Mux768.IN8
myVGA[62][2] => Mux79.IN8
myVGA[62][2] => Mux80.IN8
myVGA[62][2] => Mux78.IN8
myVGA[63][0] => Mux758.IN10
myVGA[63][0] => Mux109.IN10
myVGA[63][0] => Mux110.IN10
myVGA[63][0] => Mux108.IN10
myVGA[63][1] => Mux758.IN9
myVGA[63][1] => Mux109.IN9
myVGA[63][1] => Mux110.IN9
myVGA[63][1] => Mux108.IN9
myVGA[63][2] => Mux758.IN8
myVGA[63][2] => Mux109.IN8
myVGA[63][2] => Mux110.IN8
myVGA[63][2] => Mux108.IN8
myVGA[64][0] => Mux748.IN10
myVGA[64][0] => Mux139.IN10
myVGA[64][0] => Mux140.IN10
myVGA[64][0] => Mux138.IN10
myVGA[64][1] => Mux748.IN9
myVGA[64][1] => Mux139.IN9
myVGA[64][1] => Mux140.IN9
myVGA[64][1] => Mux138.IN9
myVGA[64][2] => Mux748.IN8
myVGA[64][2] => Mux139.IN8
myVGA[64][2] => Mux140.IN8
myVGA[64][2] => Mux138.IN8
myVGA[65][0] => Mux737.IN10
myVGA[65][0] => Mux169.IN10
myVGA[65][0] => Mux170.IN10
myVGA[65][0] => Mux168.IN10
myVGA[65][1] => Mux737.IN9
myVGA[65][1] => Mux169.IN9
myVGA[65][1] => Mux170.IN9
myVGA[65][1] => Mux168.IN9
myVGA[65][2] => Mux737.IN8
myVGA[65][2] => Mux169.IN8
myVGA[65][2] => Mux170.IN8
myVGA[65][2] => Mux168.IN8
myVGA[66][0] => Mux725.IN10
myVGA[66][0] => Mux261.IN10
myVGA[66][0] => Mux275.IN10
myVGA[66][0] => Mux260.IN10
myVGA[66][1] => Mux725.IN9
myVGA[66][1] => Mux261.IN9
myVGA[66][1] => Mux275.IN9
myVGA[66][1] => Mux260.IN9
myVGA[66][2] => Mux725.IN8
myVGA[66][2] => Mux261.IN8
myVGA[66][2] => Mux275.IN8
myVGA[66][2] => Mux260.IN8
myVGA[67][0] => Mux714.IN10
myVGA[67][0] => Mux732.IN10
myVGA[67][0] => Mux746.IN10
myVGA[67][0] => Mux731.IN10
myVGA[67][1] => Mux714.IN9
myVGA[67][1] => Mux732.IN9
myVGA[67][1] => Mux746.IN9
myVGA[67][1] => Mux731.IN9
myVGA[67][2] => Mux714.IN8
myVGA[67][2] => Mux732.IN8
myVGA[67][2] => Mux746.IN8
myVGA[67][2] => Mux731.IN8
myVGA[68][0] => Mux704.IN10
myVGA[68][0] => Mux563.IN10
myVGA[68][0] => Mux562.IN10
myVGA[68][0] => Mux316.IN10
myVGA[68][1] => Mux704.IN9
myVGA[68][1] => Mux563.IN9
myVGA[68][1] => Mux562.IN9
myVGA[68][1] => Mux316.IN9
myVGA[68][2] => Mux704.IN8
myVGA[68][2] => Mux563.IN8
myVGA[68][2] => Mux562.IN8
myVGA[68][2] => Mux316.IN8
myVGA[69][0] => Mux692.IN10
myVGA[69][0] => Mux541.IN10
myVGA[69][0] => Mux540.IN10
myVGA[69][0] => Mux306.IN10
myVGA[69][1] => Mux692.IN9
myVGA[69][1] => Mux541.IN9
myVGA[69][1] => Mux540.IN9
myVGA[69][1] => Mux306.IN9
myVGA[69][2] => Mux692.IN8
myVGA[69][2] => Mux541.IN8
myVGA[69][2] => Mux540.IN8
myVGA[69][2] => Mux306.IN8
myVGA[70][0] => Mux790.IN10
myVGA[70][0] => Mux22.IN10
myVGA[70][0] => Mux23.IN10
myVGA[70][0] => Mux21.IN10
myVGA[70][1] => Mux790.IN9
myVGA[70][1] => Mux22.IN9
myVGA[70][1] => Mux23.IN9
myVGA[70][1] => Mux21.IN9
myVGA[70][2] => Mux790.IN8
myVGA[70][2] => Mux22.IN8
myVGA[70][2] => Mux23.IN8
myVGA[70][2] => Mux21.IN8
myVGA[71][0] => Mux779.IN10
myVGA[71][0] => Mux52.IN10
myVGA[71][0] => Mux53.IN10
myVGA[71][0] => Mux51.IN10
myVGA[71][1] => Mux779.IN9
myVGA[71][1] => Mux52.IN9
myVGA[71][1] => Mux53.IN9
myVGA[71][1] => Mux51.IN9
myVGA[71][2] => Mux779.IN8
myVGA[71][2] => Mux52.IN8
myVGA[71][2] => Mux53.IN8
myVGA[71][2] => Mux51.IN8
myVGA[72][0] => Mux767.IN10
myVGA[72][0] => Mux82.IN10
myVGA[72][0] => Mux83.IN10
myVGA[72][0] => Mux81.IN10
myVGA[72][1] => Mux767.IN9
myVGA[72][1] => Mux82.IN9
myVGA[72][1] => Mux83.IN9
myVGA[72][1] => Mux81.IN9
myVGA[72][2] => Mux767.IN8
myVGA[72][2] => Mux82.IN8
myVGA[72][2] => Mux83.IN8
myVGA[72][2] => Mux81.IN8
myVGA[73][0] => Mux757.IN10
myVGA[73][0] => Mux112.IN10
myVGA[73][0] => Mux113.IN10
myVGA[73][0] => Mux111.IN10
myVGA[73][1] => Mux757.IN9
myVGA[73][1] => Mux112.IN9
myVGA[73][1] => Mux113.IN9
myVGA[73][1] => Mux111.IN9
myVGA[73][2] => Mux757.IN8
myVGA[73][2] => Mux112.IN8
myVGA[73][2] => Mux113.IN8
myVGA[73][2] => Mux111.IN8
myVGA[74][0] => Mux747.IN10
myVGA[74][0] => Mux142.IN10
myVGA[74][0] => Mux143.IN10
myVGA[74][0] => Mux141.IN10
myVGA[74][1] => Mux747.IN9
myVGA[74][1] => Mux142.IN9
myVGA[74][1] => Mux143.IN9
myVGA[74][1] => Mux141.IN9
myVGA[74][2] => Mux747.IN8
myVGA[74][2] => Mux142.IN8
myVGA[74][2] => Mux143.IN8
myVGA[74][2] => Mux141.IN8
myVGA[75][0] => Mux736.IN10
myVGA[75][0] => Mux172.IN10
myVGA[75][0] => Mux173.IN10
myVGA[75][0] => Mux171.IN10
myVGA[75][1] => Mux736.IN9
myVGA[75][1] => Mux172.IN9
myVGA[75][1] => Mux173.IN9
myVGA[75][1] => Mux171.IN9
myVGA[75][2] => Mux736.IN8
myVGA[75][2] => Mux172.IN8
myVGA[75][2] => Mux173.IN8
myVGA[75][2] => Mux171.IN8
myVGA[76][0] => Mux724.IN10
myVGA[76][0] => Mux303.IN10
myVGA[76][0] => Mux317.IN10
myVGA[76][0] => Mux302.IN10
myVGA[76][1] => Mux724.IN9
myVGA[76][1] => Mux303.IN9
myVGA[76][1] => Mux317.IN9
myVGA[76][1] => Mux302.IN9
myVGA[76][2] => Mux724.IN8
myVGA[76][2] => Mux303.IN8
myVGA[76][2] => Mux317.IN8
myVGA[76][2] => Mux302.IN8
myVGA[77][0] => Mux713.IN10
myVGA[77][0] => Mux773.IN10
myVGA[77][0] => Mux787.IN10
myVGA[77][0] => Mux772.IN10
myVGA[77][1] => Mux713.IN9
myVGA[77][1] => Mux773.IN9
myVGA[77][1] => Mux787.IN9
myVGA[77][1] => Mux772.IN9
myVGA[77][2] => Mux713.IN8
myVGA[77][2] => Mux773.IN8
myVGA[77][2] => Mux787.IN8
myVGA[77][2] => Mux772.IN8
myVGA[78][0] => Mux701.IN10
myVGA[78][0] => Mux561.IN10
myVGA[78][0] => Mux560.IN10
myVGA[78][0] => Mux315.IN10
myVGA[78][1] => Mux701.IN9
myVGA[78][1] => Mux561.IN9
myVGA[78][1] => Mux560.IN9
myVGA[78][1] => Mux315.IN9
myVGA[78][2] => Mux701.IN8
myVGA[78][2] => Mux561.IN8
myVGA[78][2] => Mux560.IN8
myVGA[78][2] => Mux315.IN8
myVGA[79][0] => Mux691.IN10
myVGA[79][0] => Mux539.IN10
myVGA[79][0] => Mux538.IN10
myVGA[79][0] => Mux305.IN10
myVGA[79][1] => Mux691.IN9
myVGA[79][1] => Mux539.IN9
myVGA[79][1] => Mux538.IN9
myVGA[79][1] => Mux305.IN9
myVGA[79][2] => Mux691.IN8
myVGA[79][2] => Mux539.IN8
myVGA[79][2] => Mux538.IN8
myVGA[79][2] => Mux305.IN8
myVGA[80][0] => Mux789.IN10
myVGA[80][0] => Mux25.IN10
myVGA[80][0] => Mux26.IN10
myVGA[80][0] => Mux24.IN10
myVGA[80][1] => Mux789.IN9
myVGA[80][1] => Mux25.IN9
myVGA[80][1] => Mux26.IN9
myVGA[80][1] => Mux24.IN9
myVGA[80][2] => Mux789.IN8
myVGA[80][2] => Mux25.IN8
myVGA[80][2] => Mux26.IN8
myVGA[80][2] => Mux24.IN8
myVGA[81][0] => Mux778.IN10
myVGA[81][0] => Mux55.IN10
myVGA[81][0] => Mux56.IN10
myVGA[81][0] => Mux54.IN10
myVGA[81][1] => Mux778.IN9
myVGA[81][1] => Mux55.IN9
myVGA[81][1] => Mux56.IN9
myVGA[81][1] => Mux54.IN9
myVGA[81][2] => Mux778.IN8
myVGA[81][2] => Mux55.IN8
myVGA[81][2] => Mux56.IN8
myVGA[81][2] => Mux54.IN8
myVGA[82][0] => Mux766.IN10
myVGA[82][0] => Mux85.IN10
myVGA[82][0] => Mux86.IN10
myVGA[82][0] => Mux84.IN10
myVGA[82][1] => Mux766.IN9
myVGA[82][1] => Mux85.IN9
myVGA[82][1] => Mux86.IN9
myVGA[82][1] => Mux84.IN9
myVGA[82][2] => Mux766.IN8
myVGA[82][2] => Mux85.IN8
myVGA[82][2] => Mux86.IN8
myVGA[82][2] => Mux84.IN8
myVGA[83][0] => Mux756.IN10
myVGA[83][0] => Mux115.IN10
myVGA[83][0] => Mux116.IN10
myVGA[83][0] => Mux114.IN10
myVGA[83][1] => Mux756.IN9
myVGA[83][1] => Mux115.IN9
myVGA[83][1] => Mux116.IN9
myVGA[83][1] => Mux114.IN9
myVGA[83][2] => Mux756.IN8
myVGA[83][2] => Mux115.IN8
myVGA[83][2] => Mux116.IN8
myVGA[83][2] => Mux114.IN8
myVGA[84][0] => Mux745.IN10
myVGA[84][0] => Mux145.IN10
myVGA[84][0] => Mux146.IN10
myVGA[84][0] => Mux144.IN10
myVGA[84][1] => Mux745.IN9
myVGA[84][1] => Mux145.IN9
myVGA[84][1] => Mux146.IN9
myVGA[84][1] => Mux144.IN9
myVGA[84][2] => Mux745.IN8
myVGA[84][2] => Mux145.IN8
myVGA[84][2] => Mux146.IN8
myVGA[84][2] => Mux144.IN8
myVGA[85][0] => Mux735.IN10
myVGA[85][0] => Mux175.IN10
myVGA[85][0] => Mux176.IN10
myVGA[85][0] => Mux174.IN10
myVGA[85][1] => Mux735.IN9
myVGA[85][1] => Mux175.IN9
myVGA[85][1] => Mux176.IN9
myVGA[85][1] => Mux174.IN9
myVGA[85][2] => Mux735.IN8
myVGA[85][2] => Mux175.IN8
myVGA[85][2] => Mux176.IN8
myVGA[85][2] => Mux174.IN8
myVGA[86][0] => Mux723.IN10
myVGA[86][0] => Mux336.IN10
myVGA[86][0] => Mux362.IN10
myVGA[86][0] => Mux335.IN10
myVGA[86][1] => Mux723.IN9
myVGA[86][1] => Mux336.IN9
myVGA[86][1] => Mux362.IN9
myVGA[86][1] => Mux335.IN9
myVGA[86][2] => Mux723.IN8
myVGA[86][2] => Mux336.IN8
myVGA[86][2] => Mux362.IN8
myVGA[86][2] => Mux335.IN8
myVGA[87][0] => Mux712.IN10
myVGA[87][0] => Mux799.IN10
myVGA[87][0] => Mux579.IN10
myVGA[87][0] => Mux798.IN10
myVGA[87][1] => Mux712.IN9
myVGA[87][1] => Mux799.IN9
myVGA[87][1] => Mux579.IN9
myVGA[87][1] => Mux798.IN9
myVGA[87][2] => Mux712.IN8
myVGA[87][2] => Mux799.IN8
myVGA[87][2] => Mux579.IN8
myVGA[87][2] => Mux798.IN8
myVGA[88][0] => Mux700.IN10
myVGA[88][0] => Mux559.IN10
myVGA[88][0] => Mux558.IN10
myVGA[88][0] => Mux314.IN10
myVGA[88][1] => Mux700.IN9
myVGA[88][1] => Mux559.IN9
myVGA[88][1] => Mux558.IN9
myVGA[88][1] => Mux314.IN9
myVGA[88][2] => Mux700.IN8
myVGA[88][2] => Mux559.IN8
myVGA[88][2] => Mux558.IN8
myVGA[88][2] => Mux314.IN8
myVGA[89][0] => Mux690.IN10
myVGA[89][0] => Mux537.IN10
myVGA[89][0] => Mux536.IN10
myVGA[89][0] => Mux304.IN10
myVGA[89][1] => Mux690.IN9
myVGA[89][1] => Mux537.IN9
myVGA[89][1] => Mux536.IN9
myVGA[89][1] => Mux304.IN9
myVGA[89][2] => Mux690.IN8
myVGA[89][2] => Mux537.IN8
myVGA[89][2] => Mux536.IN8
myVGA[89][2] => Mux304.IN8
myVGA[90][0] => Mux788.IN10
myVGA[90][0] => Mux28.IN10
myVGA[90][0] => Mux29.IN10
myVGA[90][0] => Mux27.IN10
myVGA[90][1] => Mux788.IN9
myVGA[90][1] => Mux28.IN9
myVGA[90][1] => Mux29.IN9
myVGA[90][1] => Mux27.IN9
myVGA[90][2] => Mux788.IN8
myVGA[90][2] => Mux28.IN8
myVGA[90][2] => Mux29.IN8
myVGA[90][2] => Mux27.IN8
myVGA[91][0] => Mux777.IN10
myVGA[91][0] => Mux58.IN10
myVGA[91][0] => Mux59.IN10
myVGA[91][0] => Mux57.IN10
myVGA[91][1] => Mux777.IN9
myVGA[91][1] => Mux58.IN9
myVGA[91][1] => Mux59.IN9
myVGA[91][1] => Mux57.IN9
myVGA[91][2] => Mux777.IN8
myVGA[91][2] => Mux58.IN8
myVGA[91][2] => Mux59.IN8
myVGA[91][2] => Mux57.IN8
myVGA[92][0] => Mux765.IN10
myVGA[92][0] => Mux88.IN10
myVGA[92][0] => Mux89.IN10
myVGA[92][0] => Mux87.IN10
myVGA[92][1] => Mux765.IN9
myVGA[92][1] => Mux88.IN9
myVGA[92][1] => Mux89.IN9
myVGA[92][1] => Mux87.IN9
myVGA[92][2] => Mux765.IN8
myVGA[92][2] => Mux88.IN8
myVGA[92][2] => Mux89.IN8
myVGA[92][2] => Mux87.IN8
myVGA[93][0] => Mux755.IN10
myVGA[93][0] => Mux118.IN10
myVGA[93][0] => Mux119.IN10
myVGA[93][0] => Mux117.IN10
myVGA[93][1] => Mux755.IN9
myVGA[93][1] => Mux118.IN9
myVGA[93][1] => Mux119.IN9
myVGA[93][1] => Mux117.IN9
myVGA[93][2] => Mux755.IN8
myVGA[93][2] => Mux118.IN8
myVGA[93][2] => Mux119.IN8
myVGA[93][2] => Mux117.IN8
myVGA[94][0] => Mux744.IN10
myVGA[94][0] => Mux148.IN10
myVGA[94][0] => Mux149.IN10
myVGA[94][0] => Mux147.IN10
myVGA[94][1] => Mux744.IN9
myVGA[94][1] => Mux148.IN9
myVGA[94][1] => Mux149.IN9
myVGA[94][1] => Mux147.IN9
myVGA[94][2] => Mux744.IN8
myVGA[94][2] => Mux148.IN8
myVGA[94][2] => Mux149.IN8
myVGA[94][2] => Mux147.IN8
myVGA[95][0] => Mux734.IN10
myVGA[95][0] => Mux178.IN10
myVGA[95][0] => Mux179.IN10
myVGA[95][0] => Mux177.IN10
myVGA[95][1] => Mux734.IN9
myVGA[95][1] => Mux178.IN9
myVGA[95][1] => Mux179.IN9
myVGA[95][1] => Mux177.IN9
myVGA[95][2] => Mux734.IN8
myVGA[95][2] => Mux178.IN8
myVGA[95][2] => Mux179.IN8
myVGA[95][2] => Mux177.IN8
myVGA[96][0] => Mux722.IN10
myVGA[96][0] => Mux415.IN10
myVGA[96][0] => Mux442.IN10
myVGA[96][0] => Mux414.IN10
myVGA[96][1] => Mux722.IN9
myVGA[96][1] => Mux415.IN9
myVGA[96][1] => Mux442.IN9
myVGA[96][1] => Mux414.IN9
myVGA[96][2] => Mux722.IN8
myVGA[96][2] => Mux415.IN8
myVGA[96][2] => Mux442.IN8
myVGA[96][2] => Mux414.IN8
myVGA[97][0] => Mux711.IN10
myVGA[97][0] => Mux578.IN10
myVGA[97][0] => Mux577.IN10
myVGA[97][0] => Mux324.IN10
myVGA[97][1] => Mux711.IN9
myVGA[97][1] => Mux578.IN9
myVGA[97][1] => Mux577.IN9
myVGA[97][1] => Mux324.IN9
myVGA[97][2] => Mux711.IN8
myVGA[97][2] => Mux578.IN8
myVGA[97][2] => Mux577.IN8
myVGA[97][2] => Mux324.IN8
myVGA[98][0] => Mux699.IN10
myVGA[98][0] => Mux557.IN10
myVGA[98][0] => Mux556.IN10
myVGA[98][0] => Mux313.IN10
myVGA[98][1] => Mux699.IN9
myVGA[98][1] => Mux557.IN9
myVGA[98][1] => Mux556.IN9
myVGA[98][1] => Mux313.IN9
myVGA[98][2] => Mux699.IN8
myVGA[98][2] => Mux557.IN8
myVGA[98][2] => Mux556.IN8
myVGA[98][2] => Mux313.IN8
myVGA[99][0] => Mux689.IN10
myVGA[99][0] => Mux535.IN10
myVGA[99][0] => Mux534.IN10
myVGA[99][0] => Mux301.IN10
myVGA[99][1] => Mux689.IN9
myVGA[99][1] => Mux535.IN9
myVGA[99][1] => Mux534.IN9
myVGA[99][1] => Mux301.IN9
myVGA[99][2] => Mux689.IN8
myVGA[99][2] => Mux535.IN8
myVGA[99][2] => Mux534.IN8
myVGA[99][2] => Mux301.IN8
oppVGA[0][0] => Mux688.IN10
oppVGA[0][0] => Mux533.IN10
oppVGA[0][0] => Mux532.IN10
oppVGA[0][0] => Mux300.IN10
oppVGA[0][1] => Mux688.IN9
oppVGA[0][1] => Mux533.IN9
oppVGA[0][1] => Mux532.IN9
oppVGA[0][1] => Mux300.IN9
oppVGA[0][2] => Mux688.IN8
oppVGA[0][2] => Mux533.IN8
oppVGA[0][2] => Mux532.IN8
oppVGA[0][2] => Mux300.IN8
oppVGA[1][0] => Mux678.IN10
oppVGA[1][0] => Mux513.IN10
oppVGA[1][0] => Mux512.IN10
oppVGA[1][0] => Mux290.IN10
oppVGA[1][1] => Mux678.IN9
oppVGA[1][1] => Mux513.IN9
oppVGA[1][1] => Mux512.IN9
oppVGA[1][1] => Mux290.IN9
oppVGA[1][2] => Mux678.IN8
oppVGA[1][2] => Mux513.IN8
oppVGA[1][2] => Mux512.IN8
oppVGA[1][2] => Mux290.IN8
oppVGA[2][0] => Mux667.IN10
oppVGA[2][0] => Mux492.IN10
oppVGA[2][0] => Mux491.IN10
oppVGA[2][0] => Mux280.IN10
oppVGA[2][1] => Mux667.IN9
oppVGA[2][1] => Mux492.IN9
oppVGA[2][1] => Mux491.IN9
oppVGA[2][1] => Mux280.IN9
oppVGA[2][2] => Mux667.IN8
oppVGA[2][2] => Mux492.IN8
oppVGA[2][2] => Mux491.IN8
oppVGA[2][2] => Mux280.IN8
oppVGA[3][0] => Mux655.IN10
oppVGA[3][0] => Mux472.IN10
oppVGA[3][0] => Mux471.IN10
oppVGA[3][0] => Mux269.IN10
oppVGA[3][1] => Mux655.IN9
oppVGA[3][1] => Mux472.IN9
oppVGA[3][1] => Mux471.IN9
oppVGA[3][1] => Mux269.IN9
oppVGA[3][2] => Mux655.IN8
oppVGA[3][2] => Mux472.IN8
oppVGA[3][2] => Mux471.IN8
oppVGA[3][2] => Mux269.IN8
oppVGA[4][0] => Mux644.IN10
oppVGA[4][0] => Mux450.IN10
oppVGA[4][0] => Mux449.IN10
oppVGA[4][0] => Mux257.IN10
oppVGA[4][1] => Mux644.IN9
oppVGA[4][1] => Mux450.IN9
oppVGA[4][1] => Mux449.IN9
oppVGA[4][1] => Mux257.IN9
oppVGA[4][2] => Mux644.IN8
oppVGA[4][2] => Mux450.IN8
oppVGA[4][2] => Mux449.IN8
oppVGA[4][2] => Mux257.IN8
oppVGA[5][0] => Mux634.IN10
oppVGA[5][0] => Mux429.IN10
oppVGA[5][0] => Mux428.IN10
oppVGA[5][0] => Mux246.IN10
oppVGA[5][1] => Mux634.IN9
oppVGA[5][1] => Mux429.IN9
oppVGA[5][1] => Mux428.IN9
oppVGA[5][1] => Mux246.IN9
oppVGA[5][2] => Mux634.IN8
oppVGA[5][2] => Mux429.IN8
oppVGA[5][2] => Mux428.IN8
oppVGA[5][2] => Mux246.IN8
oppVGA[6][0] => Mux622.IN10
oppVGA[6][0] => Mux407.IN10
oppVGA[6][0] => Mux406.IN10
oppVGA[6][0] => Mux236.IN10
oppVGA[6][1] => Mux622.IN9
oppVGA[6][1] => Mux407.IN9
oppVGA[6][1] => Mux406.IN9
oppVGA[6][1] => Mux236.IN9
oppVGA[6][2] => Mux622.IN8
oppVGA[6][2] => Mux407.IN8
oppVGA[6][2] => Mux406.IN8
oppVGA[6][2] => Mux236.IN8
oppVGA[7][0] => Mux612.IN10
oppVGA[7][0] => Mux387.IN10
oppVGA[7][0] => Mux386.IN10
oppVGA[7][0] => Mux224.IN10
oppVGA[7][1] => Mux612.IN9
oppVGA[7][1] => Mux387.IN9
oppVGA[7][1] => Mux386.IN9
oppVGA[7][1] => Mux224.IN9
oppVGA[7][2] => Mux612.IN8
oppVGA[7][2] => Mux387.IN8
oppVGA[7][2] => Mux386.IN8
oppVGA[7][2] => Mux224.IN8
oppVGA[8][0] => Mux601.IN10
oppVGA[8][0] => Mux367.IN10
oppVGA[8][0] => Mux366.IN10
oppVGA[8][0] => Mux214.IN10
oppVGA[8][1] => Mux601.IN9
oppVGA[8][1] => Mux367.IN9
oppVGA[8][1] => Mux366.IN9
oppVGA[8][1] => Mux214.IN9
oppVGA[8][2] => Mux601.IN8
oppVGA[8][2] => Mux367.IN8
oppVGA[8][2] => Mux366.IN8
oppVGA[8][2] => Mux214.IN8
oppVGA[9][0] => Mux589.IN10
oppVGA[9][0] => Mux346.IN10
oppVGA[9][0] => Mux345.IN10
oppVGA[9][0] => Mux203.IN10
oppVGA[9][1] => Mux589.IN9
oppVGA[9][1] => Mux346.IN9
oppVGA[9][1] => Mux345.IN9
oppVGA[9][1] => Mux203.IN9
oppVGA[9][2] => Mux589.IN8
oppVGA[9][2] => Mux346.IN8
oppVGA[9][2] => Mux345.IN8
oppVGA[9][2] => Mux203.IN8
oppVGA[10][0] => Mux687.IN10
oppVGA[10][0] => Mux531.IN10
oppVGA[10][0] => Mux530.IN10
oppVGA[10][0] => Mux299.IN10
oppVGA[10][1] => Mux687.IN9
oppVGA[10][1] => Mux531.IN9
oppVGA[10][1] => Mux530.IN9
oppVGA[10][1] => Mux299.IN9
oppVGA[10][2] => Mux687.IN8
oppVGA[10][2] => Mux531.IN8
oppVGA[10][2] => Mux530.IN8
oppVGA[10][2] => Mux299.IN8
oppVGA[11][0] => Mux677.IN10
oppVGA[11][0] => Mux511.IN10
oppVGA[11][0] => Mux510.IN10
oppVGA[11][0] => Mux289.IN10
oppVGA[11][1] => Mux677.IN9
oppVGA[11][1] => Mux511.IN9
oppVGA[11][1] => Mux510.IN9
oppVGA[11][1] => Mux289.IN9
oppVGA[11][2] => Mux677.IN8
oppVGA[11][2] => Mux511.IN8
oppVGA[11][2] => Mux510.IN8
oppVGA[11][2] => Mux289.IN8
oppVGA[12][0] => Mux666.IN10
oppVGA[12][0] => Mux490.IN10
oppVGA[12][0] => Mux489.IN10
oppVGA[12][0] => Mux279.IN10
oppVGA[12][1] => Mux666.IN9
oppVGA[12][1] => Mux490.IN9
oppVGA[12][1] => Mux489.IN9
oppVGA[12][1] => Mux279.IN9
oppVGA[12][2] => Mux666.IN8
oppVGA[12][2] => Mux490.IN8
oppVGA[12][2] => Mux489.IN8
oppVGA[12][2] => Mux279.IN8
oppVGA[13][0] => Mux654.IN10
oppVGA[13][0] => Mux468.IN10
oppVGA[13][0] => Mux467.IN10
oppVGA[13][0] => Mux268.IN10
oppVGA[13][1] => Mux654.IN9
oppVGA[13][1] => Mux468.IN9
oppVGA[13][1] => Mux467.IN9
oppVGA[13][1] => Mux268.IN9
oppVGA[13][2] => Mux654.IN8
oppVGA[13][2] => Mux468.IN8
oppVGA[13][2] => Mux467.IN8
oppVGA[13][2] => Mux268.IN8
oppVGA[14][0] => Mux643.IN10
oppVGA[14][0] => Mux448.IN10
oppVGA[14][0] => Mux447.IN10
oppVGA[14][0] => Mux256.IN10
oppVGA[14][1] => Mux643.IN9
oppVGA[14][1] => Mux448.IN9
oppVGA[14][1] => Mux447.IN9
oppVGA[14][1] => Mux256.IN9
oppVGA[14][2] => Mux643.IN8
oppVGA[14][2] => Mux448.IN8
oppVGA[14][2] => Mux447.IN8
oppVGA[14][2] => Mux256.IN8
oppVGA[15][0] => Mux631.IN10
oppVGA[15][0] => Mux427.IN10
oppVGA[15][0] => Mux426.IN10
oppVGA[15][0] => Mux245.IN10
oppVGA[15][1] => Mux631.IN9
oppVGA[15][1] => Mux427.IN9
oppVGA[15][1] => Mux426.IN9
oppVGA[15][1] => Mux245.IN9
oppVGA[15][2] => Mux631.IN8
oppVGA[15][2] => Mux427.IN8
oppVGA[15][2] => Mux426.IN8
oppVGA[15][2] => Mux245.IN8
oppVGA[16][0] => Mux621.IN10
oppVGA[16][0] => Mux405.IN10
oppVGA[16][0] => Mux404.IN10
oppVGA[16][0] => Mux235.IN10
oppVGA[16][1] => Mux621.IN9
oppVGA[16][1] => Mux405.IN9
oppVGA[16][1] => Mux404.IN9
oppVGA[16][1] => Mux235.IN9
oppVGA[16][2] => Mux621.IN8
oppVGA[16][2] => Mux405.IN8
oppVGA[16][2] => Mux404.IN8
oppVGA[16][2] => Mux235.IN8
oppVGA[17][0] => Mux611.IN10
oppVGA[17][0] => Mux385.IN10
oppVGA[17][0] => Mux384.IN10
oppVGA[17][0] => Mux223.IN10
oppVGA[17][1] => Mux611.IN9
oppVGA[17][1] => Mux385.IN9
oppVGA[17][1] => Mux384.IN9
oppVGA[17][1] => Mux223.IN9
oppVGA[17][2] => Mux611.IN8
oppVGA[17][2] => Mux385.IN8
oppVGA[17][2] => Mux384.IN8
oppVGA[17][2] => Mux223.IN8
oppVGA[18][0] => Mux600.IN10
oppVGA[18][0] => Mux365.IN10
oppVGA[18][0] => Mux364.IN10
oppVGA[18][0] => Mux213.IN10
oppVGA[18][1] => Mux600.IN9
oppVGA[18][1] => Mux365.IN9
oppVGA[18][1] => Mux364.IN9
oppVGA[18][1] => Mux213.IN9
oppVGA[18][2] => Mux600.IN8
oppVGA[18][2] => Mux365.IN8
oppVGA[18][2] => Mux364.IN8
oppVGA[18][2] => Mux213.IN8
oppVGA[19][0] => Mux588.IN10
oppVGA[19][0] => Mux344.IN10
oppVGA[19][0] => Mux343.IN10
oppVGA[19][0] => Mux202.IN10
oppVGA[19][1] => Mux588.IN9
oppVGA[19][1] => Mux344.IN9
oppVGA[19][1] => Mux343.IN9
oppVGA[19][1] => Mux202.IN9
oppVGA[19][2] => Mux588.IN8
oppVGA[19][2] => Mux344.IN8
oppVGA[19][2] => Mux343.IN8
oppVGA[19][2] => Mux202.IN8
oppVGA[20][0] => Mux686.IN10
oppVGA[20][0] => Mux529.IN10
oppVGA[20][0] => Mux528.IN10
oppVGA[20][0] => Mux298.IN10
oppVGA[20][1] => Mux686.IN9
oppVGA[20][1] => Mux529.IN9
oppVGA[20][1] => Mux528.IN9
oppVGA[20][1] => Mux298.IN9
oppVGA[20][2] => Mux686.IN8
oppVGA[20][2] => Mux529.IN8
oppVGA[20][2] => Mux528.IN8
oppVGA[20][2] => Mux298.IN8
oppVGA[21][0] => Mux675.IN10
oppVGA[21][0] => Mux509.IN10
oppVGA[21][0] => Mux508.IN10
oppVGA[21][0] => Mux288.IN10
oppVGA[21][1] => Mux675.IN9
oppVGA[21][1] => Mux509.IN9
oppVGA[21][1] => Mux508.IN9
oppVGA[21][1] => Mux288.IN9
oppVGA[21][2] => Mux675.IN8
oppVGA[21][2] => Mux509.IN8
oppVGA[21][2] => Mux508.IN8
oppVGA[21][2] => Mux288.IN8
oppVGA[22][0] => Mux665.IN10
oppVGA[22][0] => Mux488.IN10
oppVGA[22][0] => Mux487.IN10
oppVGA[22][0] => Mux278.IN10
oppVGA[22][1] => Mux665.IN9
oppVGA[22][1] => Mux488.IN9
oppVGA[22][1] => Mux487.IN9
oppVGA[22][1] => Mux278.IN9
oppVGA[22][2] => Mux665.IN8
oppVGA[22][2] => Mux488.IN8
oppVGA[22][2] => Mux487.IN8
oppVGA[22][2] => Mux278.IN8
oppVGA[23][0] => Mux653.IN10
oppVGA[23][0] => Mux466.IN10
oppVGA[23][0] => Mux465.IN10
oppVGA[23][0] => Mux267.IN10
oppVGA[23][1] => Mux653.IN9
oppVGA[23][1] => Mux466.IN9
oppVGA[23][1] => Mux465.IN9
oppVGA[23][1] => Mux267.IN9
oppVGA[23][2] => Mux653.IN8
oppVGA[23][2] => Mux466.IN8
oppVGA[23][2] => Mux465.IN8
oppVGA[23][2] => Mux267.IN8
oppVGA[24][0] => Mux642.IN10
oppVGA[24][0] => Mux446.IN10
oppVGA[24][0] => Mux445.IN10
oppVGA[24][0] => Mux255.IN10
oppVGA[24][1] => Mux642.IN9
oppVGA[24][1] => Mux446.IN9
oppVGA[24][1] => Mux445.IN9
oppVGA[24][1] => Mux255.IN9
oppVGA[24][2] => Mux642.IN8
oppVGA[24][2] => Mux446.IN8
oppVGA[24][2] => Mux445.IN8
oppVGA[24][2] => Mux255.IN8
oppVGA[25][0] => Mux630.IN10
oppVGA[25][0] => Mux425.IN10
oppVGA[25][0] => Mux424.IN10
oppVGA[25][0] => Mux244.IN10
oppVGA[25][1] => Mux630.IN9
oppVGA[25][1] => Mux425.IN9
oppVGA[25][1] => Mux424.IN9
oppVGA[25][1] => Mux244.IN9
oppVGA[25][2] => Mux630.IN8
oppVGA[25][2] => Mux425.IN8
oppVGA[25][2] => Mux424.IN8
oppVGA[25][2] => Mux244.IN8
oppVGA[26][0] => Mux620.IN10
oppVGA[26][0] => Mux403.IN10
oppVGA[26][0] => Mux402.IN10
oppVGA[26][0] => Mux234.IN10
oppVGA[26][1] => Mux620.IN9
oppVGA[26][1] => Mux403.IN9
oppVGA[26][1] => Mux402.IN9
oppVGA[26][1] => Mux234.IN9
oppVGA[26][2] => Mux620.IN8
oppVGA[26][2] => Mux403.IN8
oppVGA[26][2] => Mux402.IN8
oppVGA[26][2] => Mux234.IN8
oppVGA[27][0] => Mux610.IN10
oppVGA[27][0] => Mux383.IN10
oppVGA[27][0] => Mux382.IN10
oppVGA[27][0] => Mux222.IN10
oppVGA[27][1] => Mux610.IN9
oppVGA[27][1] => Mux383.IN9
oppVGA[27][1] => Mux382.IN9
oppVGA[27][1] => Mux222.IN9
oppVGA[27][2] => Mux610.IN8
oppVGA[27][2] => Mux383.IN8
oppVGA[27][2] => Mux382.IN8
oppVGA[27][2] => Mux222.IN8
oppVGA[28][0] => Mux599.IN10
oppVGA[28][0] => Mux363.IN10
oppVGA[28][0] => Mux361.IN10
oppVGA[28][0] => Mux212.IN10
oppVGA[28][1] => Mux599.IN9
oppVGA[28][1] => Mux363.IN9
oppVGA[28][1] => Mux361.IN9
oppVGA[28][1] => Mux212.IN9
oppVGA[28][2] => Mux599.IN8
oppVGA[28][2] => Mux363.IN8
oppVGA[28][2] => Mux361.IN8
oppVGA[28][2] => Mux212.IN8
oppVGA[29][0] => Mux587.IN10
oppVGA[29][0] => Mux342.IN10
oppVGA[29][0] => Mux341.IN10
oppVGA[29][0] => Mux201.IN10
oppVGA[29][1] => Mux587.IN9
oppVGA[29][1] => Mux342.IN9
oppVGA[29][1] => Mux341.IN9
oppVGA[29][1] => Mux201.IN9
oppVGA[29][2] => Mux587.IN8
oppVGA[29][2] => Mux342.IN8
oppVGA[29][2] => Mux341.IN8
oppVGA[29][2] => Mux201.IN8
oppVGA[30][0] => Mux685.IN10
oppVGA[30][0] => Mux527.IN10
oppVGA[30][0] => Mux526.IN10
oppVGA[30][0] => Mux297.IN10
oppVGA[30][1] => Mux685.IN9
oppVGA[30][1] => Mux527.IN9
oppVGA[30][1] => Mux526.IN9
oppVGA[30][1] => Mux297.IN9
oppVGA[30][2] => Mux685.IN8
oppVGA[30][2] => Mux527.IN8
oppVGA[30][2] => Mux526.IN8
oppVGA[30][2] => Mux297.IN8
oppVGA[31][0] => Mux674.IN10
oppVGA[31][0] => Mux507.IN10
oppVGA[31][0] => Mux506.IN10
oppVGA[31][0] => Mux287.IN10
oppVGA[31][1] => Mux674.IN9
oppVGA[31][1] => Mux507.IN9
oppVGA[31][1] => Mux506.IN9
oppVGA[31][1] => Mux287.IN9
oppVGA[31][2] => Mux674.IN8
oppVGA[31][2] => Mux507.IN8
oppVGA[31][2] => Mux506.IN8
oppVGA[31][2] => Mux287.IN8
oppVGA[32][0] => Mux664.IN10
oppVGA[32][0] => Mux486.IN10
oppVGA[32][0] => Mux485.IN10
oppVGA[32][0] => Mux277.IN10
oppVGA[32][1] => Mux664.IN9
oppVGA[32][1] => Mux486.IN9
oppVGA[32][1] => Mux485.IN9
oppVGA[32][1] => Mux277.IN9
oppVGA[32][2] => Mux664.IN8
oppVGA[32][2] => Mux486.IN8
oppVGA[32][2] => Mux485.IN8
oppVGA[32][2] => Mux277.IN8
oppVGA[33][0] => Mux652.IN10
oppVGA[33][0] => Mux464.IN10
oppVGA[33][0] => Mux463.IN10
oppVGA[33][0] => Mux266.IN10
oppVGA[33][1] => Mux652.IN9
oppVGA[33][1] => Mux464.IN9
oppVGA[33][1] => Mux463.IN9
oppVGA[33][1] => Mux266.IN9
oppVGA[33][2] => Mux652.IN8
oppVGA[33][2] => Mux464.IN8
oppVGA[33][2] => Mux463.IN8
oppVGA[33][2] => Mux266.IN8
oppVGA[34][0] => Mux641.IN10
oppVGA[34][0] => Mux444.IN10
oppVGA[34][0] => Mux443.IN10
oppVGA[34][0] => Mux254.IN10
oppVGA[34][1] => Mux641.IN9
oppVGA[34][1] => Mux444.IN9
oppVGA[34][1] => Mux443.IN9
oppVGA[34][1] => Mux254.IN9
oppVGA[34][2] => Mux641.IN8
oppVGA[34][2] => Mux444.IN8
oppVGA[34][2] => Mux443.IN8
oppVGA[34][2] => Mux254.IN8
oppVGA[35][0] => Mux629.IN10
oppVGA[35][0] => Mux423.IN10
oppVGA[35][0] => Mux422.IN10
oppVGA[35][0] => Mux243.IN10
oppVGA[35][1] => Mux629.IN9
oppVGA[35][1] => Mux423.IN9
oppVGA[35][1] => Mux422.IN9
oppVGA[35][1] => Mux243.IN9
oppVGA[35][2] => Mux629.IN8
oppVGA[35][2] => Mux423.IN8
oppVGA[35][2] => Mux422.IN8
oppVGA[35][2] => Mux243.IN8
oppVGA[36][0] => Mux619.IN10
oppVGA[36][0] => Mux401.IN10
oppVGA[36][0] => Mux400.IN10
oppVGA[36][0] => Mux231.IN10
oppVGA[36][1] => Mux619.IN9
oppVGA[36][1] => Mux401.IN9
oppVGA[36][1] => Mux400.IN9
oppVGA[36][1] => Mux231.IN9
oppVGA[36][2] => Mux619.IN8
oppVGA[36][2] => Mux401.IN8
oppVGA[36][2] => Mux400.IN8
oppVGA[36][2] => Mux231.IN8
oppVGA[37][0] => Mux609.IN10
oppVGA[37][0] => Mux381.IN10
oppVGA[37][0] => Mux380.IN10
oppVGA[37][0] => Mux221.IN10
oppVGA[37][1] => Mux609.IN9
oppVGA[37][1] => Mux381.IN9
oppVGA[37][1] => Mux380.IN9
oppVGA[37][1] => Mux221.IN9
oppVGA[37][2] => Mux609.IN8
oppVGA[37][2] => Mux381.IN8
oppVGA[37][2] => Mux380.IN8
oppVGA[37][2] => Mux221.IN8
oppVGA[38][0] => Mux598.IN10
oppVGA[38][0] => Mux360.IN10
oppVGA[38][0] => Mux359.IN10
oppVGA[38][0] => Mux211.IN10
oppVGA[38][1] => Mux598.IN9
oppVGA[38][1] => Mux360.IN9
oppVGA[38][1] => Mux359.IN9
oppVGA[38][1] => Mux211.IN9
oppVGA[38][2] => Mux598.IN8
oppVGA[38][2] => Mux360.IN8
oppVGA[38][2] => Mux359.IN8
oppVGA[38][2] => Mux211.IN8
oppVGA[39][0] => Mux586.IN10
oppVGA[39][0] => Mux340.IN10
oppVGA[39][0] => Mux339.IN10
oppVGA[39][0] => Mux200.IN10
oppVGA[39][1] => Mux586.IN9
oppVGA[39][1] => Mux340.IN9
oppVGA[39][1] => Mux339.IN9
oppVGA[39][1] => Mux200.IN9
oppVGA[39][2] => Mux586.IN8
oppVGA[39][2] => Mux340.IN8
oppVGA[39][2] => Mux339.IN8
oppVGA[39][2] => Mux200.IN8
oppVGA[40][0] => Mux684.IN10
oppVGA[40][0] => Mux525.IN10
oppVGA[40][0] => Mux524.IN10
oppVGA[40][0] => Mux296.IN10
oppVGA[40][1] => Mux684.IN9
oppVGA[40][1] => Mux525.IN9
oppVGA[40][1] => Mux524.IN9
oppVGA[40][1] => Mux296.IN9
oppVGA[40][2] => Mux684.IN8
oppVGA[40][2] => Mux525.IN8
oppVGA[40][2] => Mux524.IN8
oppVGA[40][2] => Mux296.IN8
oppVGA[41][0] => Mux673.IN10
oppVGA[41][0] => Mux505.IN10
oppVGA[41][0] => Mux504.IN10
oppVGA[41][0] => Mux286.IN10
oppVGA[41][1] => Mux673.IN9
oppVGA[41][1] => Mux505.IN9
oppVGA[41][1] => Mux504.IN9
oppVGA[41][1] => Mux286.IN9
oppVGA[41][2] => Mux673.IN8
oppVGA[41][2] => Mux505.IN8
oppVGA[41][2] => Mux504.IN8
oppVGA[41][2] => Mux286.IN8
oppVGA[42][0] => Mux663.IN10
oppVGA[42][0] => Mux484.IN10
oppVGA[42][0] => Mux483.IN10
oppVGA[42][0] => Mux276.IN10
oppVGA[42][1] => Mux663.IN9
oppVGA[42][1] => Mux484.IN9
oppVGA[42][1] => Mux483.IN9
oppVGA[42][1] => Mux276.IN9
oppVGA[42][2] => Mux663.IN8
oppVGA[42][2] => Mux484.IN8
oppVGA[42][2] => Mux483.IN8
oppVGA[42][2] => Mux276.IN8
oppVGA[43][0] => Mux651.IN10
oppVGA[43][0] => Mux462.IN10
oppVGA[43][0] => Mux461.IN10
oppVGA[43][0] => Mux265.IN10
oppVGA[43][1] => Mux651.IN9
oppVGA[43][1] => Mux462.IN9
oppVGA[43][1] => Mux461.IN9
oppVGA[43][1] => Mux265.IN9
oppVGA[43][2] => Mux651.IN8
oppVGA[43][2] => Mux462.IN8
oppVGA[43][2] => Mux461.IN8
oppVGA[43][2] => Mux265.IN8
oppVGA[44][0] => Mux640.IN10
oppVGA[44][0] => Mux441.IN10
oppVGA[44][0] => Mux440.IN10
oppVGA[44][0] => Mux253.IN10
oppVGA[44][1] => Mux640.IN9
oppVGA[44][1] => Mux441.IN9
oppVGA[44][1] => Mux440.IN9
oppVGA[44][1] => Mux253.IN9
oppVGA[44][2] => Mux640.IN8
oppVGA[44][2] => Mux441.IN8
oppVGA[44][2] => Mux440.IN8
oppVGA[44][2] => Mux253.IN8
oppVGA[45][0] => Mux628.IN10
oppVGA[45][0] => Mux421.IN10
oppVGA[45][0] => Mux420.IN10
oppVGA[45][0] => Mux242.IN10
oppVGA[45][1] => Mux628.IN9
oppVGA[45][1] => Mux421.IN9
oppVGA[45][1] => Mux420.IN9
oppVGA[45][1] => Mux242.IN9
oppVGA[45][2] => Mux628.IN8
oppVGA[45][2] => Mux421.IN8
oppVGA[45][2] => Mux420.IN8
oppVGA[45][2] => Mux242.IN8
oppVGA[46][0] => Mux618.IN10
oppVGA[46][0] => Mux399.IN10
oppVGA[46][0] => Mux398.IN10
oppVGA[46][0] => Mux230.IN10
oppVGA[46][1] => Mux618.IN9
oppVGA[46][1] => Mux399.IN9
oppVGA[46][1] => Mux398.IN9
oppVGA[46][1] => Mux230.IN9
oppVGA[46][2] => Mux618.IN8
oppVGA[46][2] => Mux399.IN8
oppVGA[46][2] => Mux398.IN8
oppVGA[46][2] => Mux230.IN8
oppVGA[47][0] => Mux608.IN10
oppVGA[47][0] => Mux379.IN10
oppVGA[47][0] => Mux378.IN10
oppVGA[47][0] => Mux220.IN10
oppVGA[47][1] => Mux608.IN9
oppVGA[47][1] => Mux379.IN9
oppVGA[47][1] => Mux378.IN9
oppVGA[47][1] => Mux220.IN9
oppVGA[47][2] => Mux608.IN8
oppVGA[47][2] => Mux379.IN8
oppVGA[47][2] => Mux378.IN8
oppVGA[47][2] => Mux220.IN8
oppVGA[48][0] => Mux597.IN10
oppVGA[48][0] => Mux358.IN10
oppVGA[48][0] => Mux357.IN10
oppVGA[48][0] => Mux210.IN10
oppVGA[48][1] => Mux597.IN9
oppVGA[48][1] => Mux358.IN9
oppVGA[48][1] => Mux357.IN9
oppVGA[48][1] => Mux210.IN9
oppVGA[48][2] => Mux597.IN8
oppVGA[48][2] => Mux358.IN8
oppVGA[48][2] => Mux357.IN8
oppVGA[48][2] => Mux210.IN8
oppVGA[49][0] => Mux585.IN10
oppVGA[49][0] => Mux338.IN10
oppVGA[49][0] => Mux337.IN10
oppVGA[49][0] => Mux199.IN10
oppVGA[49][1] => Mux585.IN9
oppVGA[49][1] => Mux338.IN9
oppVGA[49][1] => Mux337.IN9
oppVGA[49][1] => Mux199.IN9
oppVGA[49][2] => Mux585.IN8
oppVGA[49][2] => Mux338.IN8
oppVGA[49][2] => Mux337.IN8
oppVGA[49][2] => Mux199.IN8
oppVGA[50][0] => Mux683.IN10
oppVGA[50][0] => Mux523.IN10
oppVGA[50][0] => Mux522.IN10
oppVGA[50][0] => Mux295.IN10
oppVGA[50][1] => Mux683.IN9
oppVGA[50][1] => Mux523.IN9
oppVGA[50][1] => Mux522.IN9
oppVGA[50][1] => Mux295.IN9
oppVGA[50][2] => Mux683.IN8
oppVGA[50][2] => Mux523.IN8
oppVGA[50][2] => Mux522.IN8
oppVGA[50][2] => Mux295.IN8
oppVGA[51][0] => Mux672.IN10
oppVGA[51][0] => Mux503.IN10
oppVGA[51][0] => Mux502.IN10
oppVGA[51][0] => Mux285.IN10
oppVGA[51][1] => Mux672.IN9
oppVGA[51][1] => Mux503.IN9
oppVGA[51][1] => Mux502.IN9
oppVGA[51][1] => Mux285.IN9
oppVGA[51][2] => Mux672.IN8
oppVGA[51][2] => Mux503.IN8
oppVGA[51][2] => Mux502.IN8
oppVGA[51][2] => Mux285.IN8
oppVGA[52][0] => Mux660.IN10
oppVGA[52][0] => Mux482.IN10
oppVGA[52][0] => Mux481.IN10
oppVGA[52][0] => Mux274.IN10
oppVGA[52][1] => Mux660.IN9
oppVGA[52][1] => Mux482.IN9
oppVGA[52][1] => Mux481.IN9
oppVGA[52][1] => Mux274.IN9
oppVGA[52][2] => Mux660.IN8
oppVGA[52][2] => Mux482.IN8
oppVGA[52][2] => Mux481.IN8
oppVGA[52][2] => Mux274.IN8
oppVGA[53][0] => Mux650.IN10
oppVGA[53][0] => Mux460.IN10
oppVGA[53][0] => Mux459.IN10
oppVGA[53][0] => Mux264.IN10
oppVGA[53][1] => Mux650.IN9
oppVGA[53][1] => Mux460.IN9
oppVGA[53][1] => Mux459.IN9
oppVGA[53][1] => Mux264.IN9
oppVGA[53][2] => Mux650.IN8
oppVGA[53][2] => Mux460.IN8
oppVGA[53][2] => Mux459.IN8
oppVGA[53][2] => Mux264.IN8
oppVGA[54][0] => Mux639.IN10
oppVGA[54][0] => Mux439.IN10
oppVGA[54][0] => Mux438.IN10
oppVGA[54][0] => Mux252.IN10
oppVGA[54][1] => Mux639.IN9
oppVGA[54][1] => Mux439.IN9
oppVGA[54][1] => Mux438.IN9
oppVGA[54][1] => Mux252.IN9
oppVGA[54][2] => Mux639.IN8
oppVGA[54][2] => Mux439.IN8
oppVGA[54][2] => Mux438.IN8
oppVGA[54][2] => Mux252.IN8
oppVGA[55][0] => Mux627.IN10
oppVGA[55][0] => Mux419.IN10
oppVGA[55][0] => Mux418.IN10
oppVGA[55][0] => Mux241.IN10
oppVGA[55][1] => Mux627.IN9
oppVGA[55][1] => Mux419.IN9
oppVGA[55][1] => Mux418.IN9
oppVGA[55][1] => Mux241.IN9
oppVGA[55][2] => Mux627.IN8
oppVGA[55][2] => Mux419.IN8
oppVGA[55][2] => Mux418.IN8
oppVGA[55][2] => Mux241.IN8
oppVGA[56][0] => Mux617.IN10
oppVGA[56][0] => Mux397.IN10
oppVGA[56][0] => Mux396.IN10
oppVGA[56][0] => Mux229.IN10
oppVGA[56][1] => Mux617.IN9
oppVGA[56][1] => Mux397.IN9
oppVGA[56][1] => Mux396.IN9
oppVGA[56][1] => Mux229.IN9
oppVGA[56][2] => Mux617.IN8
oppVGA[56][2] => Mux397.IN8
oppVGA[56][2] => Mux396.IN8
oppVGA[56][2] => Mux229.IN8
oppVGA[57][0] => Mux607.IN10
oppVGA[57][0] => Mux377.IN10
oppVGA[57][0] => Mux376.IN10
oppVGA[57][0] => Mux219.IN10
oppVGA[57][1] => Mux607.IN9
oppVGA[57][1] => Mux377.IN9
oppVGA[57][1] => Mux376.IN9
oppVGA[57][1] => Mux219.IN9
oppVGA[57][2] => Mux607.IN8
oppVGA[57][2] => Mux377.IN8
oppVGA[57][2] => Mux376.IN8
oppVGA[57][2] => Mux219.IN8
oppVGA[58][0] => Mux596.IN10
oppVGA[58][0] => Mux356.IN10
oppVGA[58][0] => Mux355.IN10
oppVGA[58][0] => Mux209.IN10
oppVGA[58][1] => Mux596.IN9
oppVGA[58][1] => Mux356.IN9
oppVGA[58][1] => Mux355.IN9
oppVGA[58][1] => Mux209.IN9
oppVGA[58][2] => Mux596.IN8
oppVGA[58][2] => Mux356.IN8
oppVGA[58][2] => Mux355.IN8
oppVGA[58][2] => Mux209.IN8
oppVGA[59][0] => Mux584.IN10
oppVGA[59][0] => Mux334.IN10
oppVGA[59][0] => Mux333.IN10
oppVGA[59][0] => Mux198.IN10
oppVGA[59][1] => Mux584.IN9
oppVGA[59][1] => Mux334.IN9
oppVGA[59][1] => Mux333.IN9
oppVGA[59][1] => Mux198.IN9
oppVGA[59][2] => Mux584.IN8
oppVGA[59][2] => Mux334.IN8
oppVGA[59][2] => Mux333.IN8
oppVGA[59][2] => Mux198.IN8
oppVGA[60][0] => Mux682.IN10
oppVGA[60][0] => Mux521.IN10
oppVGA[60][0] => Mux520.IN10
oppVGA[60][0] => Mux294.IN10
oppVGA[60][1] => Mux682.IN9
oppVGA[60][1] => Mux521.IN9
oppVGA[60][1] => Mux520.IN9
oppVGA[60][1] => Mux294.IN9
oppVGA[60][2] => Mux682.IN8
oppVGA[60][2] => Mux521.IN8
oppVGA[60][2] => Mux520.IN8
oppVGA[60][2] => Mux294.IN8
oppVGA[61][0] => Mux671.IN10
oppVGA[61][0] => Mux501.IN10
oppVGA[61][0] => Mux500.IN10
oppVGA[61][0] => Mux284.IN10
oppVGA[61][1] => Mux671.IN9
oppVGA[61][1] => Mux501.IN9
oppVGA[61][1] => Mux500.IN9
oppVGA[61][1] => Mux284.IN9
oppVGA[61][2] => Mux671.IN8
oppVGA[61][2] => Mux501.IN8
oppVGA[61][2] => Mux500.IN8
oppVGA[61][2] => Mux284.IN8
oppVGA[62][0] => Mux659.IN10
oppVGA[62][0] => Mux480.IN10
oppVGA[62][0] => Mux479.IN10
oppVGA[62][0] => Mux273.IN10
oppVGA[62][1] => Mux659.IN9
oppVGA[62][1] => Mux480.IN9
oppVGA[62][1] => Mux479.IN9
oppVGA[62][1] => Mux273.IN9
oppVGA[62][2] => Mux659.IN8
oppVGA[62][2] => Mux480.IN8
oppVGA[62][2] => Mux479.IN8
oppVGA[62][2] => Mux273.IN8
oppVGA[63][0] => Mux649.IN10
oppVGA[63][0] => Mux458.IN10
oppVGA[63][0] => Mux457.IN10
oppVGA[63][0] => Mux263.IN10
oppVGA[63][1] => Mux649.IN9
oppVGA[63][1] => Mux458.IN9
oppVGA[63][1] => Mux457.IN9
oppVGA[63][1] => Mux263.IN9
oppVGA[63][2] => Mux649.IN8
oppVGA[63][2] => Mux458.IN8
oppVGA[63][2] => Mux457.IN8
oppVGA[63][2] => Mux263.IN8
oppVGA[64][0] => Mux638.IN10
oppVGA[64][0] => Mux437.IN10
oppVGA[64][0] => Mux436.IN10
oppVGA[64][0] => Mux251.IN10
oppVGA[64][1] => Mux638.IN9
oppVGA[64][1] => Mux437.IN9
oppVGA[64][1] => Mux436.IN9
oppVGA[64][1] => Mux251.IN9
oppVGA[64][2] => Mux638.IN8
oppVGA[64][2] => Mux437.IN8
oppVGA[64][2] => Mux436.IN8
oppVGA[64][2] => Mux251.IN8
oppVGA[65][0] => Mux626.IN10
oppVGA[65][0] => Mux417.IN10
oppVGA[65][0] => Mux416.IN10
oppVGA[65][0] => Mux240.IN10
oppVGA[65][1] => Mux626.IN9
oppVGA[65][1] => Mux417.IN9
oppVGA[65][1] => Mux416.IN9
oppVGA[65][1] => Mux240.IN9
oppVGA[65][2] => Mux626.IN8
oppVGA[65][2] => Mux417.IN8
oppVGA[65][2] => Mux416.IN8
oppVGA[65][2] => Mux240.IN8
oppVGA[66][0] => Mux616.IN10
oppVGA[66][0] => Mux395.IN10
oppVGA[66][0] => Mux394.IN10
oppVGA[66][0] => Mux228.IN10
oppVGA[66][1] => Mux616.IN9
oppVGA[66][1] => Mux395.IN9
oppVGA[66][1] => Mux394.IN9
oppVGA[66][1] => Mux228.IN9
oppVGA[66][2] => Mux616.IN8
oppVGA[66][2] => Mux395.IN8
oppVGA[66][2] => Mux394.IN8
oppVGA[66][2] => Mux228.IN8
oppVGA[67][0] => Mux605.IN10
oppVGA[67][0] => Mux375.IN10
oppVGA[67][0] => Mux374.IN10
oppVGA[67][0] => Mux218.IN10
oppVGA[67][1] => Mux605.IN9
oppVGA[67][1] => Mux375.IN9
oppVGA[67][1] => Mux374.IN9
oppVGA[67][1] => Mux218.IN9
oppVGA[67][2] => Mux605.IN8
oppVGA[67][2] => Mux375.IN8
oppVGA[67][2] => Mux374.IN8
oppVGA[67][2] => Mux218.IN8
oppVGA[68][0] => Mux595.IN10
oppVGA[68][0] => Mux354.IN10
oppVGA[68][0] => Mux353.IN10
oppVGA[68][0] => Mux208.IN10
oppVGA[68][1] => Mux595.IN9
oppVGA[68][1] => Mux354.IN9
oppVGA[68][1] => Mux353.IN9
oppVGA[68][1] => Mux208.IN9
oppVGA[68][2] => Mux595.IN8
oppVGA[68][2] => Mux354.IN8
oppVGA[68][2] => Mux353.IN8
oppVGA[68][2] => Mux208.IN8
oppVGA[69][0] => Mux583.IN10
oppVGA[69][0] => Mux332.IN10
oppVGA[69][0] => Mux331.IN10
oppVGA[69][0] => Mux197.IN10
oppVGA[69][1] => Mux583.IN9
oppVGA[69][1] => Mux332.IN9
oppVGA[69][1] => Mux331.IN9
oppVGA[69][1] => Mux197.IN9
oppVGA[69][2] => Mux583.IN8
oppVGA[69][2] => Mux332.IN8
oppVGA[69][2] => Mux331.IN8
oppVGA[69][2] => Mux197.IN8
oppVGA[70][0] => Mux681.IN10
oppVGA[70][0] => Mux519.IN10
oppVGA[70][0] => Mux518.IN10
oppVGA[70][0] => Mux293.IN10
oppVGA[70][1] => Mux681.IN9
oppVGA[70][1] => Mux519.IN9
oppVGA[70][1] => Mux518.IN9
oppVGA[70][1] => Mux293.IN9
oppVGA[70][2] => Mux681.IN8
oppVGA[70][2] => Mux519.IN8
oppVGA[70][2] => Mux518.IN8
oppVGA[70][2] => Mux293.IN8
oppVGA[71][0] => Mux670.IN10
oppVGA[71][0] => Mux499.IN10
oppVGA[71][0] => Mux498.IN10
oppVGA[71][0] => Mux283.IN10
oppVGA[71][1] => Mux670.IN9
oppVGA[71][1] => Mux499.IN9
oppVGA[71][1] => Mux498.IN9
oppVGA[71][1] => Mux283.IN9
oppVGA[71][2] => Mux670.IN8
oppVGA[71][2] => Mux499.IN8
oppVGA[71][2] => Mux498.IN8
oppVGA[71][2] => Mux283.IN8
oppVGA[72][0] => Mux658.IN10
oppVGA[72][0] => Mux478.IN10
oppVGA[72][0] => Mux477.IN10
oppVGA[72][0] => Mux272.IN10
oppVGA[72][1] => Mux658.IN9
oppVGA[72][1] => Mux478.IN9
oppVGA[72][1] => Mux477.IN9
oppVGA[72][1] => Mux272.IN9
oppVGA[72][2] => Mux658.IN8
oppVGA[72][2] => Mux478.IN8
oppVGA[72][2] => Mux477.IN8
oppVGA[72][2] => Mux272.IN8
oppVGA[73][0] => Mux648.IN10
oppVGA[73][0] => Mux456.IN10
oppVGA[73][0] => Mux455.IN10
oppVGA[73][0] => Mux262.IN10
oppVGA[73][1] => Mux648.IN9
oppVGA[73][1] => Mux456.IN9
oppVGA[73][1] => Mux455.IN9
oppVGA[73][1] => Mux262.IN9
oppVGA[73][2] => Mux648.IN8
oppVGA[73][2] => Mux456.IN8
oppVGA[73][2] => Mux455.IN8
oppVGA[73][2] => Mux262.IN8
oppVGA[74][0] => Mux637.IN10
oppVGA[74][0] => Mux435.IN10
oppVGA[74][0] => Mux434.IN10
oppVGA[74][0] => Mux250.IN10
oppVGA[74][1] => Mux637.IN9
oppVGA[74][1] => Mux435.IN9
oppVGA[74][1] => Mux434.IN9
oppVGA[74][1] => Mux250.IN9
oppVGA[74][2] => Mux637.IN8
oppVGA[74][2] => Mux435.IN8
oppVGA[74][2] => Mux434.IN8
oppVGA[74][2] => Mux250.IN8
oppVGA[75][0] => Mux625.IN10
oppVGA[75][0] => Mux413.IN10
oppVGA[75][0] => Mux412.IN10
oppVGA[75][0] => Mux239.IN10
oppVGA[75][1] => Mux625.IN9
oppVGA[75][1] => Mux413.IN9
oppVGA[75][1] => Mux412.IN9
oppVGA[75][1] => Mux239.IN9
oppVGA[75][2] => Mux625.IN8
oppVGA[75][2] => Mux413.IN8
oppVGA[75][2] => Mux412.IN8
oppVGA[75][2] => Mux239.IN8
oppVGA[76][0] => Mux615.IN10
oppVGA[76][0] => Mux393.IN10
oppVGA[76][0] => Mux392.IN10
oppVGA[76][0] => Mux227.IN10
oppVGA[76][1] => Mux615.IN9
oppVGA[76][1] => Mux393.IN9
oppVGA[76][1] => Mux392.IN9
oppVGA[76][1] => Mux227.IN9
oppVGA[76][2] => Mux615.IN8
oppVGA[76][2] => Mux393.IN8
oppVGA[76][2] => Mux392.IN8
oppVGA[76][2] => Mux227.IN8
oppVGA[77][0] => Mux604.IN10
oppVGA[77][0] => Mux373.IN10
oppVGA[77][0] => Mux372.IN10
oppVGA[77][0] => Mux217.IN10
oppVGA[77][1] => Mux604.IN9
oppVGA[77][1] => Mux373.IN9
oppVGA[77][1] => Mux372.IN9
oppVGA[77][1] => Mux217.IN9
oppVGA[77][2] => Mux604.IN8
oppVGA[77][2] => Mux373.IN8
oppVGA[77][2] => Mux372.IN8
oppVGA[77][2] => Mux217.IN8
oppVGA[78][0] => Mux594.IN10
oppVGA[78][0] => Mux352.IN10
oppVGA[78][0] => Mux351.IN10
oppVGA[78][0] => Mux207.IN10
oppVGA[78][1] => Mux594.IN9
oppVGA[78][1] => Mux352.IN9
oppVGA[78][1] => Mux351.IN9
oppVGA[78][1] => Mux207.IN9
oppVGA[78][2] => Mux594.IN8
oppVGA[78][2] => Mux352.IN8
oppVGA[78][2] => Mux351.IN8
oppVGA[78][2] => Mux207.IN8
oppVGA[79][0] => Mux582.IN10
oppVGA[79][0] => Mux330.IN10
oppVGA[79][0] => Mux329.IN10
oppVGA[79][0] => Mux196.IN10
oppVGA[79][1] => Mux582.IN9
oppVGA[79][1] => Mux330.IN9
oppVGA[79][1] => Mux329.IN9
oppVGA[79][1] => Mux196.IN9
oppVGA[79][2] => Mux582.IN8
oppVGA[79][2] => Mux330.IN8
oppVGA[79][2] => Mux329.IN8
oppVGA[79][2] => Mux196.IN8
oppVGA[80][0] => Mux680.IN10
oppVGA[80][0] => Mux517.IN10
oppVGA[80][0] => Mux516.IN10
oppVGA[80][0] => Mux292.IN10
oppVGA[80][1] => Mux680.IN9
oppVGA[80][1] => Mux517.IN9
oppVGA[80][1] => Mux516.IN9
oppVGA[80][1] => Mux292.IN9
oppVGA[80][2] => Mux680.IN8
oppVGA[80][2] => Mux517.IN8
oppVGA[80][2] => Mux516.IN8
oppVGA[80][2] => Mux292.IN8
oppVGA[81][0] => Mux669.IN10
oppVGA[81][0] => Mux497.IN10
oppVGA[81][0] => Mux495.IN10
oppVGA[81][0] => Mux282.IN10
oppVGA[81][1] => Mux669.IN9
oppVGA[81][1] => Mux497.IN9
oppVGA[81][1] => Mux495.IN9
oppVGA[81][1] => Mux282.IN9
oppVGA[81][2] => Mux669.IN8
oppVGA[81][2] => Mux497.IN8
oppVGA[81][2] => Mux495.IN8
oppVGA[81][2] => Mux282.IN8
oppVGA[82][0] => Mux657.IN10
oppVGA[82][0] => Mux476.IN10
oppVGA[82][0] => Mux475.IN10
oppVGA[82][0] => Mux271.IN10
oppVGA[82][1] => Mux657.IN9
oppVGA[82][1] => Mux476.IN9
oppVGA[82][1] => Mux475.IN9
oppVGA[82][1] => Mux271.IN9
oppVGA[82][2] => Mux657.IN8
oppVGA[82][2] => Mux476.IN8
oppVGA[82][2] => Mux475.IN8
oppVGA[82][2] => Mux271.IN8
oppVGA[83][0] => Mux646.IN10
oppVGA[83][0] => Mux454.IN10
oppVGA[83][0] => Mux453.IN10
oppVGA[83][0] => Mux259.IN10
oppVGA[83][1] => Mux646.IN9
oppVGA[83][1] => Mux454.IN9
oppVGA[83][1] => Mux453.IN9
oppVGA[83][1] => Mux259.IN9
oppVGA[83][2] => Mux646.IN8
oppVGA[83][2] => Mux454.IN8
oppVGA[83][2] => Mux453.IN8
oppVGA[83][2] => Mux259.IN8
oppVGA[84][0] => Mux636.IN10
oppVGA[84][0] => Mux433.IN10
oppVGA[84][0] => Mux432.IN10
oppVGA[84][0] => Mux249.IN10
oppVGA[84][1] => Mux636.IN9
oppVGA[84][1] => Mux433.IN9
oppVGA[84][1] => Mux432.IN9
oppVGA[84][1] => Mux249.IN9
oppVGA[84][2] => Mux636.IN8
oppVGA[84][2] => Mux433.IN8
oppVGA[84][2] => Mux432.IN8
oppVGA[84][2] => Mux249.IN8
oppVGA[85][0] => Mux624.IN10
oppVGA[85][0] => Mux411.IN10
oppVGA[85][0] => Mux410.IN10
oppVGA[85][0] => Mux238.IN10
oppVGA[85][1] => Mux624.IN9
oppVGA[85][1] => Mux411.IN9
oppVGA[85][1] => Mux410.IN9
oppVGA[85][1] => Mux238.IN9
oppVGA[85][2] => Mux624.IN8
oppVGA[85][2] => Mux411.IN8
oppVGA[85][2] => Mux410.IN8
oppVGA[85][2] => Mux238.IN8
oppVGA[86][0] => Mux614.IN10
oppVGA[86][0] => Mux391.IN10
oppVGA[86][0] => Mux390.IN10
oppVGA[86][0] => Mux226.IN10
oppVGA[86][1] => Mux614.IN9
oppVGA[86][1] => Mux391.IN9
oppVGA[86][1] => Mux390.IN9
oppVGA[86][1] => Mux226.IN9
oppVGA[86][2] => Mux614.IN8
oppVGA[86][2] => Mux391.IN8
oppVGA[86][2] => Mux390.IN8
oppVGA[86][2] => Mux226.IN8
oppVGA[87][0] => Mux603.IN10
oppVGA[87][0] => Mux371.IN10
oppVGA[87][0] => Mux370.IN10
oppVGA[87][0] => Mux216.IN10
oppVGA[87][1] => Mux603.IN9
oppVGA[87][1] => Mux371.IN9
oppVGA[87][1] => Mux370.IN9
oppVGA[87][1] => Mux216.IN9
oppVGA[87][2] => Mux603.IN8
oppVGA[87][2] => Mux371.IN8
oppVGA[87][2] => Mux370.IN8
oppVGA[87][2] => Mux216.IN8
oppVGA[88][0] => Mux593.IN10
oppVGA[88][0] => Mux350.IN10
oppVGA[88][0] => Mux349.IN10
oppVGA[88][0] => Mux206.IN10
oppVGA[88][1] => Mux593.IN9
oppVGA[88][1] => Mux350.IN9
oppVGA[88][1] => Mux349.IN9
oppVGA[88][1] => Mux206.IN9
oppVGA[88][2] => Mux593.IN8
oppVGA[88][2] => Mux350.IN8
oppVGA[88][2] => Mux349.IN8
oppVGA[88][2] => Mux206.IN8
oppVGA[89][0] => Mux581.IN10
oppVGA[89][0] => Mux328.IN10
oppVGA[89][0] => Mux327.IN10
oppVGA[89][0] => Mux195.IN10
oppVGA[89][1] => Mux581.IN9
oppVGA[89][1] => Mux328.IN9
oppVGA[89][1] => Mux327.IN9
oppVGA[89][1] => Mux195.IN9
oppVGA[89][2] => Mux581.IN8
oppVGA[89][2] => Mux328.IN8
oppVGA[89][2] => Mux327.IN8
oppVGA[89][2] => Mux195.IN8
oppVGA[90][0] => Mux679.IN10
oppVGA[90][0] => Mux515.IN10
oppVGA[90][0] => Mux514.IN10
oppVGA[90][0] => Mux291.IN10
oppVGA[90][1] => Mux679.IN9
oppVGA[90][1] => Mux515.IN9
oppVGA[90][1] => Mux514.IN9
oppVGA[90][1] => Mux291.IN9
oppVGA[90][2] => Mux679.IN8
oppVGA[90][2] => Mux515.IN8
oppVGA[90][2] => Mux514.IN8
oppVGA[90][2] => Mux291.IN8
oppVGA[91][0] => Mux668.IN10
oppVGA[91][0] => Mux494.IN10
oppVGA[91][0] => Mux493.IN10
oppVGA[91][0] => Mux281.IN10
oppVGA[91][1] => Mux668.IN9
oppVGA[91][1] => Mux494.IN9
oppVGA[91][1] => Mux493.IN9
oppVGA[91][1] => Mux281.IN9
oppVGA[91][2] => Mux668.IN8
oppVGA[91][2] => Mux494.IN8
oppVGA[91][2] => Mux493.IN8
oppVGA[91][2] => Mux281.IN8
oppVGA[92][0] => Mux656.IN10
oppVGA[92][0] => Mux474.IN10
oppVGA[92][0] => Mux473.IN10
oppVGA[92][0] => Mux270.IN10
oppVGA[92][1] => Mux656.IN9
oppVGA[92][1] => Mux474.IN9
oppVGA[92][1] => Mux473.IN9
oppVGA[92][1] => Mux270.IN9
oppVGA[92][2] => Mux656.IN8
oppVGA[92][2] => Mux474.IN8
oppVGA[92][2] => Mux473.IN8
oppVGA[92][2] => Mux270.IN8
oppVGA[93][0] => Mux645.IN10
oppVGA[93][0] => Mux452.IN10
oppVGA[93][0] => Mux451.IN10
oppVGA[93][0] => Mux258.IN10
oppVGA[93][1] => Mux645.IN9
oppVGA[93][1] => Mux452.IN9
oppVGA[93][1] => Mux451.IN9
oppVGA[93][1] => Mux258.IN9
oppVGA[93][2] => Mux645.IN8
oppVGA[93][2] => Mux452.IN8
oppVGA[93][2] => Mux451.IN8
oppVGA[93][2] => Mux258.IN8
oppVGA[94][0] => Mux635.IN10
oppVGA[94][0] => Mux431.IN10
oppVGA[94][0] => Mux430.IN10
oppVGA[94][0] => Mux248.IN10
oppVGA[94][1] => Mux635.IN9
oppVGA[94][1] => Mux431.IN9
oppVGA[94][1] => Mux430.IN9
oppVGA[94][1] => Mux248.IN9
oppVGA[94][2] => Mux635.IN8
oppVGA[94][2] => Mux431.IN8
oppVGA[94][2] => Mux430.IN8
oppVGA[94][2] => Mux248.IN8
oppVGA[95][0] => Mux623.IN10
oppVGA[95][0] => Mux409.IN10
oppVGA[95][0] => Mux408.IN10
oppVGA[95][0] => Mux237.IN10
oppVGA[95][1] => Mux623.IN9
oppVGA[95][1] => Mux409.IN9
oppVGA[95][1] => Mux408.IN9
oppVGA[95][1] => Mux237.IN9
oppVGA[95][2] => Mux623.IN8
oppVGA[95][2] => Mux409.IN8
oppVGA[95][2] => Mux408.IN8
oppVGA[95][2] => Mux237.IN8
oppVGA[96][0] => Mux613.IN10
oppVGA[96][0] => Mux389.IN10
oppVGA[96][0] => Mux388.IN10
oppVGA[96][0] => Mux225.IN10
oppVGA[96][1] => Mux613.IN9
oppVGA[96][1] => Mux389.IN9
oppVGA[96][1] => Mux388.IN9
oppVGA[96][1] => Mux225.IN9
oppVGA[96][2] => Mux613.IN8
oppVGA[96][2] => Mux389.IN8
oppVGA[96][2] => Mux388.IN8
oppVGA[96][2] => Mux225.IN8
oppVGA[97][0] => Mux602.IN10
oppVGA[97][0] => Mux369.IN10
oppVGA[97][0] => Mux368.IN10
oppVGA[97][0] => Mux215.IN10
oppVGA[97][1] => Mux602.IN9
oppVGA[97][1] => Mux369.IN9
oppVGA[97][1] => Mux368.IN9
oppVGA[97][1] => Mux215.IN9
oppVGA[97][2] => Mux602.IN8
oppVGA[97][2] => Mux369.IN8
oppVGA[97][2] => Mux368.IN8
oppVGA[97][2] => Mux215.IN8
oppVGA[98][0] => Mux590.IN10
oppVGA[98][0] => Mux348.IN10
oppVGA[98][0] => Mux347.IN10
oppVGA[98][0] => Mux204.IN10
oppVGA[98][1] => Mux590.IN9
oppVGA[98][1] => Mux348.IN9
oppVGA[98][1] => Mux347.IN9
oppVGA[98][1] => Mux204.IN9
oppVGA[98][2] => Mux590.IN8
oppVGA[98][2] => Mux348.IN8
oppVGA[98][2] => Mux347.IN8
oppVGA[98][2] => Mux204.IN8
oppVGA[99][0] => Mux580.IN10
oppVGA[99][0] => Mux326.IN10
oppVGA[99][0] => Mux325.IN10
oppVGA[99][0] => Mux194.IN10
oppVGA[99][1] => Mux580.IN9
oppVGA[99][1] => Mux326.IN9
oppVGA[99][1] => Mux325.IN9
oppVGA[99][1] => Mux194.IN9
oppVGA[99][2] => Mux580.IN8
oppVGA[99][2] => Mux326.IN8
oppVGA[99][2] => Mux325.IN8
oppVGA[99][2] => Mux194.IN8
game_over => pixelDraw.IN0
game_over => pixelDraw.IN0
game_over => colorAddress[0].OUTPUTSELECT
game_over => colorAddress[1].IN1
game_over => colorAddress[2].OUTPUTSELECT
game_over => colorAddress[1].DATAA
winner => pixelDraw.IN1
winner => pixelDraw.IN1
tie => colorAddress[1].IN1
tie => colorAddress[2].DATAA


|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]


|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pv71:auto_generated.address_a[0]
address_a[1] => altsyncram_pv71:auto_generated.address_a[1]
address_a[2] => altsyncram_pv71:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pv71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pv71:auto_generated.q_a[0]
q_a[1] <= altsyncram_pv71:auto_generated.q_a[1]
q_a[2] <= altsyncram_pv71:auto_generated.q_a[2]
q_a[3] <= altsyncram_pv71:auto_generated.q_a[3]
q_a[4] <= altsyncram_pv71:auto_generated.q_a[4]
q_a[5] <= altsyncram_pv71:auto_generated.q_a[5]
q_a[6] <= altsyncram_pv71:auto_generated.q_a[6]
q_a[7] <= altsyncram_pv71:auto_generated.q_a[7]
q_a[8] <= altsyncram_pv71:auto_generated.q_a[8]
q_a[9] <= altsyncram_pv71:auto_generated.q_a[9]
q_a[10] <= altsyncram_pv71:auto_generated.q_a[10]
q_a[11] <= altsyncram_pv71:auto_generated.q_a[11]
q_a[12] <= altsyncram_pv71:auto_generated.q_a[12]
q_a[13] <= altsyncram_pv71:auto_generated.q_a[13]
q_a[14] <= altsyncram_pv71:auto_generated.q_a[14]
q_a[15] <= altsyncram_pv71:auto_generated.q_a[15]
q_a[16] <= altsyncram_pv71:auto_generated.q_a[16]
q_a[17] <= altsyncram_pv71:auto_generated.q_a[17]
q_a[18] <= altsyncram_pv71:auto_generated.q_a[18]
q_a[19] <= altsyncram_pv71:auto_generated.q_a[19]
q_a[20] <= altsyncram_pv71:auto_generated.q_a[20]
q_a[21] <= altsyncram_pv71:auto_generated.q_a[21]
q_a[22] <= altsyncram_pv71:auto_generated.q_a[22]
q_a[23] <= altsyncram_pv71:auto_generated.q_a[23]
q_a[24] <= altsyncram_pv71:auto_generated.q_a[24]
q_a[25] <= altsyncram_pv71:auto_generated.q_a[25]
q_a[26] <= altsyncram_pv71:auto_generated.q_a[26]
q_a[27] <= altsyncram_pv71:auto_generated.q_a[27]
q_a[28] <= altsyncram_pv71:auto_generated.q_a[28]
q_a[29] <= altsyncram_pv71:auto_generated.q_a[29]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT


|battleships|VGA_top_level:vga_0|VGA_SYNC:videoSync
clock_50Mhz => pixel_clock_int.CLK
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on_int.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= pixel_clock_int.DB_MAX_OUTPUT_PORT_TYPE
eof <= eof~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|battleships|leddcd:conv0
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|leddcd:conv1
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|leddcd:conv2
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


|battleships|leddcd:conv3
data_in[0] => Equal0.IN0
data_in[0] => Equal1.IN3
data_in[0] => Equal2.IN1
data_in[0] => Equal3.IN3
data_in[0] => Equal4.IN1
data_in[0] => Equal5.IN3
data_in[0] => Equal6.IN2
data_in[0] => Equal7.IN3
data_in[0] => Equal8.IN1
data_in[0] => Equal9.IN3
data_in[0] => Equal10.IN2
data_in[0] => Equal11.IN3
data_in[0] => Equal12.IN2
data_in[0] => Equal13.IN3
data_in[0] => Equal14.IN3
data_in[1] => Equal0.IN3
data_in[1] => Equal1.IN0
data_in[1] => Equal2.IN0
data_in[1] => Equal3.IN2
data_in[1] => Equal4.IN3
data_in[1] => Equal5.IN1
data_in[1] => Equal6.IN1
data_in[1] => Equal7.IN2
data_in[1] => Equal8.IN3
data_in[1] => Equal9.IN1
data_in[1] => Equal10.IN1
data_in[1] => Equal11.IN2
data_in[1] => Equal12.IN3
data_in[1] => Equal13.IN2
data_in[1] => Equal14.IN2
data_in[2] => Equal0.IN2
data_in[2] => Equal1.IN2
data_in[2] => Equal2.IN3
data_in[2] => Equal3.IN0
data_in[2] => Equal4.IN0
data_in[2] => Equal5.IN0
data_in[2] => Equal6.IN0
data_in[2] => Equal7.IN1
data_in[2] => Equal8.IN2
data_in[2] => Equal9.IN2
data_in[2] => Equal10.IN3
data_in[2] => Equal11.IN1
data_in[2] => Equal12.IN1
data_in[2] => Equal13.IN1
data_in[2] => Equal14.IN1
data_in[3] => Equal0.IN1
data_in[3] => Equal1.IN1
data_in[3] => Equal2.IN2
data_in[3] => Equal3.IN1
data_in[3] => Equal4.IN2
data_in[3] => Equal5.IN2
data_in[3] => Equal6.IN3
data_in[3] => Equal7.IN0
data_in[3] => Equal8.IN0
data_in[3] => Equal9.IN0
data_in[3] => Equal10.IN0
data_in[3] => Equal11.IN0
data_in[3] => Equal12.IN0
data_in[3] => Equal13.IN0
data_in[3] => Equal14.IN0
segments_out[0] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= segments_out.DB_MAX_OUTPUT_PORT_TYPE


