<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2415" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2415{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_2415{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_2415{left:610px;bottom:1141px;letter-spacing:-0.14px;}
#t4_2415{left:70px;bottom:702px;letter-spacing:0.15px;}
#t5_2415{left:151px;bottom:702px;letter-spacing:0.22px;}
#t6_2415{left:252px;bottom:702px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t7_2415{left:70px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_2415{left:70px;bottom:335px;letter-spacing:0.16px;}
#t9_2415{left:151px;bottom:335px;letter-spacing:0.19px;word-spacing:0.01px;}
#ta_2415{left:150px;bottom:309px;letter-spacing:0.22px;}
#tb_2415{left:70px;bottom:284px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_2415{left:70px;bottom:267px;letter-spacing:-0.18px;word-spacing:-0.72px;}
#td_2415{left:70px;bottom:250px;letter-spacing:-0.15px;}
#te_2415{left:70px;bottom:226px;letter-spacing:-0.13px;}
#tf_2415{left:96px;bottom:226px;letter-spacing:-0.14px;}
#tg_2415{left:122px;bottom:199px;}
#th_2415{left:148px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ti_2415{left:122px;bottom:175px;}
#tj_2415{left:148px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_2415{left:122px;bottom:151px;}
#tl_2415{left:148px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_2415{left:122px;bottom:126px;}
#tn_2415{left:148px;bottom:128px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_2415{left:87px;bottom:1039px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_2415{left:475px;bottom:1039px;letter-spacing:-0.13px;}
#tq_2415{left:87px;bottom:1014px;letter-spacing:-0.13px;}
#tr_2415{left:475px;bottom:1014px;letter-spacing:-0.13px;}
#ts_2415{left:76px;bottom:990px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tt_2415{left:87px;bottom:965px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_2415{left:475px;bottom:965px;letter-spacing:-0.15px;}
#tv_2415{left:87px;bottom:941px;letter-spacing:-0.14px;}
#tw_2415{left:475px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tx_2415{left:87px;bottom:917px;letter-spacing:-0.11px;}
#ty_2415{left:475px;bottom:917px;letter-spacing:-0.14px;}
#tz_2415{left:87px;bottom:892px;letter-spacing:-0.12px;}
#t10_2415{left:475px;bottom:892px;letter-spacing:-0.14px;}
#t11_2415{left:87px;bottom:868px;letter-spacing:-0.12px;}
#t12_2415{left:475px;bottom:868px;letter-spacing:-0.14px;}
#t13_2415{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t14_2415{left:475px;bottom:843px;letter-spacing:-0.14px;}
#t15_2415{left:87px;bottom:819px;letter-spacing:-0.12px;}
#t16_2415{left:475px;bottom:819px;letter-spacing:-0.14px;}
#t17_2415{left:87px;bottom:794px;letter-spacing:-0.12px;}
#t18_2415{left:475px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t19_2415{left:87px;bottom:770px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_2415{left:475px;bottom:770px;letter-spacing:-0.14px;}
#t1b_2415{left:139px;bottom:632px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1c_2415{left:225px;bottom:632px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1d_2415{left:199px;bottom:609px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_2415{left:632px;bottom:609px;letter-spacing:-0.14px;}
#t1f_2415{left:76px;bottom:585px;letter-spacing:-0.14px;}
#t1g_2415{left:87px;bottom:561px;letter-spacing:-0.13px;}
#t1h_2415{left:475px;bottom:561px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_2415{left:159px;bottom:502px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1j_2415{left:245px;bottom:502px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1k_2415{left:199px;bottom:480px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_2415{left:632px;bottom:480px;letter-spacing:-0.14px;}
#t1m_2415{left:76px;bottom:455px;letter-spacing:-0.14px;}
#t1n_2415{left:87px;bottom:431px;letter-spacing:-0.13px;}
#t1o_2415{left:475px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_2415{left:87px;bottom:406px;letter-spacing:-0.14px;}
#t1q_2415{left:475px;bottom:406px;letter-spacing:-0.13px;}
#t1r_2415{left:156px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1s_2415{left:242px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1t_2415{left:199px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1u_2415{left:633px;bottom:1063px;letter-spacing:-0.14px;}

.s1_2415{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2415{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2415{font-size:21px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2415{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_2415{font-size:18px;font-family:TimesNewRoman_5ke;color:#000;}
.s6_2415{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_2415{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_2415{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2415" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2415Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2415" style="-webkit-user-select: none;"><object width="935" height="1210" data="2415/2415.svg" type="image/svg+xml" id="pdf2415" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2415" class="t s1_2415">Vol. 2D </span><span id="t2_2415" class="t s1_2415">B-37 </span>
<span id="t3_2415" class="t s2_2415">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2415" class="t s3_2415">B.3 </span><span id="t5_2415" class="t s3_2415">PENTIUM® </span><span id="t6_2415" class="t s3_2415">PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t7_2415" class="t s4_2415">The following table shows formats and encodings introduced by the Pentium processor family. </span>
<span id="t8_2415" class="t s3_2415">B.4 </span><span id="t9_2415" class="t s3_2415">64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION </span>
<span id="ta_2415" class="t s3_2415">EXTENSIONS </span>
<span id="tb_2415" class="t s4_2415">Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these </span>
<span id="tc_2415" class="t s4_2415">rules to Table B-19 through Table B-31. Table B-34 lists special encodings (instructions that do not follow the rules </span>
<span id="td_2415" class="t s4_2415">below). </span>
<span id="te_2415" class="t s4_2415">1. </span><span id="tf_2415" class="t s4_2415">The REX instruction has no effect: </span>
<span id="tg_2415" class="t s5_2415">• </span><span id="th_2415" class="t s4_2415">On immediates. </span>
<span id="ti_2415" class="t s5_2415">• </span><span id="tj_2415" class="t s4_2415">If both operands are MMX registers. </span>
<span id="tk_2415" class="t s5_2415">• </span><span id="tl_2415" class="t s4_2415">On MMX registers and XMM registers. </span>
<span id="tm_2415" class="t s5_2415">• </span><span id="tn_2415" class="t s4_2415">If an MMX register is encoded in the reg field of the ModR/M byte. </span>
<span id="to_2415" class="t s6_2415">immediate32 to memory64 </span><span id="tp_2415" class="t s6_2415">0100 10XB 1000 0001 : mod 110 r/m : imm32 </span>
<span id="tq_2415" class="t s6_2415">immediate8 to memory64 </span><span id="tr_2415" class="t s6_2415">0100 10XB 1000 0011 : mod 110 r/m : imm8 </span>
<span id="ts_2415" class="t s7_2415">Prefix Bytes </span>
<span id="tt_2415" class="t s6_2415">address size </span><span id="tu_2415" class="t s6_2415">0110 0111 </span>
<span id="tv_2415" class="t s6_2415">LOCK </span><span id="tw_2415" class="t s6_2415">1111 0000 </span>
<span id="tx_2415" class="t s6_2415">operand size </span><span id="ty_2415" class="t s6_2415">0110 0110 </span>
<span id="tz_2415" class="t s6_2415">CS segment override </span><span id="t10_2415" class="t s6_2415">0010 1110 </span>
<span id="t11_2415" class="t s6_2415">DS segment override </span><span id="t12_2415" class="t s6_2415">0011 1110 </span>
<span id="t13_2415" class="t s6_2415">ES segment override </span><span id="t14_2415" class="t s6_2415">0010 0110 </span>
<span id="t15_2415" class="t s6_2415">FS segment override </span><span id="t16_2415" class="t s6_2415">0110 0100 </span>
<span id="t17_2415" class="t s6_2415">GS segment override </span><span id="t18_2415" class="t s6_2415">0110 0101 </span>
<span id="t19_2415" class="t s6_2415">SS segment override </span><span id="t1a_2415" class="t s6_2415">0011 0110 </span>
<span id="t1b_2415" class="t s8_2415">Table B-16. </span><span id="t1c_2415" class="t s8_2415">Pentium® Processor Family Instruction Formats and Encodings, Non-64-Bit Modes </span>
<span id="t1d_2415" class="t s7_2415">Instruction and Format </span><span id="t1e_2415" class="t s7_2415">Encoding </span>
<span id="t1f_2415" class="t s7_2415">CMPXCHG8B – Compare and Exchange 8 Bytes </span>
<span id="t1g_2415" class="t s6_2415">EDX:EAX with memory64 </span><span id="t1h_2415" class="t s6_2415">0000 1111 : 1100 0111 : mod 001 r/m </span>
<span id="t1i_2415" class="t s8_2415">Table B-17. </span><span id="t1j_2415" class="t s8_2415">Pentium® Processor Family Instruction Formats and Encodings, 64-Bit Mode </span>
<span id="t1k_2415" class="t s7_2415">Instruction and Format </span><span id="t1l_2415" class="t s7_2415">Encoding </span>
<span id="t1m_2415" class="t s7_2415">CMPXCHG8B/CMPXCHG16B – Compare and Exchange Bytes </span>
<span id="t1n_2415" class="t s6_2415">EDX:EAX with memory64 </span><span id="t1o_2415" class="t s6_2415">0000 1111 : 1100 0111 : mod 001 r/m </span>
<span id="t1p_2415" class="t s6_2415">RDX:RAX with memory128 </span><span id="t1q_2415" class="t s6_2415">0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m </span>
<span id="t1r_2415" class="t s8_2415">Table B-15. </span><span id="t1s_2415" class="t s8_2415">General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.) </span>
<span id="t1t_2415" class="t s7_2415">Instruction and Format </span><span id="t1u_2415" class="t s7_2415">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
