<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_5' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.870-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_4' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.867-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_3' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.865-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_2' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.862-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_1' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.860-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_0' is power-on initialization." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.858-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'udiv' operation ('tmp_5', normalizer.cpp:86) (5.24 ns)" projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.566-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.23857ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.564-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule bus write on port 'm_V' (normalizer.cpp:86) within the last cycle (II = 1).&#xA;Please consider increasing the initiation interval of the pipeline." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.535-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated delay (5.24ns) of 'udiv' operation ('tmp_5', normalizer.cpp:86) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns)." projectName="normalizer" solutionName="normalizer" date="2018-08-14T12:34:07.531-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
