\doxysection{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config Union Reference}
\label{unionhello__fpga_1_1he__wr__config}\index{hello\_fpga::he\_wr\_config@{hello\_fpga::he\_wr\_config}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__wr__config_af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286}{offset}} = HE\+\_\+\+WR\+\_\+\+CONFIG
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__wr__config_a05afe647ea1eeda098d3fb112024f847}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries write\_traffic\_enable}: 1\\
uint64\_t {\bfseries continuous\_mode\_enable}: 1\\
uint64\_t {\bfseries waitfor\_completion}: 1\\
uint64\_t {\bfseries preread\_sync\_enable}: 1\\
uint64\_t {\bfseries postread\_sync\_enable}: 1\\
uint64\_t {\bfseries data\_pattern}: 2\\
uint64\_t {\bfseries cl\_evict\_enable}: 1\\
uint64\_t {\bfseries opcode}: 4\\
uint64\_t {\bfseries line\_repeat\_count}: 8\\
uint64\_t {\bfseries reserved}: 44\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 167 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__config_af2f399fcaed11b3bf85199128753139b}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_wr\_config@{hello\_fpga::he\_wr\_config}}\index{hello\_fpga::he\_wr\_config@{hello\_fpga::he\_wr\_config}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__wr__config_af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 168 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__config_a05afe647ea1eeda098d3fb112024f847}} 
\index{hello\_fpga::he\_wr\_config@{hello\_fpga::he\_wr\_config}!value@{value}}
\index{value@{value}!hello\_fpga::he\_wr\_config@{hello\_fpga::he\_wr\_config}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config\+::value}



Definition at line 169 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+cmd(), and hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test().

\mbox{\label{unionhello__fpga_1_1he__wr__config_af996c4657c4cea81aaa1d1db05293142}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

