[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 64
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/ClassParam/dut.sv
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<63> s<62> l<1:1> el<1:0>
  n<> u<62> t<Source_text> p<63> c<61> l<1:1> el<14:11>
    n<> u<61> t<Description> p<62> c<60> l<1:1> el<14:11>
      n<> u<60> t<Package_declaration> p<61> c<2> l<1:1> el<14:11>
        n<> u<2> t<PACKAGE> p<60> s<3> l<1:1> el<1:8>
        n<pack> u<3> t<StringConst> p<60> s<58> l<1:9> el<1:13>
        n<> u<58> t<Package_item> p<60> c<57> s<59> l<3:1> el<12:9>
          n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<3:1> el<12:9>
            n<> u<56> t<Class_declaration> p<57> c<54> l<3:1> el<12:9>
              n<> u<54> t<CLASS> p<56> s<4> l<3:1> el<3:6>
              n<uvm_port_base> u<4> t<StringConst> p<56> s<16> l<3:7> el<3:20>
              n<> u<16> t<Class_item> p<56> c<15> s<34> l<4:1> el<4:19>
                n<> u<15> t<Parameter_declaration> p<16> c<5> l<4:1> el<4:18>
                  n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<4:11> el<4:11>
                  n<> u<14> t<List_of_param_assignments> p<15> c<13> l<4:11> el<4:18>
                    n<> u<13> t<Param_assignment> p<14> c<6> l<4:11> el<4:18>
                      n<p1> u<6> t<StringConst> p<13> s<12> l<4:11> el<4:13>
                      n<> u<12> t<Constant_param_expression> p<13> c<11> l<4:16> el<4:18>
                        n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<4:16> el<4:18>
                          n<> u<10> t<Constant_expression> p<11> c<9> l<4:16> el<4:18>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<4:16> el<4:18>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<4:16> el<4:18>
                                n<10> u<7> t<IntConst> p<8> l<4:16> el<4:18>
              n<> u<34> t<Class_item> p<56> c<33> s<53> l<5:1> el<5:24>
                n<> u<33> t<Local_parameter_declaration> p<34> c<17> l<5:1> el<5:23>
                  n<> u<17> t<Data_type_or_implicit> p<33> s<32> l<5:12> el<5:12>
                  n<> u<32> t<List_of_param_assignments> p<33> c<31> l<5:12> el<5:23>
                    n<> u<31> t<Param_assignment> p<32> c<18> l<5:12> el<5:23>
                      n<p2> u<18> t<StringConst> p<31> s<30> l<5:12> el<5:14>
                      n<> u<30> t<Constant_param_expression> p<31> c<29> l<5:17> el<5:23>
                        n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<5:17> el<5:23>
                          n<> u<28> t<Constant_expression> p<29> c<22> l<5:17> el<5:23>
                            n<> u<22> t<Constant_expression> p<28> c<21> s<27> l<5:17> el<5:18>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<5:17> el<5:18>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<5:17> el<5:18>
                                  n<5> u<19> t<IntConst> p<20> l<5:17> el<5:18>
                            n<> u<27> t<BinOp_Mult> p<28> s<26> l<5:19> el<5:20>
                            n<> u<26> t<Constant_expression> p<28> c<25> l<5:21> el<5:23>
                              n<> u<25> t<Constant_primary> p<26> c<24> l<5:21> el<5:23>
                                n<> u<24> t<Primary_literal> p<25> c<23> l<5:21> el<5:23>
                                  n<p1> u<23> t<StringConst> p<24> l<5:21> el<5:23>
              n<> u<53> t<Class_item> p<56> c<52> s<55> l<7:4> el<10:12>
                n<> u<52> t<Class_declaration> p<53> c<50> l<7:4> el<10:12>
                  n<> u<50> t<CLASS> p<52> s<35> l<7:4> el<7:9>
                  n<embedded> u<35> t<StringConst> p<52> s<49> l<7:10> el<7:18>
                  n<> u<49> t<Class_item> p<52> c<48> s<51> l<8:6> el<9:17>
                    n<> u<48> t<Class_method> p<49> c<47> l<8:6> el<9:17>
                      n<> u<47> t<Class_constructor_declaration> p<48> c<45> l<8:6> el<9:17>
                        n<> u<45> t<Tf_port_list> p<47> c<44> s<46> l<8:20> el<8:33>
                          n<> u<44> t<Tf_port_item> p<45> c<38> l<8:20> el<8:33>
                            n<> u<38> t<Data_type_or_implicit> p<44> c<37> s<39> l<8:20> el<8:23>
                              n<> u<37> t<Data_type> p<38> c<36> l<8:20> el<8:23>
                                n<> u<36> t<IntegerAtomType_Int> p<37> l<8:20> el<8:23>
                            n<bound> u<39> t<StringConst> p<44> s<43> l<8:24> el<8:29>
                            n<> u<43> t<Expression> p<44> c<42> l<8:32> el<8:33>
                              n<> u<42> t<Primary> p<43> c<41> l<8:32> el<8:33>
                                n<> u<41> t<Primary_literal> p<42> c<40> l<8:32> el<8:33>
                                  n<0> u<40> t<IntConst> p<41> l<8:32> el<8:33>
                        n<> u<46> t<ENDFUNCTION> p<47> l<9:6> el<9:17>
                  n<> u<51> t<ENDCLASS> p<52> l<10:4> el<10:12>
              n<> u<55> t<ENDCLASS> p<56> l<12:1> el<12:9>
        n<> u<59> t<ENDPACKAGE> p<60> l<14:1> el<14:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassParam/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0302] ${SURELOG_DIR}/tests/ClassParam/dut.sv:3:1: Compile class "pack::uvm_port_base".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassParam/dut.sv:7:4: Compile class "pack::uvm_port_base::embedded".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              2
ClassTypespec                                          1
ClassVar                                               1
Constant                                               3
Design                                                 1
Function                                               1
IODecl                                                 1
IntTypespec                                            2
Operation                                              1
Package                                                1
ParamAssign                                            2
Parameter                                              2
RefObj                                                 1
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ClassParam/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_Package: pack (pack::), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
    |vpiParent:
    \_Package: pack (pack::), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:1:1, endln:14:11
    |vpiName:uvm_port_base
    |vpiFullName:pack::uvm_port_base
    |vpiParameter:
    \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |UINT:10
      |vpiTypespec:
      \_RefTypespec: (pack::uvm_port_base::p1)
        |vpiParent:
        \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
        |vpiFullName:pack::uvm_port_base::p1
        |vpiActual:
        \_IntTypespec: , line:4:1, endln:4:18
      |vpiName:p1
      |vpiFullName:pack::uvm_port_base::p1
    |vpiParameter:
    \_Parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:14
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiLocalParam:1
      |vpiName:p2
      |vpiFullName:pack::uvm_port_base::p2
    |vpiParamAssign:
    \_ParamAssign: , line:4:11, endln:4:18
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiRhs:
      \_Constant: , line:4:16, endln:4:18
        |vpiParent:
        \_ParamAssign: , line:4:11, endln:4:18
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiTypespec:
        \_RefTypespec: (pack::uvm_port_base)
          |vpiParent:
          \_Constant: , line:4:16, endln:4:18
          |vpiFullName:pack::uvm_port_base
          |vpiActual:
          \_IntTypespec: , line:4:1, endln:4:18
        |vpiConstType:9
      |vpiLhs:
      \_Parameter: (pack::uvm_port_base::p1), line:4:11, endln:4:13
    |vpiParamAssign:
    \_ParamAssign: , line:5:12, endln:5:23
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiRhs:
      \_Operation: , line:5:17, endln:5:23
        |vpiParent:
        \_ParamAssign: , line:5:12, endln:5:23
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:5:17, endln:5:18
          |vpiParent:
          \_Operation: , line:5:17, endln:5:23
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_RefObj: (pack::uvm_port_base::p1), line:5:21, endln:5:23
          |vpiParent:
          \_Operation: , line:5:17, endln:5:23
          |vpiName:p1
          |vpiFullName:pack::uvm_port_base::p1
      |vpiLhs:
      \_Parameter: (pack::uvm_port_base::p2), line:5:12, endln:5:14
    |vpiInternalScope:
    \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:3:1, endln:12:9
      |vpiName:embedded
      |vpiFullName:pack::uvm_port_base::embedded
      |vpiMethod:
      \_Function: (pack::uvm_port_base::embedded::new), line:8:6, endln:9:17
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
        |vpiName:new
        |vpiFullName:pack::uvm_port_base::embedded::new
        |vpiMethod:1
        |vpiReturn:
        \_ClassVar: (pack::uvm_port_base::embedded::new), line:8:24, endln:8:29
          |vpiParent:
          \_Function: (pack::uvm_port_base::embedded::new), line:8:6, endln:9:17
          |vpiTypespec:
          \_RefTypespec: (pack::uvm_port_base::embedded::new)
            |vpiParent:
            \_ClassVar: (pack::uvm_port_base::embedded::new), line:8:24, endln:8:29
            |vpiFullName:pack::uvm_port_base::embedded::new
            |vpiActual:
            \_ClassTypespec: (embedded)
          |vpiFullName:pack::uvm_port_base::embedded::new
        |vpiIODecl:
        \_IODecl: (bound), line:8:24, endln:8:29
          |vpiParent:
          \_Function: (pack::uvm_port_base::embedded::new), line:8:6, endln:9:17
          |vpiDirection:1
          |vpiName:bound
          |vpiExpr:
          \_Constant: , line:8:32, endln:8:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiTypedef:
          \_RefTypespec: (pack::uvm_port_base::embedded::new::bound)
            |vpiParent:
            \_IODecl: (bound), line:8:24, endln:8:29
            |vpiFullName:pack::uvm_port_base::embedded::new::bound
            |vpiActual:
            \_IntTypespec: , line:8:20, endln:8:23
\_weaklyReferenced:
\_IntTypespec: , line:4:1, endln:4:18
\_ClassTypespec: (embedded)
  |vpiName:embedded
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base::embedded), file:${SURELOG_DIR}/tests/ClassParam/dut.sv, line:7:4, endln:10:12
\_IntTypespec: , line:8:20, endln:8:23
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
