# 1 "/home/yunwu/workspaces/gitworkspace/arty-z7/Digilent-Arty-Z7-Linux-BD-v2016.2/subsystems/linux/configs/device-tree/system-top.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/yunwu/workspaces/gitworkspace/arty-z7/Digilent-Arty-Z7-Linux-BD-v2016.2/subsystems/linux/configs/device-tree/system-top.dts"
/dts-v1/;
/include/ "system-conf.dtsi"
# 1 "/opt/petalinux/petalinux-v2016.2-final/components//linux-kernel/xlnx-4.4/include/dt-bindings/gpio/gpio.h" 1
# 4 "/home/yunwu/workspaces/gitworkspace/arty-z7/Digilent-Arty-Z7-Linux-BD-v2016.2/subsystems/linux/configs/device-tree/system-top.dts" 2
/ {
 pwm: pwm@0 {
  compatible = "pwm-gpio";
  #pwm-cells = <3>;
  pwm-gpios =
   <&gpio0 54 1>,
   <&gpio0 55 1>,
   <&gpio0 56 1>,
   <&gpio0 57 1>,
   <&gpio0 58 1>,
   <&gpio0 59 1>;
 };

 usb_phy0: usb_phy@0 {
  compatible = "ulpi-phy";
  #phy-cells = <0>;
  reg = <0xe0002000 0x1000>;
  view-port = <0x0170>;
  drv-vbus;
 };
};

&amba {
 u-boot,dm-pre-reloc;
};

&amba_pl {
 encoder_0: digilent_encoder {
  compatible = "dglnt,drm-encoder";
  dglnt,edid-i2c = <&i2c0>;
 };

 xilinx_drm {
  compatible = "xlnx,drm";
  xlnx,vtc = <&v_tc_0>;
  xlnx,connector-type = "HDMIA";
  xlnx,encoder-slave = <&encoder_0>;
  clocks = <&axi_dynclk_0>;
  planes {
   xlnx,pixel-format = "xrgb8888";
   plane0 {
    dmas = <&axi_vdma_0 0>;
    dma-names = "dma";
   };
  };
 };
};

&axi_dynclk_0 {
 compatible = "digilent,axi-dynclk";
 #clock-cells = <0>;
 clocks = <&clkc 15>;
};

&gem0 {
 phy-mode = "rgmii-id";
 phy-handle = <&ethernet_phy>;

 ethernet_phy: ethernet-phy@0 {
  reg = <1>;
 };
};

&qspi {
 flash0: flash@0 {
  compatible = "micron,m25p80", "s25fl128s";
 };
};

&usb0 {
 usb-phy = <&usb_phy0>;
 /delete-property/ usb-reset;
};

&v_tc_0 {
 compatible = "xlnx,v-tc-5.01.a";
};

&xadc_wiz_0 {
 compatible = "xlnx,axi-xadc-1.00.a";
 clocks = <&clkc 12>;
 xlnx,channels {
  #address-cells = <1>;
  #size-cells = <0>;
  channel@0 {
   reg = <1>;
  };
  channel@1 {
   reg = <2>;
  };
  channel@5 {
   reg = <6>;
  };
  channel@6 {
   reg = <7>;
  };
  channel@8 {
   reg = <9>;
  };
  channel@9 {
   reg = <10>;
  };
  channel@12 {
   reg = <13>;
  };
  channel@13 {
   reg = <14>;
  };
  channel@15 {
   reg = <16>;
  };
 };
};
