
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.084480    0.014134    6.791830 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              6.791830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.580095    6.609269   library hold time
                                              6.609269   data required time
---------------------------------------------------------------------------------------------
                                              6.609269   data required time
                                             -6.791830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182562   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.085977    0.016054    6.793750 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              6.793750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579747    6.608921   library hold time
                                              6.608921   data required time
---------------------------------------------------------------------------------------------
                                              6.608921   data required time
                                             -6.793750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184829   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.087551    0.017929    6.795624 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              6.795624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579382    6.608555   library hold time
                                              6.608555   data required time
---------------------------------------------------------------------------------------------
                                              6.608555   data required time
                                             -6.795624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187069   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.088201    0.018673    6.796369 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              6.796369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579230    6.608404   library hold time
                                              6.608404   data required time
---------------------------------------------------------------------------------------------
                                              6.608404   data required time
                                             -6.796369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187965   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.088801    0.019345    6.797041 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              6.797041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579091    6.608264   library hold time
                                              6.608264   data required time
---------------------------------------------------------------------------------------------
                                              6.608264   data required time
                                             -6.797041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188777   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.089235    0.019825    6.797520 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              6.797520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578990    6.608163   library hold time
                                              6.608163   data required time
---------------------------------------------------------------------------------------------
                                              6.608163   data required time
                                             -6.797520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189357   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.089507    0.020122    6.797818 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              6.797818   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578927    6.608100   library hold time
                                              6.608100   data required time
---------------------------------------------------------------------------------------------
                                              6.608100   data required time
                                             -6.797818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189717   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003858    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090078    0.000037    5.840037 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361080    6.201118 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201138 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574976 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575094 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023620    0.022668    0.091409    6.666502 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.022819    0.001453    6.667956 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.079816    0.109740    6.777696 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.089657    0.020286    6.797981 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              6.797981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578892    6.608066   library hold time
                                              6.608066   data required time
---------------------------------------------------------------------------------------------
                                              6.608066   data required time
                                             -6.797981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189916   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.111726    0.034103    6.806471 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              6.806471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573763    6.602936   library hold time
                                              6.602936   data required time
---------------------------------------------------------------------------------------------
                                              6.602936   data required time
                                             -6.806471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.203535   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.113143    0.035272    6.807640 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              6.807640   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573434    6.602607   library hold time
                                              6.602607   data required time
---------------------------------------------------------------------------------------------
                                              6.602607   data required time
                                             -6.807640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205033   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.114456    0.036348    6.808716 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              6.808716   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573129    6.602302   library hold time
                                              6.602302   data required time
---------------------------------------------------------------------------------------------
                                              6.602302   data required time
                                             -6.808716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206414   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.115449    0.037151    6.809519 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              6.809519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572898    6.602071   library hold time
                                              6.602071   data required time
---------------------------------------------------------------------------------------------
                                              6.602071   data required time
                                             -6.809519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207448   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.116169    0.037728    6.810096 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              6.810096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572730    6.601903   library hold time
                                              6.601903   data required time
---------------------------------------------------------------------------------------------
                                              6.601903   data required time
                                             -6.810096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208193   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.116766    0.038203    6.810571 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              6.810571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572592    6.601765   library hold time
                                              6.601765   data required time
---------------------------------------------------------------------------------------------
                                              6.601765   data required time
                                             -6.810571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208806   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.117204    0.038549    6.810917 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              6.810917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572490    6.601664   library hold time
                                              6.601664   data required time
---------------------------------------------------------------------------------------------
                                              6.601664   data required time
                                             -6.810917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209254   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021561    0.022050    0.090478    6.668046 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022086    0.001424    6.669470 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.086734    0.102899    6.772368 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.117397    0.038702    6.811070 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              6.811070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572445    6.601618   library hold time
                                              6.601618   data required time
---------------------------------------------------------------------------------------------
                                              6.601618   data required time
                                             -6.811070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209452   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.093425    0.023020    6.823020 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              6.823020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578016    6.607190   library hold time
                                              6.607190   data required time
---------------------------------------------------------------------------------------------
                                              6.607190   data required time
                                             -6.823020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215831   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.087604    0.017518    6.824784 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              6.824784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579369    6.608542   library hold time
                                              6.608542   data required time
---------------------------------------------------------------------------------------------
                                              6.608542   data required time
                                             -6.824784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216241   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.094837    0.024395    6.824396 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              6.824396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.577688    6.606862   library hold time
                                              6.606862   data required time
---------------------------------------------------------------------------------------------
                                              6.606862   data required time
                                             -6.824396   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217534   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.088766    0.018844    6.826110 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              6.826110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579099    6.608273   library hold time
                                              6.608273   data required time
---------------------------------------------------------------------------------------------
                                              6.608273   data required time
                                             -6.826110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217837   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.095797    0.025310    6.825310 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              6.825310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.577465    6.606638   library hold time
                                              6.606638   data required time
---------------------------------------------------------------------------------------------
                                              6.606638   data required time
                                             -6.825310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218671   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.089564    0.019728    6.826994 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              6.826994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578914    6.608087   library hold time
                                              6.608087   data required time
---------------------------------------------------------------------------------------------
                                              6.608087   data required time
                                             -6.826994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218907   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.096570    0.026033    6.826034 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              6.826034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.577285    6.606459   library hold time
                                              6.606459   data required time
---------------------------------------------------------------------------------------------
                                              6.606459   data required time
                                             -6.826034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219575   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.090355    0.020583    6.827849 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              6.827849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578730    6.607903   library hold time
                                              6.607903   data required time
---------------------------------------------------------------------------------------------
                                              6.607903   data required time
                                             -6.827849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219945   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.097321    0.026728    6.826728 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              6.826728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.577111    6.606285   library hold time
                                              6.606285   data required time
---------------------------------------------------------------------------------------------
                                              6.606285   data required time
                                             -6.826728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220443   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.090953    0.021217    6.828483 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              6.828483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578591    6.607764   library hold time
                                              6.607764   data required time
---------------------------------------------------------------------------------------------
                                              6.607764   data required time
                                             -6.828483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220719   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.097828    0.027192    6.827192 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              6.827192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.576993    6.606166   library hold time
                                              6.606166   data required time
---------------------------------------------------------------------------------------------
                                              6.606166   data required time
                                             -6.827192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221026   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091346    0.021629    6.828896 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              6.828896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578500    6.607673   library hold time
                                              6.607673   data required time
---------------------------------------------------------------------------------------------
                                              6.607673   data required time
                                             -6.828896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221223   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.098148    0.027483    6.827483 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              6.827483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.576919    6.606092   library hold time
                                              6.606092   data required time
---------------------------------------------------------------------------------------------
                                              6.606092   data required time
                                             -6.827483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221391   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003150    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090048    0.000023    5.840023 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358760    6.198782 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198797 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010491    0.063618    0.376024    6.574821 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063618    0.000165    6.574986 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063075    0.034885    0.103284    6.678269 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040763    0.010292    6.688561 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.080586    0.111439    6.800000 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.098316    0.027636    6.827636 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              6.827636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.576880    6.606053   library hold time
                                              6.606053   data required time
---------------------------------------------------------------------------------------------
                                              6.606053   data required time
                                             -6.827636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221583   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091643    0.021938    6.829204 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              6.829204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578431    6.607604   library hold time
                                              6.607604   data required time
---------------------------------------------------------------------------------------------
                                              6.607604   data required time
                                             -6.829204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221600   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002954    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.036043    0.360725    6.200745 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036043    0.000020    6.200765 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010782    0.064420    0.377336    6.578101 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064420    0.000164    6.578265 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062881    0.034661    0.102933    6.681199 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.041186    0.010758    6.691956 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.080199    0.115310    6.807266 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091791    0.022091    6.829357 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              6.829357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.578396    6.607569   library hold time
                                              6.607569   data required time
---------------------------------------------------------------------------------------------
                                              6.607569   data required time
                                             -6.829357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221788   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.006458    4.823568 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.110262    4.933829 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000655    4.934485 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102348    0.246716    5.181201 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102348    0.000111    5.181312 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003387    0.025474    0.109648    5.290959 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.025474    0.000042    5.291002 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.291002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.007138    5.761838 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.121868    5.883706 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000724    5.884430 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.984430   clock uncertainty
                                 -0.949877    5.034554   clock reconvergence pessimism
                                 -0.027975    5.006579   library hold time
                                              5.006579   data required time
---------------------------------------------------------------------------------------------
                                              5.006579   data required time
                                             -5.291002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284423   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003328    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070052    0.000024    5.690024 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.035491    0.352063    6.042088 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035491    0.000016    6.042104 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001831    0.035266    0.338003    6.380107 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.035266    0.000006    6.380114 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010341    0.028567    0.082825    6.462939 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.028572    0.000366    6.463305 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.125464    0.433114    6.896419 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.125491    0.001724    6.898143 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              6.898143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.582000    6.611173   library hold time
                                              6.611173   data required time
---------------------------------------------------------------------------------------------
                                              6.611173   data required time
                                             -6.898143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286970   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002991    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070041    0.000020    5.690020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002052    0.035584    0.352210    6.042230 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035584    0.000017    6.042246 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002093    0.035671    0.339538    6.381784 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035671    0.000010    6.381794 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010563    0.028954    0.083298    6.465092 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.028960    0.000416    6.465508 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.135169    0.440743    6.906251 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.135214    0.002233    6.908484 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              6.908484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.579432    6.608605   library hold time
                                              6.608605   data required time
---------------------------------------------------------------------------------------------
                                              6.608605   data required time
                                             -6.908484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299879   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002882    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070038    0.000018    5.690018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002263    0.036333    0.353412    6.043430 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036333    0.000020    6.043450 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002681    0.037576    0.343167    6.386617 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.037576    0.000026    6.386642 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011867    0.031136    0.086076    6.472719 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.031145    0.000497    6.473216 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.148228    0.451642    6.924858 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.148324    0.003279    6.928137 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              6.928137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.575969    6.605143   library hold time
                                              6.605143   data required time
---------------------------------------------------------------------------------------------
                                              6.605143   data required time
                                             -6.928137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322995   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002816    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070035    0.000016    5.690017 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003418    0.040810    0.360008    6.050025 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.040810    0.000047    6.050072 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003942    0.042840    0.351607    6.401679 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.042840    0.000053    6.401732 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010710    0.029199    0.086228    6.487960 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.029207    0.000443    6.488402 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.147923    0.450815    6.939218 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.148009    0.003112    6.942329 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              6.942329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.576052    6.605226   library hold time
                                              6.605226   data required time
---------------------------------------------------------------------------------------------
                                              6.605226   data required time
                                             -6.942329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337104   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002336    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070023    0.000011    5.690011 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002924    0.038559    0.357182    6.047193 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.038559    0.000032    6.047225 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002809    0.038099    0.344705    6.391930 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038099    0.000027    6.391957 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011702    0.029922    0.094535    6.486492 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.029929    0.000425    6.486916 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.154859    0.456315    6.943231 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.154967    0.003544    6.946775 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              6.946775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.574214    6.603387   library hold time
                                              6.603387   data required time
---------------------------------------------------------------------------------------------
                                              6.603387   data required time
                                             -6.946775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343388   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003607    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070058    0.000028    5.690028 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.035980    0.352851    6.042879 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.035980    0.000019    6.042898 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002790    0.038030    0.343664    6.386562 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038030    0.000025    6.386587 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031472    0.041306    0.104816    6.491403 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.041900    0.003673    6.495076 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.156548    0.461861    6.956936 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.156713    0.004343    6.961280 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              6.961280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573753    6.602926   library hold time
                                              6.602926   data required time
---------------------------------------------------------------------------------------------
                                              6.602926   data required time
                                             -6.961280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358353   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002769    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070034    0.000016    5.690016 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.036058    0.352972    6.042988 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036058    0.000013    6.043001 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003108    0.039446    0.345509    6.388509 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039446    0.000034    6.388543 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033554    0.043237    0.106410    6.494953 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.044073    0.004462    6.499415 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.154888    0.460572    6.959987 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.155151    0.005422    6.965409 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              6.965409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.574166    6.603339   library hold time
                                              6.603339   data required time
---------------------------------------------------------------------------------------------
                                              6.603339   data required time
                                             -6.965409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362070   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003303    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070054    0.000025    5.690025 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001761    0.035065    0.350551    6.040576 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.035065    0.000006    6.040583 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002182    0.036785    0.339859    6.380442 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.036785    0.000008    6.380450 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014349    0.033494    0.097515    6.477965 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.033512    0.000692    6.478657 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.178928    0.475782    6.954439 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.179140    0.005228    6.959667 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              6.959667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.567829    6.597003   library hold time
                                              6.597003   data required time
---------------------------------------------------------------------------------------------
                                              6.597003   data required time
                                             -6.959667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362664   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003296    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070052    0.000025    5.690025 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002109    0.035786    0.352538    6.042563 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.035786    0.000018    6.042581 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002371    0.037607    0.341205    6.383786 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.037607    0.000008    6.383794 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029279    0.039558    0.103257    6.487050 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.040095    0.003392    6.490443 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.165676    0.467097    6.957539 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.165958    0.005767    6.963306 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              6.963306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.571311    6.600485   library hold time
                                              6.600485   data required time
---------------------------------------------------------------------------------------------
                                              6.600485   data required time
                                             -6.963306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362821   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004129    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070078    0.000037    5.690037 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.035139    0.350661    6.040698 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.035139    0.000006    6.040704 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002838    0.038240    0.343632    6.384336 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.038240    0.000028    6.384364 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012047    0.030391    0.094991    6.479355 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.030403    0.000525    6.479880 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.179612    0.475022    6.954903 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.179823    0.005230    6.960132 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              6.960132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.567649    6.596822   library hold time
                                              6.596822   data required time
---------------------------------------------------------------------------------------------
                                              6.596822   data required time
                                             -6.960132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363310   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003134    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070042    0.000020    5.690020 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002207    0.036134    0.353093    6.043113 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036134    0.000020    6.043133 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002346    0.036603    0.341179    6.384312 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036603    0.000019    6.384332 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032472    0.054860    0.115863    6.500195 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.055246    0.003499    6.503693 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.152875    0.463616    6.967309 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.153053    0.004448    6.971756 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              6.971756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.574720    6.603893   library hold time
                                              6.603893   data required time
---------------------------------------------------------------------------------------------
                                              6.603893   data required time
                                             -6.971756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367863   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003052    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070043    0.000020    5.690021 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001875    0.034951    0.351194    6.041214 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034951    0.000015    6.041229 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002424    0.036837    0.341199    6.382428 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.036837    0.000021    6.382450 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016113    0.035915    0.099903    6.482352 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.035935    0.000762    6.483114 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.179110    0.476490    6.959603 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.179330    0.005321    6.964924 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              6.964924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.567779    6.596952   library hold time
                                              6.596952   data required time
---------------------------------------------------------------------------------------------
                                              6.596952   data required time
                                             -6.964924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367971   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002377    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070026    0.000012    5.690012 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.035988    0.352851    6.042863 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.035988    0.000020    6.042883 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002844    0.038264    0.343976    6.386859 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038264    0.000025    6.386885 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030898    0.040865    0.104478    6.491363 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.041484    0.003720    6.495083 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.167248    0.467869    6.962952 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.167535    0.005841    6.968793 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              6.968793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.570895    6.600068   library hold time
                                              6.600068   data required time
---------------------------------------------------------------------------------------------
                                              6.600068   data required time
                                             -6.968793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368726   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003534    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070057    0.000027    5.690027 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002112    0.035798    0.352558    6.042585 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.035798    0.000018    6.042603 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.038157    0.341935    6.384538 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.038157    0.000009    6.384547 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027732    0.038322    0.102453    6.487000 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.038912    0.003455    6.490455 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.173121    0.470710    6.961165 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.173465    0.006464    6.967629 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              6.967629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.569328    6.598502   library hold time
                                              6.598502   data required time
---------------------------------------------------------------------------------------------
                                              6.598502   data required time
                                             -6.967629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369128   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003010    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070043    0.000020    5.690021 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001855    0.034881    0.351083    6.041103 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.034881    0.000014    6.041118 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036831    0.341162    6.382280 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036831    0.000021    6.382301 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014897    0.034212    0.098172    6.480473 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.034237    0.000802    6.481275 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.184400    0.477845    6.959120 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.184749    0.006725    6.965846 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              6.965846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.566348    6.595521   library hold time
                                              6.595521   data required time
---------------------------------------------------------------------------------------------
                                              6.595521   data required time
                                             -6.965846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370325   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002963    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070040    0.000019    5.690019 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002553    0.037195    0.355071    6.045090 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037195    0.000027    6.045117 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002152    0.036663    0.340458    6.385575 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.036663    0.000008    6.385583 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033711    0.056391    0.117105    6.502688 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.056773    0.003540    6.506228 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.153221    0.464410    6.970638 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.153384    0.004262    6.974900 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              6.974900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.574632    6.603806   library hold time
                                              6.603806   data required time
---------------------------------------------------------------------------------------------
                                              6.603806   data required time
                                             -6.974900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371094   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003928    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070071    0.000034    5.690034 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002887    0.038403    0.356991    6.047025 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.038403    0.000031    6.047056 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.036920    0.341232    6.388288 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036920    0.000008    6.388297 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031290    0.053357    0.115029    6.503326 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.053672    0.003115    6.506441 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.157208    0.466450    6.972891 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.157370    0.004322    6.977214 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              6.977214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573579    6.602753   library hold time
                                              6.602753   data required time
---------------------------------------------------------------------------------------------
                                              6.602753   data required time
                                             -6.977214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374461   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002801    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070036    0.000017    5.690017 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.035042    0.350512    6.040529 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.035042    0.000006    6.040535 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002615    0.037384    0.342325    6.382860 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037384    0.000025    6.382885 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032725    0.055053    0.116838    6.499723 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.055303    0.002833    6.502556 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.162425    0.470505    6.973062 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.162633    0.004918    6.977980 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              6.977980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572189    6.601363   library hold time
                                              6.601363   data required time
---------------------------------------------------------------------------------------------
                                              6.601363   data required time
                                             -6.977980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376617   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003514    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070059    0.000028    5.690028 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002193    0.036084    0.353019    6.043046 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036084    0.000020    6.043066 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002364    0.036670    0.341263    6.384330 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036670    0.000020    6.384350 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014507    0.033672    0.097605    6.481954 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.033696    0.000784    6.482738 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.189306    0.483722    6.966460 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.189547    0.005727    6.972188 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              6.972188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.565080    6.594254   library hold time
                                              6.594254   data required time
---------------------------------------------------------------------------------------------
                                              6.594254   data required time
                                             -6.972188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377934   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002820    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070038    0.000018    5.690018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002066    0.035633    0.352287    6.042305 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035633    0.000017    6.042322 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003041    0.039140    0.344970    6.387292 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.039140    0.000034    6.387326 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014226    0.033285    0.098204    6.485530 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.033309    0.000771    6.486301 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.186500    0.481001    6.967303 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.186761    0.005897    6.973200 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              6.973200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.565816    6.594990   library hold time
                                              6.594990   data required time
---------------------------------------------------------------------------------------------
                                              6.594990   data required time
                                             -6.973200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378210   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002464    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070027    0.000013    5.690013 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036847    0.354319    6.044332 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.036847    0.000023    6.044355 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.036833    0.341876    6.386231 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.036833    0.000020    6.386251 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030873    0.052892    0.114403    6.500654 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.053251    0.003309    6.503963 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.163571    0.470432    6.974395 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.163806    0.005242    6.979637 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              6.979637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.571880    6.601053   library hold time
                                              6.601053   data required time
---------------------------------------------------------------------------------------------
                                              6.601053   data required time
                                             -6.979637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378584   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003134    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070045    0.000021    5.690022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.038119    0.356600    6.046622 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.038119    0.000031    6.046653 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002200    0.036873    0.341068    6.387720 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036873    0.000008    6.387729 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034735    0.057595    0.118312    6.506041 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.057958    0.003308    6.509349 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.159717    0.470025    6.979374 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.159896    0.004557    6.983931 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              6.983931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.572912    6.602086   library hold time
                                              6.602086   data required time
---------------------------------------------------------------------------------------------
                                              6.602086   data required time
                                             -6.983931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381845   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003254    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070050    0.000024    5.690024 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002829    0.038156    0.356651    6.046674 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038156    0.000033    6.046707 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003752    0.042449    0.349858    6.396565 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.042449    0.000042    6.396607 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027189    0.037877    0.103961    6.500568 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.038377    0.003170    6.503738 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.175743    0.472716    6.976454 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.176073    0.006394    6.982847 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              6.982847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.568639    6.597813   library hold time
                                              6.597813   data required time
---------------------------------------------------------------------------------------------
                                              6.597813   data required time
                                             -6.982847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385035   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003444    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070059    0.000028    5.440028 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001892    0.035011    0.351297    5.791326 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035011    0.000015    5.791340 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002611    0.037372    0.342289    6.133630 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037372    0.000021    6.133651 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037361    0.046068    0.108359    6.242010 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.046873    0.004574    6.246583 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.153445    0.461527    6.708110 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.153546    0.003415    6.711525 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              6.711525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292748    6.321921   library hold time
                                              6.321921   data required time
---------------------------------------------------------------------------------------------
                                              6.321921   data required time
                                             -6.711525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389604   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002578    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070029    0.000014    5.690014 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003584    0.041639    0.360959    6.050973 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.041639    0.000045    6.051018 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003312    0.040349    0.348689    6.399707 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.040349    0.000040    6.399747 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035157    0.058188    0.119963    6.519710 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.058572    0.003614    6.523324 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.155251    0.467027    6.990351 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.155380    0.003853    6.994204 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              6.994204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.574105    6.603279   library hold time
                                              6.603279   data required time
---------------------------------------------------------------------------------------------
                                              6.603279   data required time
                                             -6.994204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390926   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003114    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070045    0.000021    5.690022 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001864    0.034913    0.351135    6.041157 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034913    0.000015    6.041171 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002435    0.036868    0.341251    6.382422 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.036868    0.000020    6.382442 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017089    0.037232    0.101119    6.483561 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.037266    0.000974    6.484535 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.199885    0.490916    6.975451 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.200262    0.007263    6.982714 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              6.982714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.562250    6.591424   library hold time
                                              6.591424   data required time
---------------------------------------------------------------------------------------------
                                              6.591424   data required time
                                             -6.982714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391291   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004145    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070069    0.000033    5.690033 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.038723    0.357418    6.047451 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.038723    0.000033    6.047484 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005412    0.047314    0.356938    6.404422 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.047314    0.000092    6.404514 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028733    0.050305    0.116302    6.520816 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.050667    0.003225    6.524041 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.159027    0.466255    6.990296 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.159247    0.005022    6.995318 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              6.995318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573084    6.602257   library hold time
                                              6.602257   data required time
---------------------------------------------------------------------------------------------
                                              6.602257   data required time
                                             -6.995318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393061   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002994    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070041    0.000020    5.440020 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001966    0.035277    0.351717    5.791737 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035277    0.000016    5.791752 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002638    0.037452    0.342542    6.134294 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037452    0.000022    6.134316 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039408    0.047581    0.110151    6.244468 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.048307    0.004432    6.248900 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.154495    0.462820    6.711720 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.154603    0.003529    6.715249 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              6.715249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292750    6.321924   library hold time
                                              6.321924   data required time
---------------------------------------------------------------------------------------------
                                              6.321924   data required time
                                             -6.715249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393325   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002875    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070038    0.000018    5.690018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003287    0.040189    0.359266    6.049284 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.040189    0.000038    6.049322 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003551    0.041552    0.349532    6.398854 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.041552    0.000043    6.398897 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034198    0.057030    0.119373    6.518269 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.057438    0.003682    6.521952 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.159146    0.469011    6.990963 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.159332    0.004631    6.995593 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              6.995593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.573061    6.602234   library hold time
                                              6.602234   data required time
---------------------------------------------------------------------------------------------
                                              6.602234   data required time
                                             -6.995593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393359   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002876    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070037    0.000018    5.690018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003009    0.038930    0.357677    6.047695 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.038930    0.000033    6.047728 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003541    0.041520    0.349022    6.396750 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.041520    0.000042    6.396792 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033433    0.056062    0.118661    6.515452 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.056467    0.003630    6.519083 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.165597    0.473261    6.992344 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.165821    0.005156    6.997499 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              6.997499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.571347    6.600520   library hold time
                                              6.600520   data required time
---------------------------------------------------------------------------------------------
                                              6.600520   data required time
                                             -6.997499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396979   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003418    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070051    0.000024    5.440024 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001862    0.034904    0.351122    5.791147 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034904    0.000015    5.791162 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003191    0.039845    0.345566    6.136727 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.039845    0.000035    6.136762 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043413    0.051301    0.113190    6.249952 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.052083    0.004801    6.254753 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.158356    0.467212    6.721964 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.158482    0.003841    6.725805 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              6.725805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292760    6.321933   library hold time
                                              6.321933   data required time
---------------------------------------------------------------------------------------------
                                              6.321933   data required time
                                             -6.725805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403872   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002856    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070033    0.000016    5.440016 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002686    0.037571    0.355829    5.795845 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.037571    0.000031    5.795876 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002877    0.038399    0.344735    6.140611 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038399    0.000026    6.140637 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042164    0.050374    0.111571    6.252208 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.051372    0.005346    6.257554 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.155728    0.464966    6.722520 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.155830    0.003467    6.725987 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              6.725987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292753    6.321927   library hold time
                                              6.321927   data required time
---------------------------------------------------------------------------------------------
                                              6.321927   data required time
                                             -6.725987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404061   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003415    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070057    0.000027    5.440027 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001900    0.035039    0.351342    5.791369 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035039    0.000015    5.791384 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003014    0.039026    0.344605    6.135989 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.039026    0.000031    6.136019 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044652    0.052060    0.113780    6.249799 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.053022    0.005354    6.255153 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.160230    0.469214    6.724368 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.160340    0.003630    6.727997 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              6.727997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292764    6.321938   library hold time
                                              6.321938   data required time
---------------------------------------------------------------------------------------------
                                              6.321938   data required time
                                             -6.727997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406060   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003413    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070048    0.000023    5.690023 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003068    0.039187    0.358015    6.048038 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.039187    0.000036    6.048074 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002608    0.037354    0.343784    6.391858 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037354    0.000023    6.391881 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017273    0.037480    0.101574    6.493455 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.037513    0.000959    6.494414 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.209448    0.497882    6.992295 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.209929    0.008377    7.000672 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.000672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.559697    6.588870   library hold time
                                              6.588870   data required time
---------------------------------------------------------------------------------------------
                                              6.588870   data required time
                                             -7.000672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411802   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003202    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070051    0.000024    5.440024 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002782    0.037960    0.356386    5.796410 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.037960    0.000031    5.796441 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002908    0.038532    0.345053    6.141494 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038532    0.000029    6.141522 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054958    0.061249    0.119698    6.261220 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.062387    0.006362    6.267582 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.150598    0.465128    6.732710 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.150704    0.003459    6.736169 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              6.736169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292741    6.321914   library hold time
                                              6.321914   data required time
---------------------------------------------------------------------------------------------
                                              6.321914   data required time
                                             -6.736169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414255   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004203    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070070    0.000033    5.440033 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003317    0.040327    0.359444    5.799478 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.040327    0.000045    5.799523 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.038142    0.345413    6.144936 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.038142    0.000025    6.144960 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.049063    0.056016    0.116188    6.261148 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.057119    0.005954    6.267103 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.158332    0.469100    6.736203 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.158441    0.003588    6.739791 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              6.739791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292759    6.321933   library hold time
                                              6.321933   data required time
---------------------------------------------------------------------------------------------
                                              6.321933   data required time
                                             -6.739791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417858   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003895    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070079    0.000037    5.440037 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.036866    0.354380    5.794417 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036866    0.000024    5.794441 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003191    0.039825    0.346273    6.140713 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.039825    0.000035    6.140749 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059712    0.063571    0.126426    6.267175 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.063713    0.002130    6.269305 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.159993    0.472819    6.742124 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.160109    0.003718    6.745842 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              6.745842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292764    6.321937   library hold time
                                              6.321937   data required time
---------------------------------------------------------------------------------------------
                                              6.321937   data required time
                                             -6.745842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423905   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003704    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070071    0.000034    5.690034 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002412    0.036821    0.354279    6.044313 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.036821    0.000022    6.044335 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002597    0.037327    0.342864    6.387199 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.037327    0.000021    6.387221 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017631    0.031302    0.095350    6.482571 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.031339    0.000927    6.483498 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    0.240333    0.516895    7.000392 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.241148    0.011544    7.011936 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.011936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.551451    6.580624   library hold time
                                              6.580624   data required time
---------------------------------------------------------------------------------------------
                                              6.580624   data required time
                                             -7.011936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431312   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003807    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150062    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011381    0.050862    0.117663    6.627692 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.050864    0.000374    6.628066 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.087405    0.161488    6.789554 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.090006    0.011290    6.800844 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.800844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.336515    6.365689   library hold time
                                              6.365689   data required time
---------------------------------------------------------------------------------------------
                                              6.365689   data required time
                                             -6.800844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435155   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002731    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070036    0.000017    5.440017 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001853    0.034872    0.351065    5.791082 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.034872    0.000015    5.791097 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003206    0.039914    0.345637    6.136734 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.039914    0.000035    6.136769 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016617    0.030201    0.095297    6.232065 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.030232    0.000838    6.232903 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    0.239751    0.515495    6.748399 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.240555    0.011449    6.759848 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              6.759848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.292958    6.322131   library hold time
                                              6.322131   data required time
---------------------------------------------------------------------------------------------
                                              6.322131   data required time
                                             -6.759848   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437717   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003239    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070051    0.000024    5.690024 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002364    0.036690    0.353992    6.044016 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036690    0.000022    6.044038 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002369    0.037598    0.341518    6.385557 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.037598    0.000008    6.385565 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018166    0.031853    0.095879    6.481444 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.031911    0.001150    6.482594 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    0.250521    0.523736    7.006330 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.251486    0.012762    7.019092 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.019092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.548720    6.577893   library hold time
                                              6.577893   data required time
---------------------------------------------------------------------------------------------
                                              6.577893   data required time
                                             -7.019092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441199   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003081    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070045    0.000022    5.690022 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002258    0.036315    0.353390    6.043412 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.036315    0.000012    6.043424 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004578    0.044448    0.352614    6.396037 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.044448    0.000076    6.396113 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014283    0.027924    0.094609    6.490722 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.027947    0.000694    6.491416 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.249818    0.522140    7.013556 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.250742    0.012508    7.026063 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.026063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.548917    6.578090   library hold time
                                              6.578090   data required time
---------------------------------------------------------------------------------------------
                                              6.578090   data required time
                                             -7.026063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447974   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003985    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070079    0.000038    5.440038 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005206    0.046538    0.367868    5.807906 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.046538    0.000097    5.808002 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003890    0.042629    0.353461    6.161464 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.042629    0.000054    6.161518 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016500    0.030183    0.096077    6.257595 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.030235    0.001060    6.258656 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    0.258665    0.531934    6.790590 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.260031    0.014028    6.804618 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              6.804618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.293005    6.322178   library hold time
                                              6.322178   data required time
---------------------------------------------------------------------------------------------
                                              6.322178   data required time
                                             -6.804618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482440   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003482    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090051    0.000024    6.300024 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003134    0.039566    0.366152    6.666176 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.039566    0.000039    6.666215 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017787    0.069847    0.121590    6.787805 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.069855    0.000751    6.788556 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.127331    0.114188    6.902744 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.127642    0.004879    6.907623 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              6.907623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.029173   clock uncertainty
                                  0.000000    6.029173   clock reconvergence pessimism
                                  0.293649    6.322823   library hold time
                                              6.322823   data required time
---------------------------------------------------------------------------------------------
                                              6.322823   data required time
                                             -6.907623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584801   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.006458    4.823568 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.110262    4.933829 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000655    4.934485 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013523    0.060330    0.251690    5.186175 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.060330    0.000236    5.186411 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.075802    0.138612    5.325023 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.075836    0.001398    5.326421 v wbs_ack_o (out)
                                              5.326421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.326421   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026421   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.025682    0.036418    1.835168    6.810133 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.036418    0.001963    6.812097 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.075534    0.128654    6.940750 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.075587    0.001709    6.942459 v wbs_dat_o[15] (out)
                                              6.942459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.942459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.402459   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027244    0.036297    1.835777    6.810743 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.036297    0.002337    6.813080 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.075475    0.128640    6.941720 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.075522    0.001624    6.943345 v wbs_dat_o[14] (out)
                                              6.943345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.943345   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403345   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.036012    0.037615    1.839040    6.814006 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037615    0.003601    6.817606 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.075652    0.129110    6.946717 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.075712    0.001835    6.948552 v wbs_dat_o[13] (out)
                                              6.948552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.948552   data arrival time
---------------------------------------------------------------------------------------------
                                              2.408552   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042828    0.039400    1.841426    6.816392 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.039400    0.004741    6.821133 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.075586    0.130068    6.951200 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.075610    0.001209    6.952410 v wbs_dat_o[12] (out)
                                              6.952410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.952410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412410   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.044950    0.039949    1.842171    6.817137 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.039949    0.005224    6.822361 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.075590    0.130101    6.952462 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.075645    0.001751    6.954213 v wbs_dat_o[11] (out)
                                              6.954213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.954213   data arrival time
---------------------------------------------------------------------------------------------
                                              2.414213   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.046444    0.040102    1.842353    6.817319 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.040315    0.006085    6.823404 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.076331    0.129841    6.953244 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.076432    0.002344    6.955588 v wbs_dat_o[9] (out)
                                              6.955588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.955588   data arrival time
---------------------------------------------------------------------------------------------
                                              2.415588   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049093    0.040952    1.843364    6.818330 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.041234    0.006502    6.824832 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.075519    0.130695    6.955527 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.075566    0.001626    6.957154 v wbs_dat_o[10] (out)
                                              6.957154   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.957154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417154   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049831    0.039673    1.842625    6.817591 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.041412    0.007866    6.825457 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.075483    0.130741    6.956198 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.075530    0.001624    6.957822 v wbs_dat_o[20] (out)
                                              6.957822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.957822   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417822   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050770    0.041637    1.843618    6.818583 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.042178    0.007164    6.825747 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.076212    0.131809    6.957557 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.076242    0.001335    6.958891 v wbs_dat_o[8] (out)
                                              6.958891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.958891   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418891   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053024    0.040597    1.843713    6.818679 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.042652    0.007401    6.826080 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.075559    0.131124    6.957204 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.075619    0.001811    6.959014 v wbs_dat_o[25] (out)
                                              6.959014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959014   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419014   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050521    0.044341    1.843310    6.818276 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.046198    0.006551    6.824827 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.075580    0.132590    6.957417 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.075639    0.001812    6.959229 v wbs_dat_o[29] (out)
                                              6.959229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959229   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419229   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051538    0.042033    1.843808    6.818774 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.042734    0.007504    6.826278 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.075615    0.131198    6.957476 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.075674    0.001814    6.959290 v wbs_dat_o[6] (out)
                                              6.959290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959290   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419289   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053104    0.041626    1.843636    6.818602 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.043830    0.007915    6.826517 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.075611    0.131615    6.958132 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.075672    0.001843    6.959975 v wbs_dat_o[17] (out)
                                              6.959975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959975   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419975   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056298    0.043183    1.844684    6.819650 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.045810    0.007944    6.827594 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.076535    0.132052    6.959646 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.076654    0.002526    6.962172 v wbs_dat_o[24] (out)
                                              6.962172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.962172   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422172   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055936    0.044054    1.845307    6.820273 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.044838    0.007873    6.828146 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.076017    0.132916    6.961061 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.076038    0.001148    6.962210 v wbs_dat_o[7] (out)
                                              6.962210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.962210   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422210   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062051    0.047031    1.849961    6.824927 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.047031    0.002708    6.827635 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.076144    0.132671    6.960305 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.076228    0.002133    6.962439 v wbs_dat_o[26] (out)
                                              6.962439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.962439   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422439   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057263    0.043736    1.845113    6.820079 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.046067    0.007837    6.827916 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.076068    0.133403    6.961318 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.076092    0.001210    6.962528 v wbs_dat_o[5] (out)
                                              6.962528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.962528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422528   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063901    0.047932    1.850620    6.825586 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.047932    0.002631    6.828218 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.075688    0.133512    6.961729 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.075719    0.001334    6.963063 v wbs_dat_o[21] (out)
                                              6.963063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.963063   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423063   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058032    0.044356    1.845989    6.820955 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.045778    0.008073    6.829028 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.075529    0.132564    6.961592 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.075576    0.001626    6.963218 v wbs_dat_o[4] (out)
                                              6.963218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.963218   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423218   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060069    0.045478    1.845575    6.820541 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.048379    0.007649    6.828190 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.075494    0.133602    6.961792 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.075541    0.001624    6.963417 v wbs_dat_o[18] (out)
                                              6.963417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.963417   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423417   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059085    0.046776    1.845199    6.820165 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.052462    0.006720    6.826885 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.075422    0.135380    6.962264 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.075459    0.001459    6.963724 v wbs_dat_o[19] (out)
                                              6.963724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.963724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423723   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061984    0.046790    1.846563    6.821529 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.048852    0.007550    6.829080 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.075509    0.133809    6.962889 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.075556    0.001625    6.964514 v wbs_dat_o[16] (out)
                                              6.964514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.964514   data arrival time
---------------------------------------------------------------------------------------------
                                              2.424514   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068258    0.049781    1.852266    6.827232 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.049781    0.003000    6.830233 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.075611    0.134340    6.964572 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.075636    0.001210    6.965782 v wbs_dat_o[23] (out)
                                              6.965782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.965782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425782   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064181    0.047261    1.847301    6.822267 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.050203    0.007941    6.830208 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.075545    0.134391    6.964599 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.075592    0.001625    6.966224 v wbs_dat_o[3] (out)
                                              6.966224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426224   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070148    0.050379    1.852861    6.827827 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.050379    0.003421    6.831248 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.075542    0.134377    6.965624 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.075594    0.001708    6.967333 v wbs_dat_o[27] (out)
                                              6.967333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967333   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427333   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069058    0.048909    1.848762    6.823728 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.052986    0.008011    6.831739 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.075466    0.135468    6.967206 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.075513    0.001624    6.968830 v wbs_dat_o[2] (out)
                                              6.968830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.968830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428830   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062115    0.048616    1.845542    6.820508 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.054802    0.011494    6.832002 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.075507    0.136244    6.968246 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.075554    0.001624    6.969871 v wbs_dat_o[22] (out)
                                              6.969871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.969871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.429871   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075551    0.052511    1.855448    6.830414 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.052511    0.003218    6.833632 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.075690    0.135079    6.968711 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.075763    0.001994    6.970705 v wbs_dat_o[0] (out)
                                              6.970705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970705   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430705   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061515    0.047351    1.845116    6.820082 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.054793    0.012862    6.832944 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.076097    0.135902    6.968845 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.076173    0.002050    6.970895 v wbs_dat_o[28] (out)
                                              6.970895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970895   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430895   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.079088    0.053911    1.856880    6.831846 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.053911    0.002926    6.834772 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.076010    0.136627    6.971399 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.076031    0.001148    6.972547 v wbs_dat_o[1] (out)
                                              6.972547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.972547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.432547   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067611    0.048759    1.845903    6.820868 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.060395    0.016844    6.837713 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.075571    0.138399    6.976111 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.075630    0.001810    6.977921 v wbs_dat_o[31] (out)
                                              6.977921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.977921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437922   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065246    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090    4.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019    4.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533    4.817643 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525    4.964168 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010798    4.974966 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069932    0.049286    1.846237    6.821202 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.062381    0.017514    6.838717 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.075660    0.139166    6.977882 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.075727    0.001926    6.979808 v wbs_dat_o[30] (out)
                                              6.979808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979808   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439808   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002605    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000024    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007872    0.036485    0.057888   17.207897 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.036486    0.000211   17.208109 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004582    0.022699    0.032458   17.240566 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.022699    0.000027   17.240593 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.240593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.007138    5.761838 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.121868    5.883706 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000724    5.884430 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.984430   clock uncertainty
                                  0.000000    5.984430   clock reconvergence pessimism
                                  0.198181    6.182611   library removal time
                                              6.182611   data required time
---------------------------------------------------------------------------------------------
                                              6.182611   data required time
                                            -17.240593   data arrival time
---------------------------------------------------------------------------------------------
                                             11.057982   slack (MET)



