 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:04:48 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_17 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_17/CK (DFF_X1)                                      0.0000     0.0000 r
  R_17/QN (DFF_X1)                                      0.5494     0.5494 r
  U724/ZN (INV_X8)                                      0.1211     0.6704 f
  U1209/ZN (XNOR2_X2)                                   0.3029     0.9733 r
  U1210/ZN (XNOR2_X2)                                   0.3184     1.2917 r
  U1211/ZN (XNOR2_X2)                                   0.3142     1.6059 r
  U1218/ZN (INV_X2)                                     0.0689     1.6748 f
  U1221/ZN (NAND4_X2)                                   0.2127     1.8875 r
  U1223/ZN (NAND2_X2)                                   0.0740     1.9615 f
  U1224/ZN (NAND2_X2)                                   0.1235     2.0849 r
  U1225/ZN (NAND2_X2)                                   0.0591     2.1441 f
  U1226/ZN (NAND2_X2)                                   0.0805     2.2246 r
  dut_sram_write_data_reg[2]/D (DFF_X2)                 0.0000     2.2246 r
  data arrival time                                                2.2246

  clock clk (rise edge)                                 2.4600     2.4600
  clock network delay (ideal)                           0.0000     2.4600
  clock uncertainty                                    -0.0500     2.4100
  dut_sram_write_data_reg[2]/CK (DFF_X2)                0.0000     2.4100 r
  library setup time                                   -0.1846     2.2254
  data required time                                               2.2254
  --------------------------------------------------------------------------
  data required time                                               2.2254
  data arrival time                                               -2.2246
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0008


1
