

================================================================
== Vitis HLS Report for 'load_mat'
================================================================
* Date:           Sat Sep 27 23:14:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589838|   589838|  2.359 ms|  2.359 ms|  589838|  589838|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idx_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %idx"   --->   Operation 14 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 15 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %idx_read, i2 0" [kernel_MatMul.cpp:23]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i27 %shl_ln" [kernel_MatMul.cpp:23]   --->   Operation 17 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln23 = add i64 %zext_ln23, i64 %i_mat_read" [kernel_MatMul.cpp:23]   --->   Operation 18 'add' 'add_ln23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [kernel_MatMul.cpp:23]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %trunc_ln" [kernel_MatMul.cpp:23]   --->   Operation 20 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln23" [kernel_MatMul.cpp:23]   --->   Operation 21 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem1_addr"   --->   Operation 22 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 23 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 589824"   --->   Operation 23 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 24 [11/11] (0.99ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 25 [10/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 26 [9/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 27 [8/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 28 [7/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 29 [6/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 30 [5/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 31 [4/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 32 [3/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 33 [2/11] (2.92ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.99>
ST_11 : Operation 34 [1/11] (0.99ns) (share mux size 5)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 589824" [kernel_MatMul.cpp:23]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln23 = call void @load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, i32 %gmem1, i62 %trunc_ln, i32 %matrix_stream" [kernel_MatMul.cpp:23]   --->   Operation 35 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.34>
ST_13 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i25 %idx, i1 1, void @p_str"   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_mat, i1 1, void @p_str"   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem1, i1 1, void @p_str"   --->   Operation 38 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_57, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 16, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [1/2] (1.34ns)   --->   "%call_ln23 = call void @load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, i32 %gmem1, i62 %trunc_ln, i32 %matrix_stream" [kernel_MatMul.cpp:23]   --->   Operation 41 'call' 'call_ln23' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [kernel_MatMul.cpp:31]   --->   Operation 42 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.713ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [8]  (0.000 ns)
	'add' operation 64 bit ('add_ln23', kernel_MatMul.cpp:23) [14]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem1_addr', kernel_MatMul.cpp:23) [17]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [18]  (0.705 ns)
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (0.994 ns)

 <State 2>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (2.920 ns)

 <State 11>: 0.994ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MatMul.cpp:23) on port 'gmem1' (kernel_MatMul.cpp:23) [20]  (0.994 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.340ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln23', kernel_MatMul.cpp:23) to 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1' [21]  (1.340 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
