[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 81
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfType/dut.sv
n<> u<80> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<80> s<79> l<1:1>
  n<> u<79> t<Source_text> p<80> c<23> l<1:1> el<18:10>
    n<> u<23> t<Description> p<79> c<22> s<38> l<1:1> el<4:13>
      n<> u<22> t<Interface_declaration> p<23> c<20> l<1:1> el<4:13>
        n<> u<20> t<Interface_ansi_header> p<22> c<2> s<21> l<1:1> el<3:3>
          n<> u<2> t<INTERFACE> p<20> s<4> l<1:1> el<1:10>
          n<tnoc_types> u<4> t<Interface_identifier> p<20> c<3> s<19> l<1:11> el<1:21>
            n<tnoc_types> u<3> t<STRING_CONST> p<4> l<1:11> el<1:21>
          n<> u<19> t<Parameter_port_list> p<20> c<18> l<1:22> el<3:2>
            n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<2:3> el<2:35>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:3> el<2:35>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:13> el<2:16>
                  n<> u<6> t<Data_type> p<7> c<5> l<2:13> el<2:16>
                    n<> u<5> t<IntegerAtomType_Int> p<6> l<2:13> el<2:16>
                n<> u<16> t<List_of_param_assignments> p<17> c<15> l<2:18> el<2:35>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<2:18> el<2:35>
                    n<PACKET_CONFIG> u<8> t<STRING_CONST> p<15> s<14> l<2:18> el<2:31>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:34> el<2:35>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:34> el<2:35>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:34> el<2:35>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:34> el<2:35>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:34> el<2:35>
                              n<1> u<9> t<INT_CONST> p<10> l<2:34> el<2:35>
        n<> u<21> t<ENDINTERFACE> p<22> l<4:1> el<4:13>
    n<> u<38> t<Description> p<79> c<37> s<78> l<6:1> el<10:13>
      n<> u<37> t<Interface_declaration> p<38> c<35> l<6:1> el<10:13>
        n<> u<35> t<Interface_ansi_header> p<37> c<24> s<36> l<6:1> el<8:3>
          n<> u<24> t<INTERFACE> p<35> s<26> l<6:1> el<6:10>
          n<tnoc_flit_if> u<26> t<Interface_identifier> p<35> c<25> s<34> l<6:11> el<6:23>
            n<tnoc_flit_if> u<25> t<STRING_CONST> p<26> l<6:11> el<6:23>
          n<> u<34> t<List_of_port_declarations> p<35> c<33> l<6:24> el<8:2>
            n<> u<33> t<Ansi_port_declaration> p<34> c<31> l<7:3> el<7:20>
              n<> u<31> t<Net_port_header> p<33> c<30> s<32> l<7:3> el<7:13>
                n<> u<30> t<Net_port_type> p<31> c<29> l<7:3> el<7:13>
                  n<> u<29> t<Data_type_or_implicit> p<30> c<28> l<7:3> el<7:13>
                    n<tnoc_types> u<28> t<Data_type> p<29> c<27> l<7:3> el<7:13>
                      n<tnoc_types> u<27> t<STRING_CONST> p<28> l<7:3> el<7:13>
              n<types> u<32> t<STRING_CONST> p<33> l<7:15> el<7:20>
        n<> u<36> t<ENDINTERFACE> p<37> l<10:1> el<10:13>
    n<> u<78> t<Description> p<79> c<77> l<13:1> el<18:10>
      n<> u<77> t<Module_declaration> p<78> c<42> l<13:1> el<18:10>
        n<> u<42> t<Module_nonansi_header> p<77> c<39> s<61> l<13:1> el<13:14>
          n<module> u<39> t<Module_keyword> p<42> s<40> l<13:1> el<13:7>
          n<dut> u<40> t<STRING_CONST> p<42> s<41> l<13:8> el<13:11>
          n<> u<41> t<List_of_ports> p<42> l<13:11> el<13:13>
        n<> u<61> t<Module_item> p<77> c<60> s<75> l<15:1> el<15:26>
          n<> u<60> t<Non_port_module_item> p<61> c<59> l<15:1> el<15:26>
            n<> u<59> t<Module_or_generate_item> p<60> c<58> l<15:1> el<15:26>
              n<> u<58> t<Module_instantiation> p<59> c<43> l<15:1> el<15:26>
                n<tnoc_types> u<43> t<STRING_CONST> p<58> s<52> l<15:1> el<15:11>
                n<> u<52> t<Parameter_value_assignment> p<58> c<51> s<57> l<15:11> el<15:15>
                  n<> u<51> t<List_of_parameter_assignments> p<52> c<50> l<15:13> el<15:14>
                    n<> u<50> t<Ordered_parameter_assignment> p<51> c<49> l<15:13> el<15:14>
                      n<> u<49> t<Param_expression> p<50> c<48> l<15:13> el<15:14>
                        n<> u<48> t<Mintypmax_expression> p<49> c<47> l<15:13> el<15:14>
                          n<> u<47> t<Expression> p<48> c<46> l<15:13> el<15:14>
                            n<> u<46> t<Primary> p<47> c<45> l<15:13> el<15:14>
                              n<> u<45> t<Primary_literal> p<46> c<44> l<15:13> el<15:14>
                                n<2> u<44> t<INT_CONST> p<45> l<15:13> el<15:14>
                n<> u<57> t<Hierarchical_instance> p<58> c<54> l<15:16> el<15:25>
                  n<> u<54> t<Name_of_instance> p<57> c<53> s<56> l<15:16> el<15:23>
                    n<i_types> u<53> t<STRING_CONST> p<54> l<15:16> el<15:23>
                  n<> u<56> t<List_of_port_connections> p<57> c<55> l<15:24> el<15:24>
                    n<> u<55> t<Ordered_port_connection> p<56> l<15:24> el<15:24>
        n<> u<75> t<Module_item> p<77> c<74> s<76> l<16:1> el<16:29>
          n<> u<74> t<Non_port_module_item> p<75> c<73> l<16:1> el<16:29>
            n<> u<73> t<Module_or_generate_item> p<74> c<72> l<16:1> el<16:29>
              n<> u<72> t<Module_instantiation> p<73> c<62> l<16:1> el<16:29>
                n<tnoc_flit_if> u<62> t<STRING_CONST> p<72> s<71> l<16:1> el<16:13>
                n<> u<71> t<Hierarchical_instance> p<72> c<64> l<16:14> el<16:28>
                  n<> u<64> t<Name_of_instance> p<71> c<63> s<70> l<16:14> el<16:18>
                    n<tnoc> u<63> t<STRING_CONST> p<64> l<16:14> el<16:18>
                  n<> u<70> t<List_of_port_connections> p<71> c<69> l<16:20> el<16:27>
                    n<> u<69> t<Ordered_port_connection> p<70> c<68> l<16:20> el<16:27>
                      n<> u<68> t<Expression> p<69> c<67> l<16:20> el<16:27>
                        n<> u<67> t<Primary> p<68> c<66> l<16:20> el<16:27>
                          n<> u<66> t<Primary_literal> p<67> c<65> l<16:20> el<16:27>
                            n<i_types> u<65> t<STRING_CONST> p<66> l<16:20> el<16:27>
        n<> u<76> t<ENDMODULE> p<77> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfType/dut.sv:1:1: No timescale set for "tnoc_types".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfType/dut.sv:6:1: No timescale set for "tnoc_flit_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfType/dut.sv:13:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfType/dut.sv:13:1: Compile module "work@dut".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfType/dut.sv:6:1: Compile interface "work@tnoc_flit_if".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfType/dut.sv:1:1: Compile interface "work@tnoc_types".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
Design                                                 1
IntTypespec                                            1
Interface                                              2
InterfaceTypespec                                      2
LogicNet                                               1
Module                                                 1
ModuleTypespec                                         2
ParamAssign                                            1
Parameter                                              1
Port                                                   2
RefModule                                              2
RefObj                                                 2
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tnoc_flit_if
  |vpiTypedef:
  \_InterfaceTypespec: (tnoc_types), line:7:3, endln:7:13
    |vpiParent:
    \_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
    |vpiName:tnoc_types
    |vpiInterface:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
  |vpiTypedef:
  \_InterfaceTypespec: (tnoc_types), line:7:3, endln:7:13
    |vpiParent:
    \_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
    |vpiName:tnoc_types
    |vpiInterface:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (tnoc_types), line:7:3, endln:7:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (tnoc_types), line:7:3, endln:7:13
  |vpiImportTypespec:
  \_LogicNet: (work@tnoc_flit_if.types), line:7:15, endln:7:20
    |vpiParent:
    \_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
    |vpiName:types
    |vpiFullName:work@tnoc_flit_if.types
  |vpiDefName:work@tnoc_flit_if
  |vpiNet:
  \_LogicNet: (work@tnoc_flit_if.types), line:7:15, endln:7:20
  |vpiPort:
  \_Port: (types), line:7:15, endln:7:20
    |vpiParent:
    \_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
    |vpiName:types
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@tnoc_flit_if.types.types), line:7:15, endln:7:20
      |vpiParent:
      \_Port: (types), line:7:15, endln:7:20
      |vpiName:types
      |vpiFullName:work@tnoc_flit_if.types.types
      |vpiActual:
      \_LogicNet: (work@tnoc_flit_if.types), line:7:15, endln:7:20
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_flit_if.types.tnoc_types), line:7:3, endln:7:13
      |vpiParent:
      \_Port: (types), line:7:15, endln:7:20
      |vpiName:tnoc_types
      |vpiFullName:work@tnoc_flit_if.types.tnoc_types
      |vpiActual:
      \_InterfaceTypespec: (tnoc_types), line:7:3, endln:7:13
|vpiAllInterfaces:
\_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tnoc_types
  |vpiParameter:
  \_Parameter: (work@tnoc_types.PACKET_CONFIG), line:2:18, endln:2:35
    |vpiParent:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@tnoc_types.PACKET_CONFIG), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (work@tnoc_types.PACKET_CONFIG), line:2:18, endln:2:35
      |vpiFullName:work@tnoc_types.PACKET_CONFIG
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:PACKET_CONFIG
    |vpiFullName:work@tnoc_types.PACKET_CONFIG
  |vpiParamAssign:
  \_ParamAssign: , line:2:18, endln:2:35
    |vpiParent:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
    |vpiRhs:
    \_Constant: , line:2:34, endln:2:35
      |vpiParent:
      \_ParamAssign: , line:2:18, endln:2:35
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@tnoc_types.PACKET_CONFIG), line:2:18, endln:2:35
  |vpiTypedef:
  \_IntTypespec: , line:2:13, endln:2:16
    |vpiParent:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:13, endln:2:16
  |vpiDefName:work@tnoc_types
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:13:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (tnoc_types), line:15:1, endln:15:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:13:1, endln:18:10
    |vpiName:tnoc_types
  |vpiTypedef:
  \_ModuleTypespec: (tnoc_flit_if), line:16:1, endln:16:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:13:1, endln:18:10
    |vpiName:tnoc_flit_if
  |vpiImportTypespec:
  \_ModuleTypespec: (tnoc_types), line:15:1, endln:15:11
  |vpiImportTypespec:
  \_ModuleTypespec: (tnoc_flit_if), line:16:1, endln:16:13
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@tnoc_types (i_types), line:15:1, endln:15:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:13:1, endln:18:10
    |vpiName:i_types
    |vpiDefName:work@tnoc_types
    |vpiActual:
    \_Interface: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:1:1, endln:4:13
  |vpiRefModule:
  \_RefModule: work@tnoc_flit_if (tnoc), line:16:1, endln:16:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:13:1, endln:18:10
    |vpiName:tnoc
    |vpiDefName:work@tnoc_flit_if
    |vpiActual:
    \_Interface: work@tnoc_flit_if (work@tnoc_flit_if), file:${SURELOG_DIR}/tests/InterfType/dut.sv, line:6:1, endln:10:13
    |vpiPort:
    \_Port: (i_types), line:16:20, endln:16:27
      |vpiParent:
      \_RefModule: work@tnoc_flit_if (tnoc), line:16:1, endln:16:13
      |vpiName:i_types
      |vpiHighConn:
      \_RefObj: (work@dut.tnoc.i_types.i_types), line:16:20, endln:16:27
        |vpiParent:
        \_Port: (i_types), line:16:20, endln:16:27
        |vpiName:i_types
        |vpiFullName:work@dut.tnoc.i_types.i_types
        |vpiActual:
        \_RefModule: work@tnoc_types (i_types), line:15:1, endln:15:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
