--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.891(F)|    1.440(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.532(R)|    0.804(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.116(R)|    0.388(R)|clock_27mhz_IBUFG |   0.000|
button2       |   -0.607(R)|    0.879(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -0.597(R)|    0.869(R)|clock_27mhz_IBUFG |   0.000|
button_down   |   -0.256(R)|    0.528(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |    0.110(R)|    0.162(R)|clock_27mhz_IBUFG |   0.000|
button_left   |    0.158(R)|    0.114(R)|clock_27mhz_IBUFG |   0.000|
button_right  |   -0.252(R)|    0.524(R)|clock_27mhz_IBUFG |   0.000|
button_up     |    0.013(R)|    0.259(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    2.916(R)|    1.606(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    2.085(R)|    0.807(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    1.281(R)|    0.914(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    1.826(R)|    0.620(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    1.458(R)|    0.866(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.121(R)|    0.603(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.903(R)|    0.271(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    3.996(R)|    0.341(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.644(R)|    1.916(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.920(R)|    1.192(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.121(R)|    1.393(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.027(R)|    1.299(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.648(R)|    1.920(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.044(R)|    1.316(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.000(R)|    1.272(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.232(R)|    0.504(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.445(R)|    0.008(R)|clock_27mhz_IBUFG |   0.000|
switch<2>     |    2.385(R)|    1.091(R)|clock_27mhz_IBUFG |   0.000|
switch<3>     |    6.274(R)|    0.439(R)|clock_27mhz_IBUFG |   0.000|
switch<4>     |    6.546(R)|   -1.660(R)|clock_27mhz_IBUFG |   0.000|
switch<5>     |    6.686(R)|    0.541(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    6.274(R)|   -0.177(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    3.485(R)|   -0.430(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   12.606(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.592(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.855(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.541(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.550(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.683(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.869(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   15.105(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.866(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.380(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.593(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.489(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.709(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   18.142(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   12.968(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.870(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   13.825(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   14.050(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   13.646(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   13.261(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   14.731(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   13.668(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.176(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |    9.585(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.186(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |   10.471(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |    9.537(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |   10.303(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   11.393(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |   10.421(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |   10.124(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.887(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |   10.476(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.789(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |   10.209(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.591(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.422(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|   10.113(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|    9.738(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.939(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|   10.175(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.513(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   11.477(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   11.576(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   11.760(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   11.596(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   11.598(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   12.583(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   11.950(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   12.725(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|   11.257(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   10.910(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.736(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.120(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.475(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.479(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |    9.469(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |    9.775(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |    9.850(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |    9.821(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.743(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   10.676(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.469(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.475(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.748(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.764(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.766(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.311(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.507(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.392(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |    8.624(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |    8.555(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |    8.500(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.497(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   18.752(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.384(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   18.350(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.670(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   18.814(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.683(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   16.972(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.709(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   19.916(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.180(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   19.797(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.025(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   20.554(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.693(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   19.715(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.844(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   15.056(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   20.630(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.888(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   19.734(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.424(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   20.554(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.507(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   19.995(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.176(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   16.665(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.698|         |   11.455|    3.283|
clock_27mhz    |    3.256|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.619|         |         |         |
clock_27mhz    |   21.568|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Tue Dec  5 18:55:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



