Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 26 23:36:15 2022
| Host         : LAPTOP-A4FASEA7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_Project_control_sets_placed.rpt
| Design       : Final_Project
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            5 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                     Enable Signal                    |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  Nano_Processor_0/Instruction_Decoder_0/Load_Sel_reg/G0 |                                                      |                                                      |                1 |              2 |
|  Nano_Processor_0/Program_counter_0/D_FF_0/Q_reg[2]     |                                                      | Nano_Processor_0/Program_counter_0/D_FF_1/Q_reg[2]_1 |                1 |              2 |
|  Nano_Processor_0/Program_counter_0/D_FF_2/Q_reg[2][0]  |                                                      |                                                      |                1 |              4 |
|  Nano_Processor_0/Program_counter_0/D_FF_2/E[0]         |                                                      |                                                      |                1 |              6 |
|  Nano_Processor_0/Program_counter_0/D_FF_1/Q_reg[3][0]  |                                                      |                                                      |                1 |              6 |
|  Nano_Processor_0/Register_Bank_0/Reg_7/Q_reg_3         |                                                      |                                                      |                1 |              6 |
|  Nano_Processor_0/Slow_Clk_0/Clk                        |                                                      |                                                      |                1 |              6 |
|  Clk_in_IBUF_BUFG                                       |                                                      |                                                      |                2 |              6 |
|  Nano_Processor_0/Slow_Clk_0/Clk                        | Nano_Processor_0/Program_counter_0/D_FF_0/Q_reg[0]_0 | Reset_IBUF                                           |                1 |              8 |
|  Nano_Processor_0/Slow_Clk_0/Clk                        | Nano_Processor_0/Program_counter_0/D_FF_0/Q_reg[0]_1 | Reset_IBUF                                           |                1 |              8 |
|  Nano_Processor_0/Slow_Clk_0/Clk                        | Nano_Processor_0/Program_counter_0/D_FF_0/Q_reg[0]_2 | Reset_IBUF                                           |                1 |              8 |
|  Clk_in_IBUF_BUFG                                       |                                                      | Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0        |                8 |             62 |
+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+


