--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: PICtop_timesim.vhd
-- /___/   /\     Timestamp: Mon Feb 01 18:47:57 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf PICtop.pcf -rpw 100 -tpw 0 -ar Structure -tm PICtop -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim PICtop.ncd PICtop_timesim.vhd 
-- Device	: 6slx16csg324-3 (PRODUCTION 1.23 2013-10-13)
-- Input file	: PICtop.ncd
-- Output file	: C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\netgen\par\PICtop_timesim.vhd
-- # of Entities	: 1
-- Design Name	: PICtop
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity PICtop is
  port (
    Reset : in STD_LOGIC := 'X'; 
    Clk : in STD_LOGIC := 'X'; 
    RS232_RX : in STD_LOGIC := 'X'; 
    RS232_TX : out STD_LOGIC; 
    switches : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    Temp_L : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    Temp_H : out STD_LOGIC_VECTOR ( 6 downto 0 ) 
  );
end PICtop;

architecture Structure of PICtop is
  signal Reset_IBUF_0 : STD_LOGIC; 
  signal Clk_BUFGP : STD_LOGIC; 
  signal ram_top_periph_ram_temp_l_0_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o : STD_LOGIC; 
  signal RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13 : STD_LOGIC; 
  signal N30_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6818 : STD_LOGIC; 
  signal RS232_PHY_Valid_out : STD_LOGIC; 
  signal RS232_PHY_Receiver_Reset_inv : STD_LOGIC; 
  signal ram_top_periph_ram_temp_l_4_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal ram_top_periph_ram_temp_l_6_0 : STD_LOGIC; 
  signal alu_comp_n0245_inv : STD_LOGIC; 
  signal alu_comp_n0270_inv_0 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N105_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41 : STD_LOGIC; 
  signal alu_comp_n0196_inv : STD_LOGIC; 
  signal alu_comp_n0171_inv_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6850 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6851 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6852 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6858 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6859 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6860 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0 : STD_LOGIC; 
  signal ram_top_periph_ram_temp_h_0_0 : STD_LOGIC; 
  signal dma_top_n0165_inv_0 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd2_6872 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd1_6873 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_0 : STD_LOGIC; 
  signal RS232_PHY_Code_out : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51 : STD_LOGIC; 
  signal RS232_PHY_Receiver_n0066_inv_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886 : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o2 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A42_6890 : STD_LOGIC; 
  signal N45_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o3 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A62_6895 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o5 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o7 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp11_0 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp1 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o6 : STD_LOGIC; 
  signal RS232_PHY_Fifo_write : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6914 : STD_LOGIC; 
  signal RS232_PHY_LineRD_in_6916 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp16_6917 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp13_6918 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o8 : STD_LOGIC; 
  signal ram_top_periph_ram_temp_h_4_0 : STD_LOGIC; 
  signal ram_top_periph_ram_temp_h_6_0 : STD_LOGIC; 
  signal controlador_n0445_inv : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_6926 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_6927 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd3_6928 : STD_LOGIC; 
  signal controlador_n0435_inv_0 : STD_LOGIC; 
  signal RAM_OE : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_6934 : STD_LOGIC; 
  signal dma_top_data_count_2_GND_47_o_equal_18_o : STD_LOGIC; 
  signal RAM_OELogicTrst1 : STD_LOGIC; 
  signal controlador_n0461_inv_0 : STD_LOGIC; 
  signal RS232_PHY_StartTX_6940 : STD_LOGIC; 
  signal RS232_PHY_Valid_D_TX_RDY_i_AND_20_o : STD_LOGIC; 
  signal RS232_TX_OBUF_6942 : STD_LOGIC; 
  signal Valid_d : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0 : STD_LOGIC; 
  signal controlador_CurrentState_2_inv : STD_LOGIC; 
  signal alu_comp_FlagZ_6986 : STD_LOGIC; 
  signal controlador_GND_14_o_Reg_instruct_5_equal_13_o1 : STD_LOGIC; 
  signal controlador_Mcount_prog_count_cy_3_Q_6992 : STD_LOGIC; 
  signal controlador_Mcount_prog_count_cy_7_Q_7000 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_rs_AS_inv : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A102_7011 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst5_7013 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst5_7018 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst5_7025 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst5_7031 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst5_7037 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst5_7043 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A16 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst5_7049 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_width_count_0 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_0 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_Q_7082 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_0 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_0 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal RS232_RX_IBUF_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_0 : STD_LOGIC; 
  signal controlador_GND_14_o_Reg_instruct_5_equal_13_o11_7127 : STD_LOGIC; 
  signal DMA_RQ : STD_LOGIC; 
  signal RX_Empty : STD_LOGIC; 
  signal RX_Full : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A22 : STD_LOGIC; 
  signal TX_RDY : STD_LOGIC; 
  signal RS232_PHY_Ack_in_7144 : STD_LOGIC; 
  signal rom_comp_n0680_12_0 : STD_LOGIC; 
  signal rom_comp_n0680_7_0 : STD_LOGIC; 
  signal rom_comp_n0680_6_0 : STD_LOGIC; 
  signal rom_comp_n0680_5_0 : STD_LOGIC; 
  signal rom_comp_n0680_11_0 : STD_LOGIC; 
  signal rom_comp_n0680_10_0 : STD_LOGIC; 
  signal rom_comp_n0680_9_0 : STD_LOGIC; 
  signal rom_comp_n0680_8_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst1_7154 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst1_7156 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst1_7158 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst1_7160 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst1_7162 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst1_7164 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst1_7166 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst1_7168 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal ram_top_periph_ram_n0903_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0735_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0840_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0728_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_7175 : STD_LOGIC; 
  signal ram_top_periph_ram_n0833_inv : STD_LOGIC; 
  signal controlador_n0461_inv1_7177 : STD_LOGIC; 
  signal ram_top_periph_ram_n0826_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0770_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0931_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0819_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0763_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0756_inv : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A1021_7186 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal ram_top_periph_ram_n0917_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0861_inv : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_0_Q : STD_LOGIC; 
  signal controlador_Mmux_ALU_op221 : STD_LOGIC; 
  signal alu_comp_n0276 : STD_LOGIC; 
  signal alu_comp_n0281_0 : STD_LOGIC; 
  signal ram_top_periph_ram_n0854_inv : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_2_Q : STD_LOGIC; 
  signal alu_comp_n0171_inv1_7208 : STD_LOGIC; 
  signal ram_top_periph_ram_n0847_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0791_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0952_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0784_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0945_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0777_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0938_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0882_inv : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_81_o_Mux_196_o : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal dma_top_CurrentState_2_GND_48_o_Mux_43_o : STD_LOGIC; 
  signal dma_top_data_count_2_RX_Full_AND_272_o : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal ram_top_periph_ram_n0875_inv : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_equal_11_o4 : STD_LOGIC; 
  signal ram_top_periph_ram_n0980_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0868_inv : STD_LOGIC; 
  signal alu_comp_reg_a_7_GND_34_o_LessThan_18_o1_7229 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A101_7230 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal ram_top_periph_ram_n0973_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0966_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0798_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0959_inv : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A10331 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_4_Q : STD_LOGIC; 
  signal controlador_Mmux_ALU_op9111 : STD_LOGIC; 
  signal ram_top_periph_ram_n0896_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0889_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0994_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0987_inv : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst1_7246 : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_21_o_Mux_76_o : STD_LOGIC; 
  signal ram_top_periph_ram_n0707_inv : STD_LOGIC; 
  signal controlador_Reg_instruct_2_2_7249 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_1_7251 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o : STD_LOGIC; 
  signal controlador_Reg_instruct_5_1_7254 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst : STD_LOGIC; 
  signal alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst3 : STD_LOGIC; 
  signal dma_top_CurrentState_2_GND_56_o_Mux_59_o : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_71_7260 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_8_7261 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_7_7262 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_6_7263 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A104_7264 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A82_7265 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_71_7276 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_8_7277 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_7_7278 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_111_7279 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_12_7280 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_11_7281 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_10_7282 : STD_LOGIC; 
  signal N109_0 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal ram_top_periph_ram_n0910_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0805_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0812_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0924_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1043_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1050_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1001_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1057_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1113_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1008_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1064_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1120_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1015_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1071_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1127_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1022_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1078_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1134_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1029_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1085_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1036_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1092_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1099_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1106_inv : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A10 : STD_LOGIC; 
  signal controlador_Mmux_ALU_op91_7689 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A103_7690 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A122_7691 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A142_7692 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A61 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A81 : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst3_7695 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_71_7696 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_8_7697 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_7_7698 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_6_7699 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_71_7704 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_8_7705 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_7_7706 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_6_7707 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_71_7708 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_8_7709 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_7_7710 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_111_7711 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_12_7712 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_11_7713 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_10_7714 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst35 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_14_7723 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst3_7724 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst3_7725 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst1_7728 : STD_LOGIC; 
  signal ram_top_periph_ram_n0749_inv : STD_LOGIC; 
  signal dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730 : STD_LOGIC; 
  signal RAM_Addr_2_LogicTrst3_7731 : STD_LOGIC; 
  signal RAM_Addr_2_LogicTrst1 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal ram_top_periph_ram_n0700_inv : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_111_7737 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_12_7738 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_11_7739 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst32 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst32 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_13_7745 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst33 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst33 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst34 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst34 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_6_7750 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_111_7751 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_12_7752 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_11_7753 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst31 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_14_7762 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_6_7763 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_111_7764 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_12_7765 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_11_7766 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_14_7774 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_111_7775 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_11_7776 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst31 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_111_7784 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_11_7785 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_6_7789 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_12_7790 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_11_7791 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_13_7801 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_121_7803 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_124_7804 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_131_7805 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_123_7806 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_133_7807 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_71_7811 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_8_7812 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_7_7813 : STD_LOGIC; 
  signal ram_top_periph_ram_n1141_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0714_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0721_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0742_inv : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst1_7844 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_122_7846 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_124_7847 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_71_7849 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_8_7850 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_7_7851 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_121_7855 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_131_7856 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_123_7857 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_133_7858 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_121_7859 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_113_7860 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_131_7861 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_124_7862 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_132_7863 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_133_7864 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_7_7865 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_121_7866 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_71_7867 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_131_7868 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_123_7869 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_132_7870 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_8_7871 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_121_7872 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_113_7873 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_124_7874 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_133_7875 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_121_7877 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_131_7878 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_133_7879 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_122_7880 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_121_7881 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_124_7882 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_123_7883 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_133_7884 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_122_7885 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_121_7886 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_124_7887 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_123_7888 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_133_7889 : STD_LOGIC; 
  signal controlador_Mmux_ALU_op6_7890 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal RAM_Addr_7_LogicTrst1 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_12_7897 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_10_7898 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_111_7900 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_10_7901 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_122_7903 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_13_7904 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_112_7905 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_12_7909 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_10_7910 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_112_7915 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A121 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_131_7919 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_113_7920 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_14_7922 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_132_7923 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_125_7924 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_14_7925 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_132_7926 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_125_7927 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_14_7929 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_132_7930 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_125_7931 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_14_7933 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_132_7934 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_125_7935 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_122_7937 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_13_7938 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_112_7939 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_6_7943 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_124_7951 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_123_7952 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_113_7953 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_131_7955 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_113_7956 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_131_7959 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_123_7960 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_13_7963 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_112_7964 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp12_7966 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A161_7967 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A162_7968 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_10_7973 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst5_7974 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp14_7978 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp15_7979 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_133_7980 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_125_7981 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_14_7985 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_132_7986 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_125_7987 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_124_7989 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_113_7990 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_122_7992 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_13_7993 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_112_7994 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_10_7996 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_113_7999 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst : STD_LOGIC; 
  signal alu_comp_Alu_op_0_mmx_out : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o1 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_8006 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_8007 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_132_8008 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_125_8009 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_123_8018 : STD_LOGIC; 
  signal dma_top_data_count_1_1_8019 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A141 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_8022 : STD_LOGIC; 
  signal alu_comp_FlagZ_tmp : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o1 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_125_8025 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_113_8027 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_10_8029 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_112_8031 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_6_8033 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal RAM_Addr_6_LogicTrst1 : STD_LOGIC; 
  signal controlador_Reg_instruct_0_1_8037 : STD_LOGIC; 
  signal controlador_Reg_instruct_2_1_8038 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_1_Q : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal controlador_Mmux_ALU_op2_8042 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A41 : STD_LOGIC; 
  signal Data_read : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal RAM_Addr_5_LogicTrst1_8047 : STD_LOGIC; 
  signal RAM_Addr_5_LogicTrst : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux_122_8050 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_13_8051 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_112_8052 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_122_8053 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_13_8054 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_112_8055 : STD_LOGIC; 
  signal RAM_Addr_4_LogicTrst1_8057 : STD_LOGIC; 
  signal RAM_Addr_4_LogicTrst : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_3_Q : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_8062 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_8063 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_In2_8064 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N6 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd2_In1_8070 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_8075 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N4 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N2 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal ProtoComp31_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1 : STD_LOGIC; 
  signal controlador_Mcount_prog_count_lut_0_rt_158 : STD_LOGIC; 
  signal controlador_Mcount_prog_count : STD_LOGIC; 
  signal controlador_Mcount_prog_count1 : STD_LOGIC; 
  signal controlador_Mcount_prog_count2 : STD_LOGIC; 
  signal controlador_Mcount_prog_count3 : STD_LOGIC; 
  signal controlador_Mcount_prog_count4 : STD_LOGIC; 
  signal controlador_Mcount_prog_count5 : STD_LOGIC; 
  signal controlador_Mcount_prog_count6 : STD_LOGIC; 
  signal controlador_Mcount_prog_count7 : STD_LOGIC; 
  signal controlador_Mcount_prog_count8 : STD_LOGIC; 
  signal controlador_Mcount_prog_count9 : STD_LOGIC; 
  signal controlador_Mcount_prog_count10 : STD_LOGIC; 
  signal controlador_Mcount_prog_count11 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_rs_A_0_rt_287 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_rs_lut_0_rt_286 : STD_LOGIC; 
  signal ProtoComp38_CYINITVCC_1_340 : STD_LOGIC; 
  signal ProtoComp39_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count2 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count3 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count4 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count5 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count6 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_492 : STD_LOGIC; 
  signal Reset_IBUF_511 : STD_LOGIC; 
  signal RS232_RX_IBUF_542 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_4_D_MUX_28_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_5_D_MUX_27_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_6_D_MUX_26_o : STD_LOGIC; 
  signal RS232_PHY_Shift_i_1_pack_13 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_0_D_MUX_32_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_1_D_MUX_31_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_2_D_MUX_30_o : STD_LOGIC; 
  signal RS232_PHY_Shift_i_2_pack_17 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_3_D_MUX_29_o : STD_LOGIC; 
  signal rom_comp_Mram_n06804_1980 : STD_LOGIC; 
  signal rom_comp_Mram_n068041_1972 : STD_LOGIC; 
  signal rom_comp_Mram_n068042_1964 : STD_LOGIC; 
  signal rom_comp_Mram_n068043_1956 : STD_LOGIC; 
  signal rom_comp_Mram_n06804_f7_1955 : STD_LOGIC; 
  signal rom_comp_Mram_n06804_f71 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT2 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT1 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT4 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT5 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT3 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT6 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT2 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT1 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT4 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT5 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT3 : STD_LOGIC; 
  signal ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT6 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_7_D_MUX_25_o : STD_LOGIC; 
  signal RS232_PHY_Fifo_write_pack_2 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_0_Q_2919 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_1_Q_2912 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_2_Q_2911 : STD_LOGIC; 
  signal ROM_data_1_rt_2910 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_Q : STD_LOGIC; 
  signal ProtoComp269_CYINITGND_0 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_3_Q_2895 : STD_LOGIC; 
  signal ROM_data_2_rt_2894 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_4_Q_2945 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_5_Q_2944 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_Q : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_6_Q_2937 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_Q : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_7_Q_2927 : STD_LOGIC; 
  signal rom_comp_Mram_n0680 : STD_LOGIC; 
  signal rom_comp_Mram_n06803_3031 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_3021 : STD_LOGIC; 
  signal rom_comp_Mram_n06801_3013 : STD_LOGIC; 
  signal rom_comp_Mram_n0680_f7_3011 : STD_LOGIC; 
  signal rom_comp_Mram_n0680_f71 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_A_3077 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_B_3069 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_C_3061 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_D_3051 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_F7_A_3049 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_F7_B_3048 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_A_3114 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_B_3106 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_C_3098 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_D_3088 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_F7_A_3086 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_F7_B_3085 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp15_pack_3 : STD_LOGIC; 
  signal alu_comp_n0270_inv : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_5 : STD_LOGIC; 
  signal dma_top_data_count_0_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4169 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4160 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_In_pack_6 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal alu_comp_Mmux_reg_acc_tmp_A22_pack_10 : STD_LOGIC; 
  signal alu_comp_Mmux_FlagZ_tmp11_4359 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_2 : STD_LOGIC; 
  signal alu_comp_FlagZ_rstpot_4373 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_4391 : STD_LOGIC; 
  signal N113_pack_6 : STD_LOGIC; 
  signal controlador_Reg_instruct_0_1_pack_2 : STD_LOGIC; 
  signal ROM_data_0_rt_4762 : STD_LOGIC; 
  signal controlador_n0461_inv : STD_LOGIC; 
  signal alu_comp_n0171_inv : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_A_5051 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_B_5043 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_C_5035 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_D_5025 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_F7_A_5023 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_F7_B_5022 : STD_LOGIC; 
  signal RS232_PHY_Valid_D_TX_RDY_i_AND_20_o_pack_1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_width_count : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal dma_top_n0165_inv_5113 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal Data_read_pack_6 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_In_5184 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_A_5247 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_B_5239 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_C_5231 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_D_5221 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_F7_A_5219 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_F7_B_5218 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_A_5284 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_B_5276 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_C_5268 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_D_5258 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_F7_A_5256 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_F7_B_5255 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_5318 : STD_LOGIC; 
  signal rom_comp_Mram_n068061_5310 : STD_LOGIC; 
  signal rom_comp_Mram_n068062_5302 : STD_LOGIC; 
  signal rom_comp_Mram_n068063_5294 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_f7_5293 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_5367 : STD_LOGIC; 
  signal rom_comp_Mram_n0680141_5359 : STD_LOGIC; 
  signal rom_comp_Mram_n0680142_5351 : STD_LOGIC; 
  signal rom_comp_Mram_n0680143_5343 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_f7_5342 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_f71 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal controlador_n0435_inv : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd3_In : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count : STD_LOGIC; 
  signal RS232_PHY_Receiver_data_count_1_pack_3 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count1 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count2 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_5925 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5924 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_In : STD_LOGIC; 
  signal rom_comp_Mram_n068021_5990 : STD_LOGIC; 
  signal rom_comp_Mram_n068022_5982 : STD_LOGIC; 
  signal rom_comp_Mram_n068023_5974 : STD_LOGIC; 
  signal rom_comp_Mram_n068024_5966 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_f7_5965 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n068012_6024 : STD_LOGIC; 
  signal rom_comp_Mram_n0680121_6016 : STD_LOGIC; 
  signal rom_comp_Mram_n0680122_6008 : STD_LOGIC; 
  signal rom_comp_Mram_n0680123_6000 : STD_LOGIC; 
  signal rom_comp_Mram_n068012_f7_5999 : STD_LOGIC; 
  signal rom_comp_Mram_n068012_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_6058 : STD_LOGIC; 
  signal rom_comp_Mram_n0680101_6050 : STD_LOGIC; 
  signal rom_comp_Mram_n0680102_6042 : STD_LOGIC; 
  signal rom_comp_Mram_n0680103_6034 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_f7_6033 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_f71 : STD_LOGIC; 
  signal alu_comp_n0281 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_5 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_6230 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd1_In_6275 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd2_In : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_2_pack_14 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_A_6419 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_B_6411 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_C_6403 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_D_6393 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_F7_A_6391 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_F7_B_6390 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_A_6456 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_B_6448 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_C_6440 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_D_6430 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_F7_A_6428 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_F7_B_6427 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_A_6493 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_B_6485 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_C_6477 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_D_6467 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_F7_A_6465 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_F7_B_6464 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1 : STD_LOGIC; 
  signal rom_comp_Mram_n06808_6547 : STD_LOGIC; 
  signal rom_comp_Mram_n068081_6539 : STD_LOGIC; 
  signal rom_comp_Mram_n068082_6531 : STD_LOGIC; 
  signal rom_comp_Mram_n068083_6523 : STD_LOGIC; 
  signal rom_comp_Mram_n06808_f7_6522 : STD_LOGIC; 
  signal rom_comp_Mram_n06808_f71 : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_PHY_Receiver_n0066_inv : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6565 : STD_LOGIC; 
  signal N34_pack_8 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_6652 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_1_pack_3 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count2 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N4_pack_8 : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_controlador_prog_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_switches_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_RS232_TX_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_l_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_temp_h_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_reg_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_FlagZ_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Ack_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_StartTX_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_StartTX_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_3_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_4_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_5_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal ram_top_periph_ram_contents_ram_49 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_temp_l : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal RS232_PHY_Receiver_width_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal RS232_PHY_Receiver_data_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal ALU_op : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal alu_comp_reg_a : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_data_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ram_top_periph_ram_temp_h : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal dma_top_data_count_tmp : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal dma_top_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal controlador_Reg_operand : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal controlador_Reg_instruct : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Shift_i : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal RS232_PHY_Shift_Q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_reg_b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal Data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal controlador_Mcount_prog_count_lut : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal controlador_prog_count : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal alu_comp_Mmux_reg_acc_tmp_rs_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_Mmux_reg_acc_tmp_rs_A : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal alu_comp_reg_acc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_Mmux_reg_acc_tmp_rs_B : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_Mmux_reg_acc_tmp_rs_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Transmitter_width_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_width_count_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal alu_comp_Index_Reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_switches : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RAM_Addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RAM_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Data_FF : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ROM_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_Index_reg_tmp : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_Index_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal alu_comp_n0176 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_10 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_11 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_20 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_12 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_13 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_21 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_14 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_22 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_30 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_15 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_23 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_31 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_16 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_24 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_32 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_40 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_17 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_25 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_33 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_41 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_18 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_26 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_34 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_42 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_50 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_19 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_27 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_35 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_43 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_51 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_28 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_44 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_52 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_60 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_36 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_29 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_37 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_45 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_53 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_61 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_38 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_46 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_54 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_62 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_39 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_47 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_55 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_63 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_48 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_56 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_57 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_58 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_59 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_9 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal alu_comp_reg_acc_tmp : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_width_count_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal RS232_PHY_Shift_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rom_comp_n0680 : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal TX_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_gp_ram_n0025 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "TDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y9"
    )
    port map (
      RSTBRST => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q
,
      ADDRAWRADDR(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q
,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => GND,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => GND,
      DIADI(8) => GND,
      DIADI(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q
,
      DIADI(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q
,
      DIADI(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q
,
      DIADI(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q
,
      DIADI(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q
,
      DIADI(2) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q
,
      DIADI(1) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q
,
      ADDRBRDADDR(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q
,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10
,
      DOADO(9) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9
,
      DOADO(8) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8
,
      DOADO(7) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2
,
      DOADO(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1
,
      DOADO(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0
,
      DOPADOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11
,
      DOBDO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10
,
      DOBDO(9) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9
,
      DOBDO(8) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8
,
      DOBDO(7) => Data_out(7),
      DOBDO(6) => Data_out(6),
      DOBDO(5) => Data_out(5),
      DOBDO(4) => Data_out(4),
      DOBDO(3) => Data_out(3),
      DOBDO(2) => Data_out(2),
      DOBDO(1) => Data_out(1),
      DOBDO(0) => Data_out(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT_O_UNCONNECTED
    );
  ProtoComp31_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      O => ProtoComp31_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp31_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y17"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"8484212184842121"
    )
    port map (
      ADR3 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT_O_UNCONNECTED
    );
  controlador_prog_count_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_3_CLK,
      I => controlador_Mcount_prog_count3,
      O => controlador_prog_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"DCFFFFFF8C000000"
    )
    port map (
      ADR2 => controlador_Reg_instruct(0),
      ADR0 => alu_comp_FlagZ_6986,
      ADR3 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR5 => controlador_prog_count(3),
      ADR4 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_Reg_operand(3),
      O => controlador_Mcount_prog_count_lut(3)
    );
  controlador_prog_count_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_2_CLK,
      I => controlador_Mcount_prog_count2,
      O => controlador_prog_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y24"
    )
    port map (
      CI => '0',
      CYINIT => controlador_CurrentState_2_inv,
      CO(3) => controlador_Mcount_prog_count_cy_3_Q_6992,
      CO(2) => NLW_controlador_Mcount_prog_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count3,
      O(2) => controlador_Mcount_prog_count2,
      O(1) => controlador_Mcount_prog_count1,
      O(0) => controlador_Mcount_prog_count,
      S(3) => controlador_Mcount_prog_count_lut(3),
      S(2) => controlador_Mcount_prog_count_lut(2),
      S(1) => controlador_Mcount_prog_count_lut(1),
      S(0) => controlador_Mcount_prog_count_lut_0_rt_158
    );
  controlador_Mcount_prog_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"DDFD8808FFFF0000"
    )
    port map (
      ADR2 => controlador_Reg_instruct(0),
      ADR3 => alu_comp_FlagZ_6986,
      ADR5 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR4 => controlador_prog_count(2),
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_Reg_operand(2),
      O => controlador_Mcount_prog_count_lut(2)
    );
  controlador_prog_count_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_1_CLK,
      I => controlador_Mcount_prog_count1,
      O => controlador_prog_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"FF5DA200FFFF0000"
    )
    port map (
      ADR1 => controlador_Reg_instruct(0),
      ADR2 => alu_comp_FlagZ_6986,
      ADR0 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR4 => controlador_prog_count(1),
      ADR5 => controlador_CurrentState_FSM_FFd1_6926,
      ADR3 => controlador_Reg_operand(1),
      O => controlador_Mcount_prog_count_lut(1)
    );
  controlador_prog_count_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_0_CLK,
      I => controlador_Mcount_prog_count,
      O => controlador_prog_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => controlador_Mcount_prog_count_lut(0),
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut_0_rt_158
    );
  ROM_data_10_13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_13_A5LUT_O_UNCONNECTED
    );
  controlador_prog_count_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_7_CLK,
      I => controlador_Mcount_prog_count7,
      O => controlador_prog_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"F5FFFDFFA0002000"
    )
    port map (
      ADR1 => controlador_Reg_instruct(0),
      ADR4 => alu_comp_FlagZ_6986,
      ADR3 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR5 => controlador_prog_count(7),
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR2 => controlador_Reg_operand(7),
      O => controlador_Mcount_prog_count_lut(7)
    );
  controlador_prog_count_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_6_CLK,
      I => controlador_Mcount_prog_count6,
      O => controlador_prog_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y25"
    )
    port map (
      CI => controlador_Mcount_prog_count_cy_3_Q_6992,
      CYINIT => '0',
      CO(3) => controlador_Mcount_prog_count_cy_7_Q_7000,
      CO(2) => NLW_controlador_Mcount_prog_count_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count7,
      O(2) => controlador_Mcount_prog_count6,
      O(1) => controlador_Mcount_prog_count5,
      O(0) => controlador_Mcount_prog_count4,
      S(3) => controlador_Mcount_prog_count_lut(7),
      S(2) => controlador_Mcount_prog_count_lut(6),
      S(1) => controlador_Mcount_prog_count_lut(5),
      S(0) => controlador_Mcount_prog_count_lut(4)
    );
  controlador_Mcount_prog_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"CAAACCAAAAAAAAAA"
    )
    port map (
      ADR4 => controlador_Reg_instruct(0),
      ADR2 => alu_comp_FlagZ_6986,
      ADR3 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR0 => controlador_prog_count(6),
      ADR5 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_Reg_operand(6),
      O => controlador_Mcount_prog_count_lut(6)
    );
  controlador_prog_count_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_5_CLK,
      I => controlador_Mcount_prog_count5,
      O => controlador_prog_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"DDFD8808FFFF0000"
    )
    port map (
      ADR2 => controlador_Reg_instruct(0),
      ADR3 => alu_comp_FlagZ_6986,
      ADR5 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR4 => controlador_prog_count(5),
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_Reg_operand(5),
      O => controlador_Mcount_prog_count_lut(5)
    );
  controlador_prog_count_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_4_CLK,
      I => controlador_Mcount_prog_count4,
      O => controlador_prog_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"DFCFFFFF80C00000"
    )
    port map (
      ADR3 => controlador_Reg_instruct(0),
      ADR0 => alu_comp_FlagZ_6986,
      ADR4 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR5 => controlador_prog_count(4),
      ADR2 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_Reg_operand(4),
      O => controlador_Mcount_prog_count_lut(4)
    );
  controlador_prog_count_11 : X_FF
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_11_CLK,
      I => controlador_Mcount_prog_count11,
      O => controlador_prog_count(11),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"22FFFFFF00000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => controlador_Reg_instruct(0),
      ADR1 => alu_comp_FlagZ_6986,
      ADR5 => controlador_prog_count(11),
      ADR3 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR4 => controlador_CurrentState_FSM_FFd1_6926,
      O => controlador_Mcount_prog_count_lut(11)
    );
  controlador_prog_count_10 : X_FF
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_10_CLK,
      I => controlador_Mcount_prog_count10,
      O => controlador_prog_count(10),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y26"
    )
    port map (
      CI => controlador_Mcount_prog_count_cy_7_Q_7000,
      CYINIT => '0',
      CO(3) => NLW_controlador_Mcount_prog_count_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_controlador_Mcount_prog_count_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_controlador_Mcount_prog_count_xor_11_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count11,
      O(2) => controlador_Mcount_prog_count10,
      O(1) => controlador_Mcount_prog_count9,
      O(0) => controlador_Mcount_prog_count8,
      S(3) => controlador_Mcount_prog_count_lut(11),
      S(2) => controlador_Mcount_prog_count_lut(10),
      S(1) => controlador_Mcount_prog_count_lut(9),
      S(0) => controlador_Mcount_prog_count_lut(8)
    );
  controlador_Mcount_prog_count_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"7F7700007F770000"
    )
    port map (
      ADR3 => controlador_Reg_instruct(0),
      ADR2 => alu_comp_FlagZ_6986,
      ADR1 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR4 => controlador_prog_count(10),
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(10)
    );
  ROM_data_10_3_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_3_C5LUT_O_UNCONNECTED
    );
  controlador_prog_count_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_9_CLK,
      I => controlador_Mcount_prog_count9,
      O => controlador_prog_count(9),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"7030F0F07030F0F0"
    )
    port map (
      ADR3 => controlador_Reg_instruct(0),
      ADR0 => alu_comp_FlagZ_6986,
      ADR4 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR2 => controlador_prog_count(9),
      ADR1 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(9)
    );
  ROM_data_10_4_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_4_B5LUT_O_UNCONNECTED
    );
  controlador_prog_count_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => '0'
    )
    port map (
      CE => controlador_n0461_inv_0,
      CLK => NlwBufferSignal_controlador_prog_count_8_CLK,
      I => controlador_Mcount_prog_count8,
      O => controlador_prog_count(8),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"7F0077007F007700"
    )
    port map (
      ADR4 => controlador_Reg_instruct(0),
      ADR2 => alu_comp_FlagZ_6986,
      ADR1 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR3 => controlador_prog_count(8),
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(8)
    );
  ROM_data_10_5_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_5_A5LUT_O_UNCONNECTED
    );
  alu_comp_reg_acc_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_3_CLK,
      I => alu_comp_reg_acc_tmp(3),
      O => alu_comp_reg_acc(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"A55AF00FB44BB44B"
    )
    port map (
      ADR3 => alu_comp_Mmux_reg_acc_tmp_rs_B(3),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR4 => N51,
      ADR1 => N50,
      ADR5 => RAM_Data_3_LogicTrst5_7025,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(3)
    );
  alu_comp_reg_acc_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_2_CLK,
      I => alu_comp_reg_acc_tmp(2),
      O => alu_comp_reg_acc(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y26"
    )
    port map (
      CI => '0',
      CYINIT => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      CO(3) => alu_comp_Mmux_reg_acc_tmp_rs_cy(3),
      CO(2) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_1_Q,
      DI(0) => alu_comp_Mmux_reg_acc_tmp_rs_A_0_rt_287,
      O(3) => alu_comp_reg_acc_tmp(3),
      O(2) => alu_comp_reg_acc_tmp(2),
      O(1) => alu_comp_reg_acc_tmp(1),
      O(0) => alu_comp_reg_acc_tmp(0),
      S(3) => alu_comp_Mmux_reg_acc_tmp_rs_lut(3),
      S(2) => alu_comp_Mmux_reg_acc_tmp_rs_lut(2),
      S(1) => alu_comp_Mmux_reg_acc_tmp_rs_lut(1),
      S(0) => alu_comp_Mmux_reg_acc_tmp_rs_lut_0_rt_286
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"AA665599AA5A55A5"
    )
    port map (
      ADR4 => alu_comp_Mmux_reg_acc_tmp_rs_B(2),
      ADR0 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR1 => N48_0,
      ADR2 => N47,
      ADR5 => RAM_Data_2_LogicTrst5_7018,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(2)
    );
  alu_comp_reg_acc_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_1_CLK,
      I => alu_comp_reg_acc_tmp(1),
      O => alu_comp_reg_acc(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"C3C36969C3C33CC3"
    )
    port map (
      ADR2 => alu_comp_Mmux_reg_acc_tmp_rs_B(1),
      ADR1 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR0 => N45_0,
      ADR3 => N44,
      ADR5 => RAM_Data_1_LogicTrst5_7013,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(1)
    );
  alu_comp_reg_acc_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_0_CLK,
      I => alu_comp_reg_acc_tmp(0),
      O => alu_comp_reg_acc(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => alu_comp_Mmux_reg_acc_tmp_rs_lut(0),
      ADR4 => '1',
      ADR5 => '1',
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut_0_rt_286
    );
  alu_comp_Mmux_reg_acc_tmp_rs_A_0_rt : X_LUT5
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_Mmux_reg_acc_tmp_rs_A(0),
      O => alu_comp_Mmux_reg_acc_tmp_rs_A_0_rt_287
    );
  alu_comp_reg_acc_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_7_CLK,
      I => alu_comp_reg_acc_tmp(7),
      O => alu_comp_reg_acc(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"AA5655A9AA9A5565"
    )
    port map (
      ADR0 => alu_comp_Mmux_reg_acc_tmp_rs_B(7),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A16,
      ADR2 => N38,
      ADR5 => N39,
      ADR1 => RAM_Data_7_LogicTrst5_7049,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(7)
    );
  alu_comp_reg_acc_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_6_CLK,
      I => alu_comp_reg_acc_tmp(6),
      O => alu_comp_reg_acc(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y27"
    )
    port map (
      CI => alu_comp_Mmux_reg_acc_tmp_rs_cy(3),
      CYINIT => '0',
      CO(3) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_0_Q,
      O(3) => alu_comp_reg_acc_tmp(7),
      O(2) => alu_comp_reg_acc_tmp(6),
      O(1) => alu_comp_reg_acc_tmp(5),
      O(0) => alu_comp_reg_acc_tmp(4),
      S(3) => alu_comp_Mmux_reg_acc_tmp_rs_lut(7),
      S(2) => alu_comp_Mmux_reg_acc_tmp_rs_lut(6),
      S(1) => alu_comp_Mmux_reg_acc_tmp_rs_lut(5),
      S(0) => alu_comp_Mmux_reg_acc_tmp_rs_lut(4)
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"AA65559AAA6A5595"
    )
    port map (
      ADR0 => alu_comp_Mmux_reg_acc_tmp_rs_B(6),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR1 => N60,
      ADR5 => N59,
      ADR2 => RAM_Data_6_LogicTrst5_7043,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(6)
    );
  alu_comp_reg_acc_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_5_CLK,
      I => alu_comp_reg_acc_tmp(5),
      O => alu_comp_reg_acc(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"CC333CC3CC336699"
    )
    port map (
      ADR1 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_rs_B(5),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR2 => N57,
      ADR0 => N56,
      ADR5 => RAM_Data_5_LogicTrst5_7037,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(5)
    );
  alu_comp_reg_acc_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0245_inv,
      CLK => NlwBufferSignal_alu_comp_reg_acc_4_CLK,
      I => alu_comp_reg_acc_tmp(4),
      O => alu_comp_reg_acc(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"A5A5A5A569695AA5"
    )
    port map (
      ADR2 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_rs_B(4),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      ADR1 => N54,
      ADR3 => N53,
      ADR4 => RAM_Data_4_LogicTrst5_7031,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      O => ProtoComp38_CYINITVCC_1_340
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITVCC_1_340,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"2828141428281414"
    )
    port map (
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT_O_UNCONNECTED
    );
  ProtoComp39_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      O => ProtoComp39_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp39_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count3,
      O => RS232_PHY_Transmitter_width_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count(3),
      ADR4 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(3)
    );
  ROM_data_10_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_17_D5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count2,
      O => RS232_PHY_Transmitter_width_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv,
      CO(3) => RS232_PHY_Transmitter_Mcount_width_count_cy(3),
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_width_count3,
      O(2) => RS232_PHY_Transmitter_Mcount_width_count2,
      O(1) => RS232_PHY_Transmitter_Mcount_width_count1,
      O(0) => RS232_PHY_Transmitter_Mcount_width_count,
      S(3) => RS232_PHY_Transmitter_Mcount_width_count_lut(3),
      S(2) => RS232_PHY_Transmitter_Mcount_width_count_lut(2),
      S(1) => RS232_PHY_Transmitter_Mcount_width_count_lut(1),
      S(0) => RS232_PHY_Transmitter_Mcount_width_count_lut(0)
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(2),
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(2)
    );
  ROM_data_10_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_18_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count1,
      O => RS232_PHY_Transmitter_width_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(1),
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(1)
    );
  ROM_data_10_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_19_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count,
      O => RS232_PHY_Transmitter_width_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"4444444444444444"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Transmitter_width_count(0),
      ADR0 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(0)
    );
  ROM_data_10_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_20_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count7,
      O => RS232_PHY_Transmitter_width_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"BFFFFFFF00000000"
    )
    port map (
      ADR3 => RS232_PHY_Transmitter_width_count(5),
      ADR4 => RS232_PHY_Transmitter_width_count(3),
      ADR1 => RS232_PHY_Transmitter_width_count(2),
      ADR5 => RS232_PHY_Transmitter_width_count(7),
      ADR0 => N28,
      ADR2 => RS232_PHY_Transmitter_width_count(1),
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(7)
    );
  RS232_PHY_Transmitter_width_count_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count6,
      O => RS232_PHY_Transmitter_width_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y17"
    )
    port map (
      CI => RS232_PHY_Transmitter_Mcount_width_count_cy(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_width_count7,
      O(2) => RS232_PHY_Transmitter_Mcount_width_count6,
      O(1) => RS232_PHY_Transmitter_Mcount_width_count5,
      O(0) => RS232_PHY_Transmitter_Mcount_width_count4,
      S(3) => RS232_PHY_Transmitter_Mcount_width_count_lut(7),
      S(2) => RS232_PHY_Transmitter_Mcount_width_count_lut(6),
      S(1) => RS232_PHY_Transmitter_Mcount_width_count_lut(5),
      S(0) => RS232_PHY_Transmitter_Mcount_width_count_lut(4)
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(6),
      ADR2 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(6)
    );
  ROM_data_10_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_14_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count5,
      O => RS232_PHY_Transmitter_width_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(5),
      ADR1 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(5)
    );
  ROM_data_10_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_15_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count4,
      O => RS232_PHY_Transmitter_width_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Transmitter_width_count(4),
      ADR4 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(4)
    );
  ROM_data_10_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_16_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp38_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp38_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"4488112244881122"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT_O_UNCONNECTED
    );
  Clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 202 ps
    )
    port map (
      O => Clk_BUFGP_IBUFG_492,
      I => Clk
    );
  ProtoComp44_IMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_492,
      O => Clk_BUFGP_IBUFG_0
    );
  switches_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_switches_0_OBUF_I,
      O => switches(0)
    );
  switches_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => NlwBufferSignal_switches_1_OBUF_I,
      O => switches(1)
    );
  switches_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => NlwBufferSignal_switches_2_OBUF_I,
      O => switches(2)
    );
  switches_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_switches_3_OBUF_I,
      O => switches(3)
    );
  switches_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => NlwBufferSignal_switches_4_OBUF_I,
      O => switches(4)
    );
  switches_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_switches_5_OBUF_I,
      O => switches(5)
    );
  switches_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_switches_6_OBUF_I,
      O => switches(6)
    );
  switches_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_switches_7_OBUF_I,
      O => switches(7)
    );
  Reset_IBUF : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 202 ps
    )
    port map (
      O => Reset_IBUF_511,
      I => Reset
    );
  ProtoComp44_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 202 ps
    )
    port map (
      I => Reset_IBUF_511,
      O => Reset_IBUF_0
    );
  Temp_H_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_Temp_H_0_OBUF_I,
      O => Temp_H(0)
    );
  Temp_H_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_Temp_H_1_OBUF_I,
      O => Temp_H(1)
    );
  Temp_H_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_Temp_H_2_OBUF_I,
      O => Temp_H(2)
    );
  Temp_H_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_Temp_H_3_OBUF_I,
      O => Temp_H(3)
    );
  Temp_H_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => NlwBufferSignal_Temp_H_4_OBUF_I,
      O => Temp_H(4)
    );
  Temp_H_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_Temp_H_5_OBUF_I,
      O => Temp_H(5)
    );
  Temp_H_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_Temp_H_6_OBUF_I,
      O => Temp_H(6)
    );
  Temp_L_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_Temp_L_0_OBUF_I,
      O => Temp_L(0)
    );
  Temp_L_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_Temp_L_1_OBUF_I,
      O => Temp_L(1)
    );
  Temp_L_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_Temp_L_2_OBUF_I,
      O => Temp_L(2)
    );
  Temp_L_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_Temp_L_3_OBUF_I,
      O => Temp_L(3)
    );
  Temp_L_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => NlwBufferSignal_Temp_L_4_OBUF_I,
      O => Temp_L(4)
    );
  Temp_L_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD184"
    )
    port map (
      I => NlwBufferSignal_Temp_L_5_OBUF_I,
      O => Temp_L(5)
    );
  Temp_L_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_Temp_L_6_OBUF_I,
      O => Temp_L(6)
    );
  RS232_RX_IBUF : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 202 ps
    )
    port map (
      O => RS232_RX_IBUF_542,
      I => RS232_RX
    );
  ProtoComp44_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_542,
      O => RS232_RX_IBUF_0
    );
  RS232_TX_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => NlwBufferSignal_RS232_TX_OBUF_I,
      O => RS232_TX
    );
  Clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 202 ps
    )
    port map (
      I => NlwBufferSignal_Clk_BUFGP_BUFG_IN,
      O => Clk_BUFGP
    );
  ram_top_periph_ram_n0798_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"1000000000000000"
    )
    port map (
      ADR2 => RAM_Addr(2),
      ADR1 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(3),
      O => ram_top_periph_ram_n0798_inv
    );
  ram_top_periph_ram_contents_ram_38_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN,
      O => ram_top_periph_ram_contents_ram_38(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN,
      O => ram_top_periph_ram_contents_ram_47(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN,
      O => ram_top_periph_ram_contents_ram_62(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN,
      O => ram_top_periph_ram_contents_ram_6(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN,
      O => ram_top_periph_ram_contents_ram_6(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN,
      O => ram_top_periph_ram_contents_ram_6(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN,
      O => ram_top_periph_ram_contents_ram_6(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN,
      O => ram_top_periph_ram_contents_ram_62(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN,
      O => ram_top_periph_ram_contents_ram_62(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN,
      O => ram_top_periph_ram_contents_ram_62(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN,
      O => ram_top_periph_ram_contents_ram_54(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN,
      O => ram_top_periph_ram_contents_ram_54(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN,
      O => ram_top_periph_ram_contents_ram_54(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN,
      O => ram_top_periph_ram_contents_ram_54(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN,
      O => ram_top_periph_ram_contents_ram_15(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN,
      O => ram_top_periph_ram_contents_ram_15(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN,
      O => ram_top_periph_ram_contents_ram_15(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN,
      O => ram_top_periph_ram_contents_ram_15(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN,
      O => ram_top_periph_ram_contents_ram_8(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN,
      O => ram_top_periph_ram_contents_ram_8(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN,
      O => ram_top_periph_ram_contents_ram_8(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN,
      O => ram_top_periph_ram_contents_ram_8(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN,
      O => ram_top_periph_ram_contents_ram_10(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN,
      O => ram_top_periph_ram_contents_ram_10(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN,
      O => ram_top_periph_ram_contents_ram_10(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0763_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"0000000000020000"
    )
    port map (
      ADR3 => RAM_Addr(2),
      ADR1 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      O => ram_top_periph_ram_n0763_inv
    );
  ram_top_periph_ram_contents_ram_10_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN,
      O => ram_top_periph_ram_contents_ram_10(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_111 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"CCFFCC00F0AAF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_8(7),
      ADR2 => ram_top_periph_ram_contents_ram_9(7),
      ADR1 => ram_top_periph_ram_contents_ram_11(7),
      ADR4 => ram_top_periph_ram_contents_ram_10(7),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_111_7711
    );
  ram_top_periph_ram_contents_ram_29_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN,
      O => ram_top_periph_ram_contents_ram_29(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN,
      O => ram_top_periph_ram_contents_ram_29(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN,
      O => ram_top_periph_ram_contents_ram_29(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN,
      O => ram_top_periph_ram_contents_ram_29(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN,
      O => ram_top_periph_ram_contents_ram_19(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN,
      O => ram_top_periph_ram_contents_ram_45(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN,
      O => ram_top_periph_ram_contents_ram_57(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN,
      O => ram_top_periph_ram_contents_ram_57(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN,
      O => ram_top_periph_ram_contents_ram_57(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN,
      O => ram_top_periph_ram_contents_ram_37(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN,
      O => ram_top_periph_ram_contents_ram_37(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN,
      O => ram_top_periph_ram_contents_ram_37(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN,
      O => ram_top_periph_ram_contents_ram_57(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN,
      O => ram_top_periph_ram_contents_ram_5(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN,
      O => ram_top_periph_ram_contents_ram_5(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN,
      O => ram_top_periph_ram_contents_ram_5(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_4(6),
      ADR0 => ram_top_periph_ram_contents_ram_5(6),
      ADR1 => ram_top_periph_ram_contents_ram_7(6),
      ADR5 => ram_top_periph_ram_contents_ram_6(6),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR4 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux6_11_7791
    );
  ram_top_periph_ram_contents_ram_5_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN,
      O => ram_top_periph_ram_contents_ram_5(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN,
      O => ram_top_periph_ram_contents_ram_61(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN,
      O => ram_top_periph_ram_contents_ram_61(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN,
      O => ram_top_periph_ram_contents_ram_61(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN,
      O => ram_top_periph_ram_contents_ram_61(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN,
      O => ram_top_periph_ram_contents_ram_37(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_1_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN,
      O => ram_top_periph_ram_contents_ram_1(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_12 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => X"CFFACF0AC0FAC00A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(5),
      ADR4 => ram_top_periph_ram_contents_ram_13(5),
      ADR1 => ram_top_periph_ram_contents_ram_15(5),
      ADR5 => ram_top_periph_ram_contents_ram_14(5),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux5_12_7897
    );
  ram_top_periph_ram_contents_ram_1_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN,
      O => ram_top_periph_ram_contents_ram_1(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_10 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => X"EEF322F3EEC022C0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_0(5),
      ADR4 => ram_top_periph_ram_contents_ram_3(5),
      ADR0 => ram_top_periph_ram_contents_ram_2(5),
      ADR2 => ram_top_periph_ram_contents_ram_1(5),
      ADR1 => RAM_Addr_0_LogicTrst35,
      ADR3 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux5_10_7898
    );
  ram_top_periph_ram_contents_ram_1_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN,
      O => ram_top_periph_ram_contents_ram_1(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_6 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => X"F3C0F3C0BBBB8888"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR1 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux5_111_7784,
      ADR2 => ram_top_periph_ram_mux5_12_7897,
      ADR0 => ram_top_periph_ram_mux5_11_7785,
      ADR4 => ram_top_periph_ram_mux5_10_7898,
      O => ram_top_periph_ram_mux5_6_7707
    );
  ram_top_periph_ram_mux6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"B8B8FFCCB8B83300"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_12(6),
      ADR2 => ram_top_periph_ram_contents_ram_13(6),
      ADR0 => ram_top_periph_ram_contents_ram_15(6),
      ADR5 => ram_top_periph_ram_contents_ram_14(6),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR1 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_12_7790
    );
  ram_top_periph_ram_contents_ram_1_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN,
      O => ram_top_periph_ram_contents_ram_1(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"FCFC0C0CAFA0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_8(5),
      ADR1 => ram_top_periph_ram_contents_ram_9(5),
      ADR4 => ram_top_periph_ram_contents_ram_11(5),
      ADR0 => ram_top_periph_ram_contents_ram_10(5),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux5_111_7784
    );
  ram_top_periph_ram_contents_ram_3_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN,
      O => ram_top_periph_ram_contents_ram_3(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN,
      O => ram_top_periph_ram_contents_ram_3(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"CCCCAAAAF0F0FF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_8(6),
      ADR2 => ram_top_periph_ram_contents_ram_9(6),
      ADR1 => ram_top_periph_ram_contents_ram_11(6),
      ADR0 => ram_top_periph_ram_contents_ram_10(6),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_111_7900
    );
  ram_top_periph_ram_contents_ram_3_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN,
      O => ram_top_periph_ram_contents_ram_3(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_10 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"B8B8B8B8FF33CC00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_0(6),
      ADR3 => ram_top_periph_ram_contents_ram_1(6),
      ADR0 => ram_top_periph_ram_contents_ram_3(6),
      ADR2 => ram_top_periph_ram_contents_ram_2(6),
      ADR1 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux6_10_7901
    );
  ram_top_periph_ram_contents_ram_3_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN,
      O => ram_top_periph_ram_contents_ram_3(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_6 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR1 => ram_top_periph_ram_mux6_111_7900,
      ADR2 => ram_top_periph_ram_mux6_12_7790,
      ADR0 => ram_top_periph_ram_mux6_11_7791,
      ADR4 => ram_top_periph_ram_mux6_10_7901,
      O => ram_top_periph_ram_mux6_6_7789
    );
  ram_top_periph_ram_mux5_122 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(5),
      ADR0 => ram_top_periph_ram_contents_ram_25(5),
      ADR2 => ram_top_periph_ram_contents_ram_27(5),
      ADR3 => ram_top_periph_ram_contents_ram_26(5),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_122_7903
    );
  ram_top_periph_ram_contents_ram_17_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN,
      O => ram_top_periph_ram_contents_ram_17(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_13 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"AAAAFF00F0F0CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(5),
      ADR3 => ram_top_periph_ram_contents_ram_29(5),
      ADR0 => ram_top_periph_ram_contents_ram_31(5),
      ADR2 => ram_top_periph_ram_contents_ram_30(5),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_13_7904
    );
  ram_top_periph_ram_contents_ram_17_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN,
      O => ram_top_periph_ram_contents_ram_17(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_112 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"FFF000F0AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_16(5),
      ADR4 => ram_top_periph_ram_contents_ram_19(5),
      ADR0 => ram_top_periph_ram_contents_ram_18(5),
      ADR2 => ram_top_periph_ram_contents_ram_17(5),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux5_112_7905
    );
  ram_top_periph_ram_contents_ram_17_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN,
      O => ram_top_periph_ram_contents_ram_17(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_7 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"BBF3BBC088F388C0"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux5_122_7903,
      ADR0 => ram_top_periph_ram_mux5_13_7904,
      ADR5 => ram_top_periph_ram_mux5_121_7877,
      ADR4 => ram_top_periph_ram_mux5_112_7905,
      O => ram_top_periph_ram_mux5_7_7706
    );
  ram_top_periph_ram_contents_ram_17_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN,
      O => ram_top_periph_ram_contents_ram_17(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN,
      O => ram_top_periph_ram_contents_ram_13(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN,
      O => ram_top_periph_ram_contents_ram_13(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1092_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"0000200000000000"
    )
    port map (
      ADR5 => RAM_Addr(3),
      ADR4 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(0),
      ADR3 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n1092_inv
    );
  ram_top_periph_ram_n1064_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"1000000000000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n1064_inv
    );
  ram_top_periph_ram_n1001_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"0000000000000080"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR2 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n1001_inv
    );
  ram_top_periph_ram_contents_ram_59_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN,
      O => ram_top_periph_ram_contents_ram_59(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN,
      O => ram_top_periph_ram_contents_ram_59(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0784_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000000002000000"
    )
    port map (
      ADR3 => RAM_Addr(3),
      ADR0 => RAM_Addr(0),
      ADR5 => RAM_Addr(4),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(5),
      ADR1 => RAM_Addr(1),
      O => ram_top_periph_ram_n0784_inv
    );
  ram_top_periph_ram_contents_ram_46_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN,
      O => ram_top_periph_ram_contents_ram_46(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN,
      O => ram_top_periph_ram_contents_ram_46(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN,
      O => ram_top_periph_ram_contents_ram_46(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN,
      O => ram_top_periph_ram_contents_ram_46(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1036_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"0000000004000000"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      O => ram_top_periph_ram_n1036_inv
    );
  ram_top_periph_ram_contents_ram_58_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN,
      O => ram_top_periph_ram_contents_ram_58(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_123 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FE76BA32DC549810"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_36(7),
      ADR5 => ram_top_periph_ram_contents_ram_37(7),
      ADR3 => ram_top_periph_ram_contents_ram_39(7),
      ADR4 => ram_top_periph_ram_contents_ram_38(7),
      ADR0 => RAM_Addr_0_LogicTrst3_7724,
      ADR1 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_123_7888
    );
  ram_top_periph_ram_contents_ram_58_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN,
      O => ram_top_periph_ram_contents_ram_58(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN,
      O => ram_top_periph_ram_contents_ram_58(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN,
      O => ram_top_periph_ram_contents_ram_58(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN,
      O => ram_top_periph_ram_contents_ram_39(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN,
      O => ram_top_periph_ram_contents_ram_39(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN,
      O => ram_top_periph_ram_contents_ram_39(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN,
      O => ram_top_periph_ram_contents_ram_39(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN,
      O => ram_top_periph_ram_contents_ram_44(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN,
      O => ram_top_periph_ram_contents_ram_44(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN,
      O => ram_top_periph_ram_contents_ram_44(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN,
      O => ram_top_periph_ram_contents_ram_44(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_4_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN,
      O => ram_top_periph_ram_contents_ram_4(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_4_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN,
      O => ram_top_periph_ram_contents_ram_4(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FAFAFC0C0A0AFC0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_4(7),
      ADR0 => ram_top_periph_ram_contents_ram_5(7),
      ADR5 => ram_top_periph_ram_contents_ram_7(7),
      ADR3 => ram_top_periph_ram_contents_ram_6(7),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux7_11_7713
    );
  ram_top_periph_ram_contents_ram_4_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN,
      O => ram_top_periph_ram_contents_ram_4(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_4_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN,
      O => ram_top_periph_ram_contents_ram_4(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_5(4),
      ADR2 => ram_top_periph_ram_contents_ram_7(4),
      ADR1 => ram_top_periph_ram_contents_ram_6(4),
      ADR0 => ram_top_periph_ram_contents_ram_4(4),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_11_7776
    );
  ram_top_periph_ram_contents_ram_7_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN,
      O => ram_top_periph_ram_contents_ram_7(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN,
      O => ram_top_periph_ram_contents_ram_7(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN,
      O => ram_top_periph_ram_contents_ram_7(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN,
      O => ram_top_periph_ram_contents_ram_7(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1141_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => RAM_Addr(2),
      ADR1 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(3),
      O => ram_top_periph_ram_n1141_inv
    );
  ram_top_periph_ram_contents_ram_53_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN,
      O => ram_top_periph_ram_contents_ram_53(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN,
      O => ram_top_periph_ram_contents_ram_53(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN,
      O => ram_top_periph_ram_contents_ram_53(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN,
      O => ram_top_periph_ram_contents_ram_53(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_0_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN,
      O => ram_top_periph_ram_contents_ram_0(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"AFAFA0A0FC0CFC0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_12(4),
      ADR4 => ram_top_periph_ram_contents_ram_13(4),
      ADR0 => ram_top_periph_ram_contents_ram_15(4),
      ADR3 => ram_top_periph_ram_contents_ram_14(4),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_12_7909
    );
  ram_top_periph_ram_contents_ram_0_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN,
      O => ram_top_periph_ram_contents_ram_0(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_0_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN,
      O => ram_top_periph_ram_contents_ram_0(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_10 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"F0F0FF00AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_0(4),
      ADR0 => ram_top_periph_ram_contents_ram_1(4),
      ADR2 => ram_top_periph_ram_contents_ram_3(4),
      ADR3 => ram_top_periph_ram_contents_ram_2(4),
      ADR4 => RAM_Addr_0_LogicTrst3_7724,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux4_10_7910
    );
  ram_top_periph_ram_contents_ram_0_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN,
      O => ram_top_periph_ram_contents_ram_0(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FB73EA62D951C840"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux4_111_7775,
      ADR3 => ram_top_periph_ram_mux4_12_7909,
      ADR5 => ram_top_periph_ram_mux4_11_7776,
      ADR4 => ram_top_periph_ram_mux4_10_7910,
      O => ram_top_periph_ram_mux4_6_7263
    );
  ram_top_periph_ram_contents_ram_12_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN,
      O => ram_top_periph_ram_contents_ram_12(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_12_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN,
      O => ram_top_periph_ram_contents_ram_12(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_111 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_8(4),
      ADR2 => ram_top_periph_ram_contents_ram_9(4),
      ADR3 => ram_top_periph_ram_contents_ram_11(4),
      ADR0 => ram_top_periph_ram_contents_ram_10(4),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_111_7775
    );
  ram_top_periph_ram_contents_ram_12_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN,
      O => ram_top_periph_ram_contents_ram_12(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0777_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"0000000000100000"
    )
    port map (
      ADR0 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      O => ram_top_periph_ram_n0777_inv
    );
  ram_top_periph_ram_contents_ram_12_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN,
      O => ram_top_periph_ram_contents_ram_12(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_12 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFF000F0CCAACCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(7),
      ADR1 => ram_top_periph_ram_contents_ram_13(7),
      ADR4 => ram_top_periph_ram_contents_ram_15(7),
      ADR2 => ram_top_periph_ram_contents_ram_14(7),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_12_7712
    );
  ram_top_periph_ram_contents_ram_11_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN,
      O => ram_top_periph_ram_contents_ram_11(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_4_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR5 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux4_71_7260,
      ADR3 => ram_top_periph_ram_mux4_8_7261,
      ADR2 => ram_top_periph_ram_mux4_7_7262,
      ADR0 => ram_top_periph_ram_mux4_6_7263,
      O => N73
    );
  ram_top_periph_ram_contents_ram_11_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN,
      O => ram_top_periph_ram_contents_ram_11(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_A105 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FF03FC00FF07F800"
    )
    port map (
      ADR0 => ram_top_gp_ram_n0025_4_0,
      ADR1 => RAM_OE,
      ADR5 => N73,
      ADR2 => RAM_Data_4_LogicTrst1_7162,
      ADR4 => N96,
      ADR3 => N97,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(4)
    );
  ram_top_periph_ram_contents_ram_11_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN,
      O => ram_top_periph_ram_contents_ram_11(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_4_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FFFFFFFFFD8DFD8D"
    )
    port map (
      ADR4 => '1',
      ADR1 => alu_comp_reg_a(4),
      ADR2 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A104_7264,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N97
    );
  ram_top_periph_ram_contents_ram_11_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN,
      O => ram_top_periph_ram_contents_ram_11(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_5_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FFFFFFFFFFDD88DD"
    )
    port map (
      ADR2 => '1',
      ADR1 => alu_comp_reg_a(5),
      ADR3 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A122_7691,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N100
    );
  ram_top_periph_ram_contents_ram_28_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN,
      O => ram_top_periph_ram_contents_ram_28(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN,
      O => ram_top_periph_ram_contents_ram_28(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_13 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"FA0AFCFCFA0A0C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(7),
      ADR0 => ram_top_periph_ram_contents_ram_29(7),
      ADR3 => ram_top_periph_ram_contents_ram_31(7),
      ADR5 => ram_top_periph_ram_contents_ram_30(7),
      ADR4 => RAM_Addr_0_LogicTrst3_7724,
      ADR2 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_13_7801
    );
  ram_top_periph_ram_contents_ram_28_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN,
      O => ram_top_periph_ram_contents_ram_28(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN,
      O => ram_top_periph_ram_contents_ram_28(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN,
      O => ram_top_periph_ram_contents_ram_19(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN,
      O => ram_top_periph_ram_contents_ram_19(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_112 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"FA0AFCFCFA0A0C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_16(7),
      ADR5 => ram_top_periph_ram_contents_ram_17(7),
      ADR3 => ram_top_periph_ram_contents_ram_19(7),
      ADR0 => ram_top_periph_ram_contents_ram_18(7),
      ADR2 => RAM_Addr_0_LogicTrst35,
      ADR4 => RAM_Addr(1),
      O => ram_top_periph_ram_mux7_112_7915
    );
  ram_top_periph_ram_contents_ram_19_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN,
      O => ram_top_periph_ram_contents_ram_19(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"DDDDFA508888FA50"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux7_122_7885,
      ADR1 => ram_top_periph_ram_mux7_13_7801,
      ADR5 => ram_top_periph_ram_mux7_121_7886,
      ADR2 => ram_top_periph_ram_mux7_112_7915,
      O => ram_top_periph_ram_mux7_7_7710
    );
  ram_top_periph_ram_contents_ram_13_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN,
      O => ram_top_periph_ram_contents_ram_13(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN,
      O => ram_top_periph_ram_contents_ram_13(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN,
      O => ram_top_periph_ram_contents_ram_60(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN,
      O => ram_top_periph_ram_contents_ram_60(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN,
      O => ram_top_periph_ram_contents_ram_60(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN,
      O => ram_top_periph_ram_contents_ram_60(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_5_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FFFFFFFFEECCAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => alu_comp_reg_a(5),
      ADR3 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A122_7691,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N99
    );
  alu_comp_Mmux_reg_acc_tmp_A122 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"50104000F0B0E0A0"
    )
    port map (
      ADR4 => alu_comp_reg_acc(4),
      ADR3 => alu_comp_reg_acc(6),
      ADR5 => alu_comp_reg_a_7_reg_b_7_equal_11_o6,
      ADR1 => ALU_op(0),
      ADR0 => ALU_op(2),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A121
    );
  alu_comp_Mmux_reg_acc_tmp_A123 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FF54FF44FF54FF00"
    )
    port map (
      ADR1 => alu_comp_reg_b(5),
      ADR4 => alu_comp_reg_a(5),
      ADR0 => ALU_op(1),
      ADR2 => alu_comp_n0171_inv1_7208,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A121,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A122_7691
    );
  alu_comp_Mmux_reg_acc_tmp_A124_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"000055FF55FF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => alu_comp_reg_a(5),
      ADR5 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A122_7691,
      O => N56
    );
  ram_top_periph_ram_n1078_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"2000000000000000"
    )
    port map (
      ADR3 => RAM_Addr(5),
      ADR2 => RAM_Addr(0),
      ADR4 => RAM_Addr(1),
      ADR5 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      ADR1 => RAM_Addr(3),
      O => ram_top_periph_ram_n1078_inv
    );
  ram_top_periph_ram_n1099_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(1),
      ADR5 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n1099_inv
    );
  ram_top_periph_ram_n1106_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"0080000000000000"
    )
    port map (
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(0),
      ADR1 => RAM_Addr(3),
      ADR0 => RAM_Addr(1),
      ADR5 => RAM_Addr(4),
      ADR3 => RAM_Addr(2),
      O => ram_top_periph_ram_n1106_inv
    );
  ram_top_periph_ram_n1085_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"0100000000000000"
    )
    port map (
      ADR5 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      ADR2 => RAM_Addr(1),
      ADR3 => RAM_Addr(3),
      ADR0 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      O => ram_top_periph_ram_n1085_inv
    );
  ram_top_periph_ram_n0987_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"0010000000000000"
    )
    port map (
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(3),
      ADR1 => RAM_Addr(0),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0987_inv
    );
  ram_top_periph_ram_contents_ram_42_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN,
      O => ram_top_periph_ram_contents_ram_42(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN,
      O => ram_top_periph_ram_contents_ram_42(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN,
      O => ram_top_periph_ram_contents_ram_42(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN,
      O => ram_top_periph_ram_contents_ram_42(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1029_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"0000000200000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      ADR3 => RAM_Addr(2),
      O => ram_top_periph_ram_n1029_inv
    );
  ram_top_periph_ram_contents_ram_55_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN,
      O => ram_top_periph_ram_contents_ram_55(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN,
      O => ram_top_periph_ram_contents_ram_55(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN,
      O => ram_top_periph_ram_contents_ram_55(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN,
      O => ram_top_periph_ram_contents_ram_55(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN,
      O => ram_top_periph_ram_contents_ram_56(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_133 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"AACCF0FFAACCF000"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_57(7),
      ADR0 => ram_top_periph_ram_contents_ram_59(7),
      ADR1 => ram_top_periph_ram_contents_ram_58(7),
      ADR5 => ram_top_periph_ram_contents_ram_56(7),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_133_7889
    );
  ram_top_periph_ram_contents_ram_56_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN,
      O => ram_top_periph_ram_contents_ram_56(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN,
      O => ram_top_periph_ram_contents_ram_56(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0735_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"0000000000000008"
    )
    port map (
      ADR4 => RAM_Addr(0),
      ADR5 => RAM_Addr(3),
      ADR3 => RAM_Addr(4),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0735_inv
    );
  ram_top_periph_ram_contents_ram_56_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN,
      O => ram_top_periph_ram_contents_ram_56(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_124 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"FCBBFC8830BB3088"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_40(7),
      ADR2 => ram_top_periph_ram_contents_ram_41(7),
      ADR5 => ram_top_periph_ram_contents_ram_43(7),
      ADR0 => ram_top_periph_ram_contents_ram_42(7),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR1 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_124_7887
    );
  ram_top_periph_ram_contents_ram_34_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN,
      O => ram_top_periph_ram_contents_ram_34(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_131 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"AFFCAF0CA0FCA00C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_44(7),
      ADR4 => ram_top_periph_ram_contents_ram_45(7),
      ADR0 => ram_top_periph_ram_contents_ram_47(7),
      ADR5 => ram_top_periph_ram_contents_ram_46(7),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_131_7919
    );
  ram_top_periph_ram_contents_ram_34_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN,
      O => ram_top_periph_ram_contents_ram_34(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_133 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"FFF0CCAA00F0CCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_56(4),
      ADR2 => ram_top_periph_ram_contents_ram_57(4),
      ADR5 => ram_top_periph_ram_contents_ram_59(4),
      ADR1 => ram_top_periph_ram_contents_ram_58(4),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux4_133_7875
    );
  ram_top_periph_ram_contents_ram_34_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN,
      O => ram_top_periph_ram_contents_ram_34(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_113 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"FFACF0AC0FAC00AC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(7),
      ADR0 => ram_top_periph_ram_contents_ram_33(7),
      ADR5 => ram_top_periph_ram_contents_ram_35(7),
      ADR4 => ram_top_periph_ram_contents_ram_34(7),
      ADR2 => RAM_Addr_0_LogicTrst35,
      ADR3 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_113_7920
    );
  ram_top_periph_ram_contents_ram_34_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN,
      O => ram_top_periph_ram_contents_ram_34(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_71 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux7_124_7887,
      ADR2 => ram_top_periph_ram_mux7_131_7919,
      ADR0 => ram_top_periph_ram_mux7_123_7888,
      ADR4 => ram_top_periph_ram_mux7_113_7920,
      O => ram_top_periph_ram_mux7_71_7708
    );
  ram_top_periph_ram_contents_ram_49_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN,
      O => ram_top_periph_ram_contents_ram_49(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_132 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"FFCC00CCF0AAF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_52(4),
      ADR1 => ram_top_periph_ram_contents_ram_53(4),
      ADR4 => ram_top_periph_ram_contents_ram_55(4),
      ADR2 => ram_top_periph_ram_contents_ram_54(4),
      ADR5 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_132_7923
    );
  ram_top_periph_ram_contents_ram_49_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN,
      O => ram_top_periph_ram_contents_ram_49(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_14 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"AAFFAA00F0CCF0CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(4),
      ADR2 => ram_top_periph_ram_contents_ram_61(4),
      ADR0 => ram_top_periph_ram_contents_ram_63(4),
      ADR4 => ram_top_periph_ram_contents_ram_62(4),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux4_14_7922
    );
  ram_top_periph_ram_contents_ram_49_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN,
      O => ram_top_periph_ram_contents_ram_49(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_125 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"CFCFC0C0AFA0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_48(4),
      ADR1 => ram_top_periph_ram_contents_ram_51(4),
      ADR4 => ram_top_periph_ram_contents_ram_50(4),
      ADR0 => ram_top_periph_ram_contents_ram_49(4),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_125_7924
    );
  ram_top_periph_ram_contents_ram_49_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN,
      O => ram_top_periph_ram_contents_ram_49(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_8 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"D8FFD855D8AAD800"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR4 => ram_top_periph_ram_mux4_133_7875,
      ADR1 => ram_top_periph_ram_mux4_14_7922,
      ADR2 => ram_top_periph_ram_mux4_132_7923,
      ADR5 => ram_top_periph_ram_mux4_125_7924,
      O => ram_top_periph_ram_mux4_8_7261
    );
  ram_top_periph_ram_contents_ram_51_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN,
      O => ram_top_periph_ram_contents_ram_51(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_132 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_52(5),
      ADR5 => ram_top_periph_ram_contents_ram_53(5),
      ADR1 => ram_top_periph_ram_contents_ram_55(5),
      ADR0 => ram_top_periph_ram_contents_ram_54(5),
      ADR4 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_132_7926
    );
  ram_top_periph_ram_contents_ram_51_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN,
      O => ram_top_periph_ram_contents_ram_51(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_14 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"F0F0FF00AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(5),
      ADR0 => ram_top_periph_ram_contents_ram_61(5),
      ADR2 => ram_top_periph_ram_contents_ram_63(5),
      ADR3 => ram_top_periph_ram_contents_ram_62(5),
      ADR5 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst33,
      O => ram_top_periph_ram_mux5_14_7925
    );
  ram_top_periph_ram_contents_ram_51_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN,
      O => ram_top_periph_ram_contents_ram_51(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_125 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"FDB97531ECA86420"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_48(5),
      ADR3 => ram_top_periph_ram_contents_ram_50(5),
      ADR2 => ram_top_periph_ram_contents_ram_49(5),
      ADR4 => ram_top_periph_ram_contents_ram_51(5),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR1 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux5_125_7927
    );
  ram_top_periph_ram_contents_ram_51_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN,
      O => ram_top_periph_ram_contents_ram_51(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_8 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR0 => ram_top_periph_ram_mux5_133_7879,
      ADR1 => ram_top_periph_ram_mux5_14_7925,
      ADR2 => ram_top_periph_ram_mux5_132_7926,
      ADR4 => ram_top_periph_ram_mux5_125_7927,
      O => ram_top_periph_ram_mux5_8_7705
    );
  ram_top_periph_ram_contents_ram_52_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN,
      O => ram_top_periph_ram_contents_ram_52(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_132 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"EEF5EEA044F544A0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_53(7),
      ADR5 => ram_top_periph_ram_contents_ram_55(7),
      ADR1 => ram_top_periph_ram_contents_ram_54(7),
      ADR4 => ram_top_periph_ram_contents_ram_52(7),
      ADR0 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_132_7930
    );
  ram_top_periph_ram_contents_ram_52_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN,
      O => ram_top_periph_ram_contents_ram_52(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_14 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"AFAFA0A0FC0CFC0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(7),
      ADR4 => ram_top_periph_ram_contents_ram_61(7),
      ADR0 => ram_top_periph_ram_contents_ram_63(7),
      ADR3 => ram_top_periph_ram_contents_ram_62(7),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_14_7929
    );
  ram_top_periph_ram_contents_ram_52_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN,
      O => ram_top_periph_ram_contents_ram_52(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_125 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"BBBBFC308888FC30"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_48(7),
      ADR0 => ram_top_periph_ram_contents_ram_51(7),
      ADR5 => ram_top_periph_ram_contents_ram_50(7),
      ADR3 => ram_top_periph_ram_contents_ram_49(7),
      ADR1 => RAM_Addr_0_LogicTrst35,
      ADR4 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_125_7931
    );
  ram_top_periph_ram_contents_ram_52_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN,
      O => ram_top_periph_ram_contents_ram_52(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_8 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"D8D8D8D8FF55AA00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux7_133_7889,
      ADR1 => ram_top_periph_ram_mux7_14_7929,
      ADR3 => ram_top_periph_ram_mux7_132_7930,
      ADR4 => ram_top_periph_ram_mux7_125_7931,
      O => ram_top_periph_ram_mux7_8_7709
    );
  ram_top_periph_ram_contents_ram_48_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN,
      O => ram_top_periph_ram_contents_ram_48(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_132 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"AFFCAF0CA0FCA00C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(6),
      ADR4 => ram_top_periph_ram_contents_ram_53(6),
      ADR0 => ram_top_periph_ram_contents_ram_55(6),
      ADR5 => ram_top_periph_ram_contents_ram_54(6),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR3 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_132_7934
    );
  ram_top_periph_ram_contents_ram_48_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN,
      O => ram_top_periph_ram_contents_ram_48(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_14 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"AAF0CCFFAAF0CC00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_60(6),
      ADR2 => ram_top_periph_ram_contents_ram_61(6),
      ADR0 => ram_top_periph_ram_contents_ram_63(6),
      ADR1 => ram_top_periph_ram_contents_ram_62(6),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux6_14_7933
    );
  ram_top_periph_ram_contents_ram_48_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN,
      O => ram_top_periph_ram_contents_ram_48(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_125 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"CCCCF0F0FF00AAAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_48(6),
      ADR1 => ram_top_periph_ram_contents_ram_51(6),
      ADR2 => ram_top_periph_ram_contents_ram_50(6),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_125_7935
    );
  ram_top_periph_ram_contents_ram_48_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN,
      O => ram_top_periph_ram_contents_ram_48(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_8 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"DF8FDA8AD585D080"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR2 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux6_133_7884,
      ADR1 => ram_top_periph_ram_mux6_14_7933,
      ADR3 => ram_top_periph_ram_mux6_132_7934,
      ADR4 => ram_top_periph_ram_mux6_125_7935,
      O => ram_top_periph_ram_mux6_8_7850
    );
  ram_top_periph_ram_contents_ram_16_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN,
      O => ram_top_periph_ram_contents_ram_16(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_122 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"AAF0FFCCAAF000CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(4),
      ADR2 => ram_top_periph_ram_contents_ram_25(4),
      ADR0 => ram_top_periph_ram_contents_ram_27(4),
      ADR5 => ram_top_periph_ram_contents_ram_26(4),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_122_7937
    );
  ram_top_periph_ram_mux4_13 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"FFF0AACC00F0AACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(4),
      ADR2 => ram_top_periph_ram_contents_ram_29(4),
      ADR5 => ram_top_periph_ram_contents_ram_31(4),
      ADR0 => ram_top_periph_ram_contents_ram_30(4),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_13_7938
    );
  ram_top_periph_ram_contents_ram_16_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN,
      O => ram_top_periph_ram_contents_ram_16(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_112 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"FF55AA00E4E4E4E4"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_16(4),
      ADR4 => ram_top_periph_ram_contents_ram_17(4),
      ADR3 => ram_top_periph_ram_contents_ram_19(4),
      ADR2 => ram_top_periph_ram_contents_ram_18(4),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR0 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_112_7939
    );
  ram_top_periph_ram_contents_ram_16_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN,
      O => ram_top_periph_ram_contents_ram_16(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_7 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"CCF0CCF0AAFFAA00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux4_122_7937,
      ADR1 => ram_top_periph_ram_mux4_13_7938,
      ADR0 => ram_top_periph_ram_mux4_121_7872,
      ADR4 => ram_top_periph_ram_mux4_112_7939,
      O => ram_top_periph_ram_mux4_7_7262
    );
  ram_top_periph_ram_contents_ram_50_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN,
      O => ram_top_periph_ram_contents_ram_50(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"FFF8FFBBFFF8FFBB"
    )
    port map (
      ADR5 => '1',
      ADR2 => alu_comp_reg_a(6),
      ADR1 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A142_7692,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N103
    );
  ram_top_periph_ram_contents_ram_50_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK,
      I => RAM_Data(6),
      O => ram_top_periph_ram_contents_ram_50(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"FFFFAAAAFFFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => ram_top_gp_ram_n0025_6_0,
      ADR0 => RAM_OE,
      ADR4 => RAM_Data_6_LogicTrst1_7166,
      ADR3 => N77,
      O => RAM_Data(6)
    );
  ram_top_periph_ram_contents_ram_50_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN,
      O => ram_top_periph_ram_contents_ram_50(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"FECEF2C23E0E3202"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      ADR4 => ram_top_periph_ram_mux6_71_7849,
      ADR5 => ram_top_periph_ram_mux6_8_7850,
      ADR3 => ram_top_periph_ram_mux6_7_7851,
      ADR0 => ram_top_periph_ram_mux6_6_7789,
      O => N77
    );
  ram_top_periph_ram_contents_ram_50_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN,
      O => ram_top_periph_ram_contents_ram_50(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_A144 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"F0F5F0F7F0A0F080"
    )
    port map (
      ADR1 => ram_top_gp_ram_n0025_6_0,
      ADR0 => RAM_OE,
      ADR4 => N77,
      ADR3 => RAM_Data_6_LogicTrst1_7166,
      ADR5 => N102,
      ADR2 => N103,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(6)
    );
  RAM_Data_5_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFF0FFC0FFF0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => ram_top_gp_ram_n0025_5_0,
      ADR2 => RAM_OE,
      ADR3 => RAM_Data_5_LogicTrst1_7164,
      ADR1 => N75,
      O => RAM_Data(5)
    );
  RAM_Data_4_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFECFFECFFA0FFA0"
    )
    port map (
      ADR4 => '1',
      ADR2 => alu_comp_reg_a(4),
      ADR1 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A104_7264,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N96
    );
  ram_top_periph_ram_contents_ram_26_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN,
      O => ram_top_periph_ram_contents_ram_26(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_5_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"BFBCB3B08F8C8380"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      ADR4 => ram_top_periph_ram_mux5_71_7704,
      ADR0 => ram_top_periph_ram_mux5_8_7705,
      ADR5 => ram_top_periph_ram_mux5_7_7706,
      ADR3 => ram_top_periph_ram_mux5_6_7707,
      O => N75
    );
  alu_comp_Mmux_reg_acc_tmp_A124 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFFAFFF800500070"
    )
    port map (
      ADR1 => ram_top_gp_ram_n0025_5_0,
      ADR0 => RAM_OE,
      ADR4 => N75,
      ADR3 => RAM_Data_5_LogicTrst1_7164,
      ADR2 => N99,
      ADR5 => N100,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(5)
    );
  ram_top_periph_ram_contents_ram_9_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK,
      I => RAM_Data(7),
      O => ram_top_periph_ram_contents_ram_9(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_7_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"FFF0FFF0FFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => ram_top_gp_ram_n0025_7_0,
      ADR2 => RAM_OE,
      ADR3 => RAM_Data_7_LogicTrst1_7168,
      ADR5 => N79,
      O => RAM_Data(7)
    );
  ram_top_periph_ram_contents_ram_9_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN,
      O => ram_top_periph_ram_contents_ram_9(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN,
      O => ram_top_periph_ram_contents_ram_9(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp71 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"DDD8DDD888D888D8"
    )
    port map (
      ADR4 => '1',
      ADR2 => alu_comp_Index_reg_reg(6),
      ADR1 => alu_comp_reg_acc(6),
      ADR0 => alu_comp_n0281_0,
      ADR3 => alu_comp_n0276,
      ADR5 => RAM_Data_6_LogicTrst5_7043,
      O => alu_comp_Index_reg_tmp(6)
    );
  ram_top_periph_ram_contents_ram_9_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN,
      O => ram_top_periph_ram_contents_ram_9(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"FFFFFFCCFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => ram_top_gp_ram_n0025_6_0,
      ADR5 => RAM_OE,
      ADR3 => RAM_Data_6_LogicTrst1_7166,
      ADR4 => N77,
      O => RAM_Data_6_LogicTrst5_7043
    );
  alu_comp_Index_reg_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_6_CLK,
      I => NlwBufferSignal_alu_comp_Index_reg_reg_6_IN,
      O => alu_comp_Index_reg_reg(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_6 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFD855D8AAD800D8"
    )
    port map (
      ADR3 => RAM_Addr(3),
      ADR0 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux7_111_7711,
      ADR4 => ram_top_periph_ram_mux7_12_7712,
      ADR1 => ram_top_periph_ram_mux7_11_7713,
      ADR2 => ram_top_periph_ram_mux7_10_7714,
      O => ram_top_periph_ram_mux7_6_7943
    );
  RAM_Data_7_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"EEF322F3EEC022C0"
    )
    port map (
      ADR3 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR0 => ram_top_periph_ram_mux7_71_7708,
      ADR4 => ram_top_periph_ram_mux7_8_7709,
      ADR2 => ram_top_periph_ram_mux7_7_7710,
      ADR5 => ram_top_periph_ram_mux7_6_7943,
      O => N79
    );
  alu_comp_Index_reg_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_7_CLK,
      I => alu_comp_Index_reg_tmp(7),
      O => alu_comp_Index_reg_reg(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp81 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"AFAFAFA0A0A0AFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => alu_comp_reg_acc(7),
      ADR2 => alu_comp_n0281_0,
      ADR3 => alu_comp_Index_reg_reg(7),
      ADR4 => alu_comp_n0276,
      ADR5 => RAM_Data_7_LogicTrst5_7049,
      O => alu_comp_Index_reg_tmp(7)
    );
  RAM_Data_7_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFFFF0C0FFFFF0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => ram_top_gp_ram_n0025_7_0,
      ADR2 => RAM_OE,
      ADR4 => RAM_Data_7_LogicTrst1_7168,
      ADR1 => N79,
      O => RAM_Data_7_LogicTrst5_7049
    );
  alu_comp_Index_reg_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_5_CLK,
      I => alu_comp_Index_reg_tmp(5),
      O => alu_comp_Index_reg_reg(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp61 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"FFFC00FCFF300030"
    )
    port map (
      ADR0 => '1',
      ADR4 => alu_comp_reg_acc(5),
      ADR3 => alu_comp_n0281_0,
      ADR2 => alu_comp_Index_reg_reg(5),
      ADR1 => alu_comp_n0276,
      ADR5 => RAM_Data_5_LogicTrst5_7037,
      O => alu_comp_Index_reg_tmp(5)
    );
  RAM_Data_5_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"FFFFFFF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => ram_top_gp_ram_n0025_5_0,
      ADR5 => RAM_OE,
      ADR2 => RAM_Data_5_LogicTrst1_7164,
      ADR4 => N75,
      O => RAM_Data_5_LogicTrst5_7037
    );
  ram_top_periph_ram_contents_ram_53_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN,
      O => ram_top_periph_ram_contents_ram_53(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0728_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"0000000000020000"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(4),
      ADR0 => RAM_Addr(2),
      ADR4 => RAM_Addr(0),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0728_inv
    );
  ram_top_periph_ram_contents_ram_13_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN,
      O => ram_top_periph_ram_contents_ram_13(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN,
      O => ram_top_periph_ram_contents_ram_13(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN,
      O => ram_top_periph_ram_contents_ram_13(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0784_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN,
      O => ram_top_periph_ram_contents_ram_13(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Q_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK,
      I => RS232_PHY_Shift_Q_6_D_MUX_26_o,
      O => RS232_PHY_Shift_Q(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_6_D_MUX_26_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"AEAEA2A2AAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_PHY_Shift_i(0),
      ADR5 => RS232_PHY_Shift_i(1),
      ADR0 => RS232_PHY_Shift_Q(6),
      ADR1 => RS232_PHY_Shift_i(2),
      ADR4 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_6_D_MUX_26_o
    );
  RS232_PHY_Shift_Q_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK,
      I => RS232_PHY_Shift_Q_5_D_MUX_27_o,
      O => RS232_PHY_Shift_Q(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_5_D_MUX_27_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"FFBF4000FFBF4000"
    )
    port map (
      ADR5 => '1',
      ADR0 => RS232_PHY_Shift_i(1),
      ADR2 => RS232_PHY_Shift_i(2),
      ADR4 => RS232_PHY_Shift_Q(5),
      ADR1 => RS232_PHY_Shift_i(0),
      ADR3 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_5_D_MUX_27_o
    );
  RS232_PHY_Shift_Q_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK,
      I => RS232_PHY_Shift_Q_4_D_MUX_28_o,
      O => RS232_PHY_Shift_Q(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_4_D_MUX_28_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"FEFFFEFF02000200"
    )
    port map (
      ADR4 => '1',
      ADR1 => RS232_PHY_Shift_i(0),
      ADR2 => RS232_PHY_Shift_i(1),
      ADR5 => RS232_PHY_Shift_Q(4),
      ADR3 => RS232_PHY_Shift_i(2),
      ADR0 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_4_D_MUX_28_o
    );
  ram_top_periph_ram_contents_ram_45_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN,
      O => ram_top_periph_ram_contents_ram_45(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN,
      O => ram_top_periph_ram_contents_ram_45(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN,
      O => ram_top_periph_ram_contents_ram_45(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN,
      O => ram_top_periph_ram_contents_ram_14(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN,
      O => ram_top_periph_ram_contents_ram_14(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN,
      O => ram_top_periph_ram_contents_ram_14(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0917_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000000000000002"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(0),
      ADR5 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n0917_inv
    );
  ram_top_periph_ram_contents_ram_14_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN,
      O => ram_top_periph_ram_contents_ram_14(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0791_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000000800000000"
    )
    port map (
      ADR5 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(4),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(0),
      O => ram_top_periph_ram_n0791_inv
    );
  ram_top_periph_ram_n1113_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n1113_inv
    );
  ram_top_periph_ram_contents_ram_47_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN,
      O => ram_top_periph_ram_contents_ram_47(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN,
      O => ram_top_periph_ram_contents_ram_47(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_133 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FE3ECE0EF232C202"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_56(6),
      ADR5 => ram_top_periph_ram_contents_ram_57(6),
      ADR3 => ram_top_periph_ram_contents_ram_59(6),
      ADR4 => ram_top_periph_ram_contents_ram_58(6),
      ADR1 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux6_133_7884
    );
  ram_top_periph_ram_contents_ram_47_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN,
      O => ram_top_periph_ram_contents_ram_47(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0980_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"0000000000002000"
    )
    port map (
      ADR2 => RAM_Addr(5),
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n0980_inv
    );
  ram_top_periph_ram_contents_ram_38_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN,
      O => ram_top_periph_ram_contents_ram_38(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN,
      O => ram_top_periph_ram_contents_ram_38(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN,
      O => ram_top_periph_ram_contents_ram_38(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_133 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FFAA00AACCF0CCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(5),
      ADR0 => ram_top_periph_ram_contents_ram_57(5),
      ADR4 => ram_top_periph_ram_contents_ram_59(5),
      ADR1 => ram_top_periph_ram_contents_ram_58(5),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux5_133_7879
    );
  ram_top_periph_ram_contents_ram_35_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN,
      O => ram_top_periph_ram_contents_ram_35(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN,
      O => ram_top_periph_ram_contents_ram_35(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN,
      O => ram_top_periph_ram_contents_ram_35(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0756_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0000010000000000"
    )
    port map (
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      ADR5 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      O => ram_top_periph_ram_n0756_inv
    );
  ram_top_periph_ram_contents_ram_35_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN,
      O => ram_top_periph_ram_contents_ram_35(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_123 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FFCA0FCAF0CA00CA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_36(6),
      ADR5 => ram_top_periph_ram_contents_ram_37(6),
      ADR4 => ram_top_periph_ram_contents_ram_39(6),
      ADR1 => ram_top_periph_ram_contents_ram_38(6),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_123_7883
    );
  ram_top_periph_ram_contents_ram_41_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN,
      O => ram_top_periph_ram_contents_ram_41(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN,
      O => ram_top_periph_ram_contents_ram_41(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN,
      O => ram_top_periph_ram_contents_ram_41(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN,
      O => ram_top_periph_ram_contents_ram_41(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Q_3_RS232_PHY_Shift_Q_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_i_2_pack_17,
      O => RS232_PHY_Shift_i(2)
    );
  RS232_PHY_Shift_Q_3_RS232_PHY_Shift_Q_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_i_1_pack_13,
      O => RS232_PHY_Shift_i(1)
    );
  RS232_PHY_Shift_Q_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK,
      I => RS232_PHY_Shift_Q_3_D_MUX_29_o,
      O => RS232_PHY_Shift_Q(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_3_D_MUX_29_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFBF4000FFBF4000"
    )
    port map (
      ADR0 => RS232_PHY_Shift_i(2),
      ADR2 => RS232_PHY_Shift_i(1),
      ADR1 => RS232_PHY_Shift_i(0),
      ADR4 => RS232_PHY_Shift_Q(3),
      ADR3 => RS232_PHY_Code_out,
      ADR5 => '1',
      O => RS232_PHY_Shift_Q_3_D_MUX_29_o
    );
  RS232_PHY_Shift_Mcount_i_xor_2_11 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"6A6A6A6A"
    )
    port map (
      ADR0 => RS232_PHY_Shift_i(2),
      ADR2 => RS232_PHY_Shift_i(1),
      ADR1 => RS232_PHY_Shift_i(0),
      ADR3 => '1',
      ADR4 => '1',
      O => RS232_PHY_Shift_Result(2)
    );
  RS232_PHY_Shift_i_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_2_CLK,
      I => RS232_PHY_Shift_Result(2),
      O => RS232_PHY_Shift_i_2_pack_17,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Q_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK,
      I => RS232_PHY_Shift_Q_2_D_MUX_30_o,
      O => RS232_PHY_Shift_Q(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_2_D_MUX_30_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFFD0020FFFD0020"
    )
    port map (
      ADR5 => '1',
      ADR3 => RS232_PHY_Shift_i(2),
      ADR1 => RS232_PHY_Shift_i(0),
      ADR4 => RS232_PHY_Shift_Q(2),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR2 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_2_D_MUX_30_o
    );
  RS232_PHY_Shift_Q_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK,
      I => RS232_PHY_Shift_Q_1_D_MUX_31_o,
      O => RS232_PHY_Shift_Q(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_1_D_MUX_31_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFEF0040FFEF0040"
    )
    port map (
      ADR5 => '1',
      ADR0 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_Q(1),
      ADR2 => RS232_PHY_Shift_i(0),
      ADR1 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_1_D_MUX_31_o
    );
  RS232_PHY_Shift_Q_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK,
      I => RS232_PHY_Shift_Q_0_D_MUX_32_o,
      O => RS232_PHY_Shift_Q(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_0_D_MUX_32_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FF00FE04FF00FE04"
    )
    port map (
      ADR2 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Shift_Q(0),
      ADR1 => RS232_PHY_Code_out,
      ADR5 => '1',
      O => RS232_PHY_Shift_Q_0_D_MUX_32_o
    );
  RS232_PHY_Shift_Mcount_i_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"5A5A5A5A"
    )
    port map (
      ADR2 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => RS232_PHY_Shift_Result(1)
    );
  RS232_PHY_Shift_i_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_1_CLK,
      I => RS232_PHY_Shift_Result(1),
      O => RS232_PHY_Shift_i_1_pack_13,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN,
      O => ram_top_periph_ram_contents_ram_14(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN,
      O => ram_top_periph_ram_contents_ram_14(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN,
      O => ram_top_periph_ram_contents_ram_14(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0791_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN,
      O => ram_top_periph_ram_contents_ram_14(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN,
      O => ram_top_periph_ram_contents_ram_20(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN,
      O => ram_top_periph_ram_contents_ram_20(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_21(6),
      ADR1 => ram_top_periph_ram_contents_ram_23(6),
      ADR4 => ram_top_periph_ram_contents_ram_22(6),
      ADR2 => ram_top_periph_ram_contents_ram_20(6),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_121_7881
    );
  ram_top_periph_ram_contents_ram_20_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN,
      O => ram_top_periph_ram_contents_ram_20(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN,
      O => ram_top_periph_ram_contents_ram_20(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"FACF0ACFFAC00AC0"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_21(4),
      ADR4 => ram_top_periph_ram_contents_ram_23(4),
      ADR1 => ram_top_periph_ram_contents_ram_22(4),
      ADR5 => ram_top_periph_ram_contents_ram_20(4),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_121_7872
    );
  ram_top_periph_ram_contents_ram_23_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN,
      O => ram_top_periph_ram_contents_ram_23(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"F0F0AAAACCCCFF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_20(7),
      ADR0 => ram_top_periph_ram_contents_ram_21(7),
      ADR1 => ram_top_periph_ram_contents_ram_22(7),
      ADR2 => ram_top_periph_ram_contents_ram_23(7),
      ADR5 => RAM_Addr_0_LogicTrst35,
      ADR4 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_121_7886
    );
  ram_top_periph_ram_contents_ram_23_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN,
      O => ram_top_periph_ram_contents_ram_23(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN,
      O => ram_top_periph_ram_contents_ram_23(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"FFF000F0AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_20(5),
      ADR0 => ram_top_periph_ram_contents_ram_21(5),
      ADR2 => ram_top_periph_ram_contents_ram_22(5),
      ADR4 => ram_top_periph_ram_contents_ram_23(5),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux5_121_7877
    );
  ram_top_periph_ram_contents_ram_23_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN,
      O => ram_top_periph_ram_contents_ram_23(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0714_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"0000010000000000"
    )
    port map (
      ADR1 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(3),
      O => ram_top_periph_ram_n0714_inv
    );
  ram_top_periph_ram_contents_ram_24_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN,
      O => ram_top_periph_ram_contents_ram_24(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN,
      O => ram_top_periph_ram_contents_ram_24(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN,
      O => ram_top_periph_ram_contents_ram_24(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"FAFAFFFAFAFAFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => alu_comp_reg_acc(6),
      ADR0 => RAM_Data_6_LogicTrst,
      ADR4 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR2 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_6_LogicTrst1_7166
    );
  ram_top_periph_ram_contents_ram_24_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN,
      O => ram_top_periph_ram_contents_ram_24(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0861_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"0000000001000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      ADR0 => RAM_Addr(2),
      ADR3 => RAM_Addr(3),
      ADR4 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n0861_inv
    );
  ram_top_periph_ram_contents_ram_22_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN,
      O => ram_top_periph_ram_contents_ram_22(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN,
      O => ram_top_periph_ram_contents_ram_22(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN,
      O => ram_top_periph_ram_contents_ram_22(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN,
      O => ram_top_periph_ram_contents_ram_22(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_n0680_10_rom_comp_n0680_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(10),
      O => rom_comp_n0680_10_0
    );
  rom_comp_Mram_n06804_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y24"
    )
    port map (
      IA => rom_comp_Mram_n06804_f71,
      IB => rom_comp_Mram_n06804_f7_1955,
      O => rom_comp_n0680(10),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n06804_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y24"
    )
    port map (
      IA => rom_comp_Mram_n068043_1956,
      IB => rom_comp_Mram_n068042_1964,
      O => rom_comp_Mram_n06804_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n06804_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y24"
    )
    port map (
      IA => rom_comp_Mram_n068041_1972,
      IB => rom_comp_Mram_n06804_1980,
      O => rom_comp_Mram_n06804_f7_1955,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068044 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"0812024F51949A00"
    )
    port map (
      ADR5 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(0),
      ADR1 => controlador_prog_count(1),
      O => rom_comp_Mram_n068043_1956
    );
  rom_comp_Mram_n068043 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"0040400953800A21"
    )
    port map (
      ADR3 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(1),
      ADR0 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(5),
      ADR5 => controlador_prog_count(0),
      ADR2 => controlador_prog_count(4),
      O => rom_comp_Mram_n068042_1964
    );
  rom_comp_Mram_n068042 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"108B443844202606"
    )
    port map (
      ADR5 => controlador_prog_count(3),
      ADR3 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(1),
      ADR2 => controlador_prog_count(0),
      O => rom_comp_Mram_n068041_1972
    );
  rom_comp_Mram_n068041 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"000F020D08050400"
    )
    port map (
      ADR2 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(1),
      ADR5 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(0),
      ADR1 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(2),
      O => rom_comp_Mram_n06804_1980
    );
  RAM_Data_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"FFAAAAAAFF000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR3 => controlador_Reg_operand(4),
      ADR0 => Data_out(4),
      ADR5 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_4_LogicTrst
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o3_alu_comp_reg_a_7_reg_b_7_equal_11_o3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"9999999999999999"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => alu_comp_reg_a(2),
      ADR0 => alu_comp_reg_b(2),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o3
    );
  alu_comp_Mmux_reg_acc_tmp_A64_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"030033F0"
    )
    port map (
      ADR2 => ALU_op(3),
      ADR3 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A62_6895,
      ADR1 => alu_comp_reg_a(2),
      ADR0 => '1',
      O => N48
    );
  alu_comp_Mmux_reg_acc_tmp_rs_AS_inv2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => ALU_op(0),
      ADR4 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv
    );
  alu_comp_Mmux_reg_acc_tmp_A124_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"000055FF00AA00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => alu_comp_reg_a(5),
      ADR5 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A122_7691,
      O => N57
    );
  alu_comp_n0176_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"AAAAFFFFAAAACCC0"
    )
    port map (
      ADR3 => ram_top_gp_ram_n0025_4_0,
      ADR0 => alu_comp_reg_acc(4),
      ADR1 => RAM_OE,
      ADR4 => ALU_op(2),
      ADR5 => RAM_Data_4_LogicTrst1_7162,
      ADR2 => N73,
      O => alu_comp_n0176(4)
    );
  alu_comp_n0176_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"CCFACCFACCFACCF0"
    )
    port map (
      ADR4 => ram_top_gp_ram_n0025_7_0,
      ADR1 => alu_comp_reg_acc(7),
      ADR0 => RAM_OE,
      ADR3 => ALU_op(2),
      ADR2 => RAM_Data_7_LogicTrst1_7168,
      ADR5 => N79,
      O => alu_comp_n0176(7)
    );
  alu_comp_reg_a_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_7_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_7_IN,
      O => alu_comp_reg_a(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_a_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_6_CLK,
      I => alu_comp_n0176(6),
      O => alu_comp_reg_a(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_n0176_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"FFFF5555EEEA4440"
    )
    port map (
      ADR2 => ram_top_gp_ram_n0025_6_0,
      ADR4 => alu_comp_reg_acc(6),
      ADR1 => RAM_OE,
      ADR0 => ALU_op(2),
      ADR5 => RAM_Data_6_LogicTrst1_7166,
      ADR3 => N77,
      O => alu_comp_n0176(6)
    );
  alu_comp_reg_a_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_5_CLK,
      I => alu_comp_n0176(5),
      O => alu_comp_reg_a(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_n0176_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"AAAAAAAAFCFCFCCC"
    )
    port map (
      ADR3 => ram_top_gp_ram_n0025_5_0,
      ADR0 => alu_comp_reg_acc(5),
      ADR2 => RAM_OE,
      ADR5 => ALU_op(2),
      ADR1 => RAM_Data_5_LogicTrst1_7164,
      ADR4 => N75,
      O => alu_comp_n0176(5)
    );
  alu_comp_reg_a_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_4_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_4_IN,
      O => alu_comp_reg_a(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_temp_l_5_ram_top_periph_ram_temp_l_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(6),
      O => ram_top_periph_ram_temp_l_6_0
    );
  ram_top_periph_ram_temp_l_5_ram_top_periph_ram_temp_l_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(4),
      O => ram_top_periph_ram_temp_l_4_0
    );
  ram_top_periph_ram_temp_l_5_ram_top_periph_ram_temp_l_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(0),
      O => ram_top_periph_ram_temp_l_0_0
    );
  ram_top_periph_ram_temp_l_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_5_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT5,
      O => ram_top_periph_ram_temp_l(5),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"000A5A5F000A5A5F"
    )
    port map (
      ADR1 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(3),
      ADR3 => ram_top_periph_ram_contents_ram_49(0),
      ADR4 => ram_top_periph_ram_contents_ram_49(1),
      ADR0 => ram_top_periph_ram_contents_ram_49(2),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT5
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT61 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"050F5A5A"
    )
    port map (
      ADR1 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(3),
      ADR3 => ram_top_periph_ram_contents_ram_49(0),
      ADR4 => ram_top_periph_ram_contents_ram_49(1),
      ADR0 => ram_top_periph_ram_contents_ram_49(2),
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT6
    );
  ram_top_periph_ram_temp_l_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_6_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT6,
      O => ram_top_periph_ram_temp_l(6),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_temp_l_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_3_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT3,
      O => ram_top_periph_ram_temp_l(3),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"005500FF0000FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => ram_top_periph_ram_contents_ram_49(3),
      ADR0 => ram_top_periph_ram_contents_ram_49(0),
      ADR4 => ram_top_periph_ram_contents_ram_49(2),
      ADR5 => ram_top_periph_ram_contents_ram_49(1),
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT3
    );
  ram_top_periph_ram_temp_l_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_2_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT2,
      O => ram_top_periph_ram_temp_l(2),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"0F3F0F330F3F0F33"
    )
    port map (
      ADR0 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(3),
      ADR4 => ram_top_periph_ram_contents_ram_49(0),
      ADR3 => ram_top_periph_ram_contents_ram_49(2),
      ADR1 => ram_top_periph_ram_contents_ram_49(1),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT2
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"00000C3F"
    )
    port map (
      ADR0 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(3),
      ADR4 => ram_top_periph_ram_contents_ram_49(0),
      ADR3 => ram_top_periph_ram_contents_ram_49(2),
      ADR1 => ram_top_periph_ram_contents_ram_49(1),
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT4
    );
  ram_top_periph_ram_temp_l_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_4_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT4,
      O => ram_top_periph_ram_temp_l(4),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_temp_l_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_1_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT1,
      O => ram_top_periph_ram_temp_l(1),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"000FAFFF000FAFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => ram_top_periph_ram_contents_ram_49(3),
      ADR0 => ram_top_periph_ram_contents_ram_49(0),
      ADR3 => ram_top_periph_ram_contents_ram_49(2),
      ADR2 => ram_top_periph_ram_contents_ram_49(1),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT1
    );
  ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT11 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => X"000FF0F5"
    )
    port map (
      ADR1 => '1',
      ADR4 => ram_top_periph_ram_contents_ram_49(3),
      ADR0 => ram_top_periph_ram_contents_ram_49(0),
      ADR3 => ram_top_periph_ram_contents_ram_49(2),
      ADR2 => ram_top_periph_ram_contents_ram_49(1),
      O => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT
    );
  ram_top_periph_ram_temp_l_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_l_0_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_3_GND_67_o_wide_mux_129_OUT,
      O => ram_top_periph_ram_temp_l(0),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN,
      O => ram_top_periph_ram_contents_ram_63(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN,
      O => ram_top_periph_ram_contents_ram_8(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN,
      O => ram_top_periph_ram_contents_ram_8(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN,
      O => ram_top_periph_ram_contents_ram_8(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN,
      O => ram_top_periph_ram_contents_ram_51(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN,
      O => ram_top_periph_ram_contents_ram_51(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1050_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y9",
      INIT => X"0000080000000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(0),
      ADR1 => RAM_Addr(4),
      ADR3 => RAM_Addr(5),
      O => ram_top_periph_ram_n1050_inv
    );
  ram_top_periph_ram_contents_ram_48_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN,
      O => ram_top_periph_ram_contents_ram_48(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN,
      O => ram_top_periph_ram_contents_ram_48(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1008_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => X"0000000040000000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(4),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n1008_inv
    );
  ram_top_periph_ram_contents_ram_59_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN,
      O => ram_top_periph_ram_contents_ram_59(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN,
      O => ram_top_periph_ram_contents_ram_59(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1043_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"0000000000000080"
    )
    port map (
      ADR2 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR5 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      O => ram_top_periph_ram_n1043_inv
    );
  ram_top_periph_ram_contents_ram_15_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN,
      O => ram_top_periph_ram_contents_ram_15(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1127_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"0000800000000000"
    )
    port map (
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR3 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      ADR4 => RAM_Addr(0),
      O => ram_top_periph_ram_n1127_inv
    );
  ram_top_periph_ram_contents_ram_15_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN,
      O => ram_top_periph_ram_contents_ram_15(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN,
      O => ram_top_periph_ram_contents_ram_15(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0798_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN,
      O => ram_top_periph_ram_contents_ram_15(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN,
      O => ram_top_periph_ram_contents_ram_43(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN,
      O => ram_top_periph_ram_contents_ram_43(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0994_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"0000000000800000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(4),
      ADR4 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0994_inv
    );
  ram_top_periph_ram_contents_ram_43_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN,
      O => ram_top_periph_ram_contents_ram_43(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_12(1),
      ADR1 => ram_top_periph_ram_contents_ram_13(1),
      ADR0 => ram_top_periph_ram_contents_ram_15(1),
      ADR3 => ram_top_periph_ram_contents_ram_14(1),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_12_7738
    );
  ram_top_periph_ram_contents_ram_43_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN,
      O => ram_top_periph_ram_contents_ram_43(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(3),
      ADR1 => ram_top_periph_ram_contents_ram_13(3),
      ADR3 => ram_top_periph_ram_contents_ram_15(3),
      ADR4 => ram_top_periph_ram_contents_ram_14(3),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_12_7765
    );
  ram_top_periph_ram_contents_ram_12_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN,
      O => ram_top_periph_ram_contents_ram_12(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_124 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"FE3EF232CE0EC202"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_40(6),
      ADR5 => ram_top_periph_ram_contents_ram_41(6),
      ADR3 => ram_top_periph_ram_contents_ram_43(6),
      ADR4 => ram_top_periph_ram_contents_ram_42(6),
      ADR1 => RAM_Addr_1_LogicTrst34,
      ADR2 => RAM_Addr_0_LogicTrst33,
      O => ram_top_periph_ram_mux6_124_7882
    );
  ram_top_periph_ram_contents_ram_12_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN,
      O => ram_top_periph_ram_contents_ram_12(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"FFCCAAF000CCAAF0"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_13(2),
      ADR5 => ram_top_periph_ram_contents_ram_15(2),
      ADR1 => ram_top_periph_ram_contents_ram_14(2),
      ADR2 => ram_top_periph_ram_contents_ram_12(2),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_12_7752
    );
  ram_top_periph_ram_contents_ram_12_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN,
      O => ram_top_periph_ram_contents_ram_12(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_12_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0777_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN,
      O => ram_top_periph_ram_contents_ram_12(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"DDF588F5DDA088A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_13(0),
      ADR1 => ram_top_periph_ram_contents_ram_15(0),
      ADR2 => ram_top_periph_ram_contents_ram_14(0),
      ADR5 => ram_top_periph_ram_contents_ram_12(0),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR0 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_12_7280
    );
  ram_top_periph_ram_contents_ram_32_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN,
      O => ram_top_periph_ram_contents_ram_32(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_123 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_36(5),
      ADR3 => ram_top_periph_ram_contents_ram_37(5),
      ADR2 => ram_top_periph_ram_contents_ram_39(5),
      ADR1 => ram_top_periph_ram_contents_ram_38(5),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_123_7952
    );
  ram_top_periph_ram_contents_ram_32_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN,
      O => ram_top_periph_ram_contents_ram_32(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_124 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_40(5),
      ADR0 => ram_top_periph_ram_contents_ram_41(5),
      ADR2 => ram_top_periph_ram_contents_ram_43(5),
      ADR1 => ram_top_periph_ram_contents_ram_42(5),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux5_124_7951
    );
  ram_top_periph_ram_contents_ram_32_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN,
      O => ram_top_periph_ram_contents_ram_32(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_113 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_33(5),
      ADR1 => ram_top_periph_ram_contents_ram_35(5),
      ADR0 => ram_top_periph_ram_contents_ram_34(5),
      ADR2 => ram_top_periph_ram_contents_ram_32(5),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux5_113_7953
    );
  ram_top_periph_ram_contents_ram_32_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN,
      O => ram_top_periph_ram_contents_ram_32(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"EEF5EEA044F544A0"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR1 => ram_top_periph_ram_mux5_124_7951,
      ADR5 => ram_top_periph_ram_mux5_131_7878,
      ADR2 => ram_top_periph_ram_mux5_123_7952,
      ADR4 => ram_top_periph_ram_mux5_113_7953,
      O => ram_top_periph_ram_mux5_71_7704
    );
  ram_top_periph_ram_contents_ram_33_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN,
      O => ram_top_periph_ram_contents_ram_33(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_131 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_44(6),
      ADR1 => ram_top_periph_ram_contents_ram_45(6),
      ADR4 => ram_top_periph_ram_contents_ram_47(6),
      ADR0 => ram_top_periph_ram_contents_ram_46(6),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux6_131_7955
    );
  ram_top_periph_ram_contents_ram_33_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN,
      O => ram_top_periph_ram_contents_ram_33(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_113 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_32(4),
      ADR2 => ram_top_periph_ram_contents_ram_33(4),
      ADR1 => ram_top_periph_ram_contents_ram_35(4),
      ADR3 => ram_top_periph_ram_contents_ram_34(4),
      ADR4 => RAM_Addr_0_LogicTrst32,
      ADR0 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_113_7873
    );
  ram_top_periph_ram_contents_ram_33_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN,
      O => ram_top_periph_ram_contents_ram_33(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_113 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FCFC0C0CAFA0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_32(6),
      ADR0 => ram_top_periph_ram_contents_ram_33(6),
      ADR4 => ram_top_periph_ram_contents_ram_35(6),
      ADR1 => ram_top_periph_ram_contents_ram_34(6),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_113_7956
    );
  ram_top_periph_ram_contents_ram_33_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN,
      O => ram_top_periph_ram_contents_ram_33(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"F5A0F5A0DDDD8888"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR5 => RAM_Addr(2),
      ADR1 => ram_top_periph_ram_mux6_124_7882,
      ADR2 => ram_top_periph_ram_mux6_131_7955,
      ADR3 => ram_top_periph_ram_mux6_123_7883,
      ADR4 => ram_top_periph_ram_mux6_113_7956,
      O => ram_top_periph_ram_mux6_71_7849
    );
  ram_top_periph_ram_contents_ram_36_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN,
      O => ram_top_periph_ram_contents_ram_36(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_131 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"CCAAFFF0CCAA00F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_44(4),
      ADR0 => ram_top_periph_ram_contents_ram_45(4),
      ADR1 => ram_top_periph_ram_contents_ram_47(4),
      ADR5 => ram_top_periph_ram_contents_ram_46(4),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux4_131_7959
    );
  ram_top_periph_ram_contents_ram_36_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN,
      O => ram_top_periph_ram_contents_ram_36(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_36_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN,
      O => ram_top_periph_ram_contents_ram_36(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_123 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_36(4),
      ADR4 => ram_top_periph_ram_contents_ram_37(4),
      ADR2 => ram_top_periph_ram_contents_ram_39(4),
      ADR1 => ram_top_periph_ram_contents_ram_38(4),
      ADR5 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_123_7960
    );
  ram_top_periph_ram_contents_ram_36_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN,
      O => ram_top_periph_ram_contents_ram_36(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"F7E6D5C4B3A29180"
    )
    port map (
      ADR0 => RAM_Addr(2),
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR2 => ram_top_periph_ram_mux4_131_7959,
      ADR5 => ram_top_periph_ram_mux4_124_7874,
      ADR3 => ram_top_periph_ram_mux4_113_7873,
      ADR4 => ram_top_periph_ram_mux4_123_7960,
      O => ram_top_periph_ram_mux4_71_7260
    );
  ram_top_periph_ram_contents_ram_40_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN,
      O => ram_top_periph_ram_contents_ram_40(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_40_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN,
      O => ram_top_periph_ram_contents_ram_40(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_40_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN,
      O => ram_top_periph_ram_contents_ram_40(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0973_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"0000001000000000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n0973_inv
    );
  ram_top_periph_ram_contents_ram_40_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN,
      O => ram_top_periph_ram_contents_ram_40(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_124 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"AAAAF0F0CCCCFF00"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_41(4),
      ADR0 => ram_top_periph_ram_contents_ram_43(4),
      ADR2 => ram_top_periph_ram_contents_ram_42(4),
      ADR3 => ram_top_periph_ram_contents_ram_40(4),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux4_124_7874
    );
  ram_top_periph_ram_contents_ram_18_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN,
      O => ram_top_periph_ram_contents_ram_18(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_18_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN,
      O => ram_top_periph_ram_contents_ram_18(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_18_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN,
      O => ram_top_periph_ram_contents_ram_18(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_18_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN,
      O => ram_top_periph_ram_contents_ram_18(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN,
      O => ram_top_periph_ram_contents_ram_21(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN,
      O => ram_top_periph_ram_contents_ram_21(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FAFAF0F0AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR2 => controlador_Reg_operand(7),
      ADR0 => Data_out(7),
      ADR4 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_7_LogicTrst
    );
  ram_top_periph_ram_contents_ram_21_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN,
      O => ram_top_periph_ram_contents_ram_21(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK,
      I => RAM_Data(4),
      O => ram_top_periph_ram_contents_ram_21(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_4_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FFCCFFC0FFCCFFC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => ram_top_gp_ram_n0025_4_0,
      ADR1 => RAM_OE,
      ADR3 => RAM_Data_4_LogicTrst1_7162,
      ADR4 => N73,
      O => RAM_Data(4)
    );
  alu_comp_Index_Reg_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_7_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_7_IN,
      O => alu_comp_Index_Reg(7),
      RST => GND,
      SET => GND
    );
  alu_comp_Index_Reg_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_6_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_6_IN,
      O => alu_comp_Index_Reg(6),
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp51 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"DD88D8D8DD88D8D8"
    )
    port map (
      ADR5 => '1',
      ADR2 => alu_comp_Index_reg_reg(4),
      ADR1 => alu_comp_reg_acc(4),
      ADR0 => alu_comp_n0281_0,
      ADR4 => alu_comp_n0276,
      ADR3 => RAM_Data_4_LogicTrst5_7031,
      O => alu_comp_Index_reg_tmp(4)
    );
  alu_comp_Index_Reg_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_5_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_5_IN,
      O => alu_comp_Index_Reg(5),
      RST => GND,
      SET => GND
    );
  RAM_Data_4_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FFFFFFFFCCCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => ram_top_gp_ram_n0025_4_0,
      ADR1 => RAM_OE,
      ADR5 => RAM_Data_4_LogicTrst1_7162,
      ADR4 => N73,
      O => RAM_Data_4_LogicTrst5_7031
    );
  alu_comp_Index_Reg_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_4_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_4_IN,
      O => alu_comp_Index_Reg(4),
      RST => GND,
      SET => GND
    );
  RAM_Data_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FFC0C0C0FFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR4 => controlador_Reg_operand(6),
      ADR1 => Data_out(6),
      ADR2 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_6_LogicTrst
    );
  ram_top_periph_ram_contents_ram_30_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN,
      O => ram_top_periph_ram_contents_ram_30(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN,
      O => ram_top_periph_ram_contents_ram_30(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(6),
      ADR0 => ram_top_periph_ram_contents_ram_29(6),
      ADR3 => ram_top_periph_ram_contents_ram_31(6),
      ADR2 => ram_top_periph_ram_contents_ram_30(6),
      ADR4 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_13_7963
    );
  ram_top_periph_ram_contents_ram_30_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN,
      O => ram_top_periph_ram_contents_ram_30(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_112 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"FAEEFA4450EE5044"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_16(6),
      ADR4 => ram_top_periph_ram_contents_ram_17(6),
      ADR5 => ram_top_periph_ram_contents_ram_19(6),
      ADR2 => ram_top_periph_ram_contents_ram_18(6),
      ADR0 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux6_112_7964
    );
  ram_top_periph_ram_contents_ram_30_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN,
      O => ram_top_periph_ram_contents_ram_30(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_7 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"F5DDF588A0DDA088"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux6_122_7880,
      ADR2 => ram_top_periph_ram_mux6_13_7963,
      ADR1 => ram_top_periph_ram_mux6_121_7881,
      ADR4 => ram_top_periph_ram_mux6_112_7964,
      O => ram_top_periph_ram_mux6_7_7851
    );
  ram_top_periph_ram_contents_ram_63_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN,
      O => ram_top_periph_ram_contents_ram_63(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN,
      O => ram_top_periph_ram_contents_ram_63(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN,
      O => ram_top_periph_ram_contents_ram_63(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN,
      O => ram_top_periph_ram_contents_ram_63(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"FFFFFF00FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => alu_comp_reg_acc(7),
      ADR4 => RAM_Data_7_LogicTrst,
      ADR5 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR3 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_7_LogicTrst1_7168
    );
  RS232_PHY_Data_FF_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK,
      I => TX_data(7),
      O => RS232_PHY_Data_FF(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data81 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"00FC00FC00F800F8"
    )
    port map (
      ADR4 => '1',
      ADR0 => ram_top_gp_ram_n0025_7_0,
      ADR3 => Valid_d,
      ADR1 => RAM_OE,
      ADR2 => RAM_Data_7_LogicTrst1_7168,
      ADR5 => N79,
      O => TX_data(7)
    );
  RS232_PHY_Data_FF_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK,
      I => TX_data(6),
      O => RS232_PHY_Data_FF(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"5554444455544444"
    )
    port map (
      ADR5 => '1',
      ADR2 => ram_top_gp_ram_n0025_6_0,
      ADR0 => Valid_d,
      ADR4 => RAM_OE,
      ADR1 => RAM_Data_6_LogicTrst1_7166,
      ADR3 => N77,
      O => TX_data(6)
    );
  RS232_PHY_Data_FF_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK,
      I => TX_data(5),
      O => RS232_PHY_Data_FF(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data61 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"3333323230303030"
    )
    port map (
      ADR3 => '1',
      ADR0 => ram_top_gp_ram_n0025_5_0,
      ADR1 => Valid_d,
      ADR5 => RAM_OE,
      ADR2 => RAM_Data_5_LogicTrst1_7164,
      ADR4 => N75,
      O => TX_data(5)
    );
  RS232_PHY_Data_FF_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK,
      I => TX_data(4),
      O => RS232_PHY_Data_FF(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data51 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"5555555055005500"
    )
    port map (
      ADR1 => '1',
      ADR4 => ram_top_gp_ram_n0025_4_0,
      ADR0 => Valid_d,
      ADR5 => RAM_OE,
      ADR3 => RAM_Data_4_LogicTrst1_7162,
      ADR2 => N73,
      O => TX_data(4)
    );
  RAM_Data_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"FFFFFFFFFF0CFF0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => alu_comp_reg_acc(4),
      ADR5 => RAM_Data_4_LogicTrst,
      ADR2 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR3 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_4_LogicTrst1_7162
    );
  alu_comp_Mmux_reg_acc_tmp_A84_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"00303F3000303F30"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => alu_comp_reg_a(3),
      ADR3 => ALU_op(3),
      ADR2 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A82_7265,
      O => N51
    );
  alu_comp_Mmux_FlagZ_tmp13 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => alu_comp_reg_acc(6),
      ADR0 => alu_comp_reg_acc(7),
      ADR4 => alu_comp_reg_acc(5),
      ADR5 => alu_comp_reg_acc(4),
      ADR3 => alu_comp_reg_acc(3),
      ADR2 => alu_comp_reg_acc(2),
      O => alu_comp_Mmux_FlagZ_tmp12_7966
    );
  alu_comp_Mmux_FlagZ_tmp14 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"000000000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => alu_comp_reg_acc(0),
      ADR3 => alu_comp_Mmux_FlagZ_tmp12_7966,
      ADR4 => alu_comp_reg_acc(1),
      O => alu_comp_Mmux_FlagZ_tmp13_6918
    );
  alu_comp_Mmux_reg_acc_tmp_A101_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => X"000F000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => alu_comp_reg_a(5),
      ADR2 => alu_comp_reg_a(7),
      ADR3 => alu_comp_reg_a(6),
      ADR5 => alu_comp_reg_a(4),
      O => N16
    );
  alu_comp_Mmux_reg_acc_tmp_A161_alu_comp_Mmux_reg_acc_tmp_A161_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N105,
      O => N105_0
    );
  alu_comp_Mmux_reg_acc_tmp_A162 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"00FB00FB00000080"
    )
    port map (
      ADR3 => ALU_op(1),
      ADR5 => alu_comp_reg_a(7),
      ADR0 => alu_comp_reg_b(7),
      ADR2 => ALU_op(0),
      ADR1 => ALU_op(2),
      ADR4 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_A161_7967
    );
  alu_comp_Mmux_reg_acc_tmp_A164_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"555F000A555F000A"
    )
    port map (
      ADR1 => '1',
      ADR0 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A161_7967,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A162_7968,
      ADR5 => '1',
      O => N39
    );
  alu_comp_Mmux_reg_acc_tmp_A24_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"3333FFFF"
    )
    port map (
      ADR1 => alu_comp_reg_a(0),
      ADR0 => '1',
      ADR4 => ALU_op(4),
      ADR3 => '1',
      ADR2 => '1',
      O => N105
    );
  alu_comp_Mmux_reg_acc_tmp_A163 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"000C000C00440000"
    )
    port map (
      ADR4 => alu_comp_reg_acc(6),
      ADR2 => alu_comp_reg_a_7_reg_b_7_equal_11_o8,
      ADR1 => ALU_op(1),
      ADR0 => ALU_op(0),
      ADR5 => ALU_op(2),
      ADR3 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_A162_7968
    );
  alu_comp_Mmux_reg_acc_tmp_A164_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"33333F3F33333F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => ALU_op(3),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A161_7967,
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A162_7968,
      O => N38
    );
  alu_comp_reg_b_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_7_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_7_IN,
      O => alu_comp_reg_b(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_b_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_6_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_6_IN,
      O => alu_comp_reg_b(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_b_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_5_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_5_IN,
      O => alu_comp_reg_b(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_b_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y30",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_4_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_4_IN,
      O => alu_comp_reg_b(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_temp_h_5_ram_top_periph_ram_temp_h_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(6),
      O => ram_top_periph_ram_temp_h_6_0
    );
  ram_top_periph_ram_temp_h_5_ram_top_periph_ram_temp_h_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(4),
      O => ram_top_periph_ram_temp_h_4_0
    );
  ram_top_periph_ram_temp_h_5_ram_top_periph_ram_temp_h_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(0),
      O => ram_top_periph_ram_temp_h_0_0
    );
  ram_top_periph_ram_temp_h_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_5_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT5,
      O => ram_top_periph_ram_temp_h(5),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"0044667700446677"
    )
    port map (
      ADR2 => '1',
      ADR0 => ram_top_periph_ram_contents_ram_49(7),
      ADR3 => ram_top_periph_ram_contents_ram_49(4),
      ADR4 => ram_top_periph_ram_contents_ram_49(5),
      ADR1 => ram_top_periph_ram_contents_ram_49(6),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT5
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT61 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"11556666"
    )
    port map (
      ADR2 => '1',
      ADR0 => ram_top_periph_ram_contents_ram_49(7),
      ADR3 => ram_top_periph_ram_contents_ram_49(4),
      ADR4 => ram_top_periph_ram_contents_ram_49(5),
      ADR1 => ram_top_periph_ram_contents_ram_49(6),
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT6
    );
  ram_top_periph_ram_temp_h_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_6_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT6,
      O => ram_top_periph_ram_temp_h(6),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_temp_h_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_3_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT3,
      O => ram_top_periph_ram_temp_h(3),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"000000FF0F00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => ram_top_periph_ram_contents_ram_49(7),
      ADR2 => ram_top_periph_ram_contents_ram_49(4),
      ADR4 => ram_top_periph_ram_contents_ram_49(6),
      ADR3 => ram_top_periph_ram_contents_ram_49(5),
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT3
    );
  ram_top_periph_ram_temp_h_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_2_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT2,
      O => ram_top_periph_ram_temp_h(2),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"0F0C0FFF0F0C0FFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(7),
      ADR1 => ram_top_periph_ram_contents_ram_49(4),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR4 => ram_top_periph_ram_contents_ram_49(5),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT2
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"03030033"
    )
    port map (
      ADR0 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(7),
      ADR1 => ram_top_periph_ram_contents_ram_49(4),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR4 => ram_top_periph_ram_contents_ram_49(5),
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT4
    );
  ram_top_periph_ram_temp_h_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_4_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT4,
      O => ram_top_periph_ram_temp_h(4),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_temp_h_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_1_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT1,
      O => ram_top_periph_ram_temp_h(1),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"0D5F0D5F0D5F0D5F"
    )
    port map (
      ADR4 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(7),
      ADR1 => ram_top_periph_ram_contents_ram_49(4),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR0 => ram_top_periph_ram_contents_ram_49(5),
      ADR5 => '1',
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT1
    );
  ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT11 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"0A5B0A5B"
    )
    port map (
      ADR4 => '1',
      ADR2 => ram_top_periph_ram_contents_ram_49(7),
      ADR1 => ram_top_periph_ram_contents_ram_49(4),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR0 => ram_top_periph_ram_contents_ram_49(5),
      O => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT
    );
  ram_top_periph_ram_temp_h_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_temp_h_0_CLK,
      I => ram_top_periph_ram_Mram_contents_ram_49_7_GND_67_o_wide_mux_130_OUT,
      O => ram_top_periph_ram_temp_h(0),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN,
      O => ram_top_periph_ram_contents_ram_58(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN,
      O => ram_top_periph_ram_contents_ram_58(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN,
      O => ram_top_periph_ram_contents_ram_54(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1071_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"0000000008000000"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      ADR4 => RAM_Addr(5),
      O => ram_top_periph_ram_n1071_inv
    );
  ram_top_periph_ram_contents_ram_54_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN,
      O => ram_top_periph_ram_contents_ram_54(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Q_7_RS232_PHY_Shift_Q_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Fifo_write_pack_2,
      O => RS232_PHY_Fifo_write
    );
  RS232_PHY_Receiver_Mmux_Code_out11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"8800A0008800A000"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => RS232_PHY_LineRD_in_6916,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR2 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR5 => '1',
      O => RS232_PHY_Code_out
    );
  RS232_PHY_Receiver_Mmux_Store_out11 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"0000A000"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => RS232_PHY_LineRD_in_6916,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR2 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR1 => '1',
      O => RS232_PHY_Fifo_write_pack_2
    );
  RS232_PHY_Shift_Q_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK,
      I => RS232_PHY_Shift_Q_7_D_MUX_25_o,
      O => RS232_PHY_Shift_Q(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_7_D_MUX_25_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"FF3FC000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => RS232_PHY_Shift_i(0),
      ADR2 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_Q(7),
      ADR1 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_7_D_MUX_25_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"00000000CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => RS232_PHY_Fifo_write,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6914,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en
    );
  ram_top_periph_ram_contents_ram_59_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN,
      O => ram_top_periph_ram_contents_ram_59(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN,
      O => ram_top_periph_ram_contents_ram_59(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN,
      O => ram_top_periph_ram_contents_ram_59(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Reset_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Reset_IBUF_0,
      O => RS232_PHY_Receiver_Reset_inv
    );
  ram_top_periph_ram_contents_ram_59_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1106_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN,
      O => ram_top_periph_ram_contents_ram_59(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1120_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000080000000"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      ADR5 => RAM_Addr(1),
      O => ram_top_periph_ram_n1120_inv
    );
  ram_top_periph_ram_contents_ram_54_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN,
      O => ram_top_periph_ram_contents_ram_54(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1071_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN,
      O => ram_top_periph_ram_contents_ram_54(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN,
      O => ram_top_periph_ram_contents_ram_43(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_14 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"FFF0CCAA00F0CCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_60(3),
      ADR2 => ram_top_periph_ram_contents_ram_61(3),
      ADR5 => ram_top_periph_ram_contents_ram_63(3),
      ADR1 => ram_top_periph_ram_contents_ram_62(3),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux3_14_7774
    );
  ram_top_periph_ram_contents_ram_43_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN,
      O => ram_top_periph_ram_contents_ram_43(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN,
      O => ram_top_periph_ram_contents_ram_43(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0994_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN,
      O => ram_top_periph_ram_contents_ram_43(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN,
      O => ram_top_periph_ram_contents_ram_11(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0770_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0000000000004000"
    )
    port map (
      ADR3 => RAM_Addr(3),
      ADR1 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(1),
      ADR0 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n0770_inv
    );
  ram_top_periph_ram_contents_ram_11_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN,
      O => ram_top_periph_ram_contents_ram_11(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"CACACACAFF0FF000"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_8(3),
      ADR0 => ram_top_periph_ram_contents_ram_9(3),
      ADR1 => ram_top_periph_ram_contents_ram_11(3),
      ADR3 => ram_top_periph_ram_contents_ram_10(3),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_111_7764
    );
  ram_top_periph_ram_mux2_111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_8(2),
      ADR0 => ram_top_periph_ram_contents_ram_9(2),
      ADR1 => ram_top_periph_ram_contents_ram_11(2),
      ADR3 => ram_top_periph_ram_contents_ram_10(2),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_111_7751
    );
  ram_top_periph_ram_mux2_124 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"FFAACCF000AACCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_40(2),
      ADR1 => ram_top_periph_ram_contents_ram_41(2),
      ADR5 => ram_top_periph_ram_contents_ram_43(2),
      ADR0 => ram_top_periph_ram_contents_ram_42(2),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux2_124_7862
    );
  ram_top_periph_ram_contents_ram_40_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN,
      O => ram_top_periph_ram_contents_ram_40(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"ACACFF0FACACF000"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_44(5),
      ADR1 => ram_top_periph_ram_contents_ram_45(5),
      ADR0 => ram_top_periph_ram_contents_ram_47(5),
      ADR3 => ram_top_periph_ram_contents_ram_46(5),
      ADR2 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst33,
      O => ram_top_periph_ram_mux5_131_7878
    );
  ram_top_periph_ram_contents_ram_40_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN,
      O => ram_top_periph_ram_contents_ram_40(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"FFFFFF0FFAFFAA0F"
    )
    port map (
      ADR1 => '1',
      ADR4 => dma_top_data_count(0),
      ADR0 => RAM_Addr_0_LogicTrst1_7728,
      ADR5 => RAM_Addr_0_LogicTrst,
      ADR2 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR3 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst33
    );
  ram_top_periph_ram_contents_ram_40_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN,
      O => ram_top_periph_ram_contents_ram_40(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_124 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_41(1),
      ADR3 => ram_top_periph_ram_contents_ram_43(1),
      ADR1 => ram_top_periph_ram_contents_ram_42(1),
      ADR0 => ram_top_periph_ram_contents_ram_40(1),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux1_124_7847
    );
  ram_top_periph_ram_contents_ram_40_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0973_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN,
      O => ram_top_periph_ram_contents_ram_40(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"FFFCFF00FCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => dma_top_data_count(1),
      ADR2 => RAM_Addr_1_LogicTrst1_7844,
      ADR1 => RAM_Addr_1_LogicTrst,
      ADR5 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_1_LogicTrst34
    );
  ram_top_periph_ram_contents_ram_16_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN,
      O => ram_top_periph_ram_contents_ram_16(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0945_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000400"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(5),
      ADR1 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0945_inv
    );
  rom_comp_Mmux_Instruction51 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000020002"
    )
    port map (
      ADR4 => '1',
      ADR5 => controlador_prog_count(11),
      ADR1 => controlador_prog_count(10),
      ADR0 => rom_comp_n0680_10_0,
      ADR3 => controlador_prog_count(9),
      ADR2 => controlador_prog_count(8),
      O => ROM_data(2)
    );
  ram_top_periph_ram_n0749_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000010"
    )
    port map (
      ADR5 => RAM_Addr(2),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(4),
      ADR3 => RAM_Addr(5),
      ADR0 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      O => ram_top_periph_ram_n0749_inv
    );
  RAM_Addr_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFFFFAFFFA00FAFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => dma_top_data_count(0),
      ADR2 => RAM_Addr_0_LogicTrst1_7728,
      ADR0 => RAM_Addr_0_LogicTrst,
      ADR4 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR3 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr(0)
    );
  ram_top_periph_ram_contents_ram_11_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN,
      O => ram_top_periph_ram_contents_ram_11(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0770_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN,
      O => ram_top_periph_ram_contents_ram_11(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0868_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000002000000000"
    )
    port map (
      ADR5 => RAM_Addr(3),
      ADR2 => RAM_Addr(4),
      ADR4 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      O => ram_top_periph_ram_n0868_inv
    );
  ram_top_periph_ram_contents_ram_1_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN,
      O => ram_top_periph_ram_contents_ram_1(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFCCFCCCFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => dma_top_data_count(0),
      ADR2 => RAM_Addr_0_LogicTrst1_7728,
      ADR4 => RAM_Addr_0_LogicTrst,
      ADR5 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR3 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst32
    );
  RAM_Addr_0_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FEFACCFFFEFACCFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => dma_top_data_count(0),
      ADR2 => RAM_Addr_0_LogicTrst1_7728,
      ADR0 => RAM_Addr_0_LogicTrst,
      ADR3 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst31
    );
  RAM_Addr_0_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFFAAFFEECCAAFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => dma_top_data_count(0),
      ADR1 => RAM_Addr_0_LogicTrst1_7728,
      ADR5 => RAM_Addr_0_LogicTrst,
      ADR3 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst3_7724
    );
  ram_top_periph_ram_contents_ram_1_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN,
      O => ram_top_periph_ram_contents_ram_1(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0050004400000000"
    )
    port map (
      ADR1 => controlador_Reg_operand(0),
      ADR5 => controlador_Reg_instruct(4),
      ADR4 => controlador_Reg_instruct(3),
      ADR0 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_0,
      O => RAM_Addr_0_LogicTrst
    );
  ram_top_periph_ram_contents_ram_0_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN,
      O => ram_top_periph_ram_contents_ram_0(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_10 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"BBBB8888F3C0F3C0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_0(1),
      ADR2 => ram_top_periph_ram_contents_ram_1(1),
      ADR0 => ram_top_periph_ram_contents_ram_3(1),
      ADR4 => ram_top_periph_ram_contents_ram_2(1),
      ADR1 => RAM_Addr_0_LogicTrst3_7724,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux1_10_7973
    );
  ram_top_periph_ram_contents_ram_0_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN,
      O => ram_top_periph_ram_contents_ram_0(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_6 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"F3C0BBBBF3C08888"
    )
    port map (
      ADR4 => RAM_Addr_3_LogicTrst3_7695,
      ADR1 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux1_111_7737,
      ADR2 => ram_top_periph_ram_mux1_12_7738,
      ADR0 => ram_top_periph_ram_mux1_11_7739,
      ADR5 => ram_top_periph_ram_mux1_10_7973,
      O => ram_top_periph_ram_mux1_6_7699
    );
  ram_top_periph_ram_contents_ram_0_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN,
      O => ram_top_periph_ram_contents_ram_0(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_10 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"AAF0AAF0FFCC00CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_0(7),
      ADR4 => ram_top_periph_ram_contents_ram_1(7),
      ADR0 => ram_top_periph_ram_contents_ram_3(7),
      ADR2 => ram_top_periph_ram_contents_ram_2(7),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr(1),
      O => ram_top_periph_ram_mux7_10_7714
    );
  ram_top_periph_ram_contents_ram_0_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1141_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN,
      O => ram_top_periph_ram_contents_ram_0(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"EEEEFFFFEAEAF3F3"
    )
    port map (
      ADR3 => '1',
      ADR0 => dma_top_data_count(1),
      ADR2 => RAM_Addr_1_LogicTrst1_7844,
      ADR5 => RAM_Addr_1_LogicTrst,
      ADR4 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR1 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr(1)
    );
  ram_top_periph_ram_contents_ram_2_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN,
      O => ram_top_periph_ram_contents_ram_2(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"000000000A000808"
    )
    port map (
      ADR1 => controlador_Reg_operand(1),
      ADR0 => controlador_Reg_instruct(4),
      ADR4 => controlador_Reg_instruct(3),
      ADR2 => controlador_Reg_instruct(2),
      ADR5 => controlador_Reg_instruct(5),
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_0,
      O => RAM_Addr_1_LogicTrst
    );
  ram_top_periph_ram_contents_ram_2_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN,
      O => ram_top_periph_ram_contents_ram_2(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"F300C000AA00AA00"
    )
    port map (
      ADR0 => alu_comp_Index_Reg(1),
      ADR4 => controlador_Reg_operand(1),
      ADR1 => controlador_Reg_instruct(0),
      ADR5 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_0,
      O => RAM_Addr_1_LogicTrst1_7844
    );
  ram_top_periph_ram_contents_ram_2_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN,
      O => ram_top_periph_ram_contents_ram_2(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_2_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN,
      O => ram_top_periph_ram_contents_ram_2(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_Mmux_Instruction11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0000000000000404"
    )
    port map (
      ADR3 => '1',
      ADR4 => controlador_prog_count(11),
      ADR2 => controlador_prog_count(10),
      ADR1 => rom_comp_n0680_12_0,
      ADR0 => controlador_prog_count(9),
      ADR5 => controlador_prog_count(8),
      O => ROM_data(0)
    );
  controlador_Reg_operand_2_controlador_Reg_operand_2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_0
    );
  controlador_Reg_operand_2_controlador_Reg_operand_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_0
    );
  controlador_Reg_operand_2_controlador_Reg_operand_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_0
    );
  controlador_Reg_operand_2_controlador_Reg_operand_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_0
    );
  controlador_Reg_operand_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_2_CLK,
      I => ROM_data_2_rt_2894,
      O => controlador_Reg_operand(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => alu_comp_Index_Reg(3),
      ADR1 => controlador_Reg_operand(3),
      ADR5 => '1',
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_3_Q_2895
    );
  ROM_data_2_rt : X_LUT5
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => ROM_data(2),
      ADR3 => '1',
      ADR2 => '1',
      O => ROM_data_2_rt_2894
    );
  ProtoComp269_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y19"
    )
    port map (
      O => ProtoComp269_CYINITGND_0
    );
  controlador_Reg_operand_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_1_CLK,
      I => ROM_data_1_rt_2910,
      O => controlador_Reg_operand(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y19"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp269_CYINITGND_0,
      CO(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_Q_7082,
      CO(2) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_0_Q,
      O(3) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_Q,
      O(2) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_Q,
      O(1) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_1_Q,
      O(0) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_Q,
      S(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_3_Q_2895,
      S(2) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_2_Q_2911,
      S(1) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_1_Q_2912,
      S(0) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_0_Q_2919
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => alu_comp_Index_Reg(2),
      ADR1 => controlador_Reg_operand(2),
      ADR5 => '1',
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_2_Q_2911
    );
  ROM_data_1_rt : X_LUT5
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => ROM_data(1),
      ADR2 => '1',
      ADR4 => '1',
      O => ROM_data_1_rt_2910
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_Index_Reg(1),
      ADR1 => controlador_Reg_operand(1),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_1_Q_2912
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => alu_comp_Index_Reg(0),
      ADR2 => controlador_Reg_operand(0),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_0_Q_2919
    );
  controlador_Reg_operand_0_controlador_Reg_operand_0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_0
    );
  controlador_Reg_operand_0_controlador_Reg_operand_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_0
    );
  controlador_Reg_operand_0_controlador_Reg_operand_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_0
    );
  controlador_Reg_operand_0_controlador_Reg_operand_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_0
    );
  controlador_Reg_operand_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_0_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_0_IN,
      O => controlador_Reg_operand(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => alu_comp_Index_Reg(7),
      ADR2 => controlador_Reg_operand(7),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_7_Q_2927
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y20"
    )
    port map (
      CI => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_Q_7082,
      CYINIT => '0',
      CO(3) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_0_Q,
      O(3) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_Q,
      O(2) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_Q,
      O(1) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_Q,
      O(0) => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_Q,
      S(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_7_Q_2927,
      S(2) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_6_Q_2937,
      S(1) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_5_Q_2944,
      S(0) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_4_Q_2945
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_Index_Reg(6),
      ADR2 => controlador_Reg_operand(6),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_6_Q_2937
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_Index_Reg(5),
      ADR2 => controlador_Reg_operand(5),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_5_Q_2944
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => alu_comp_Index_Reg(4),
      ADR2 => controlador_Reg_operand(4),
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_lut_4_Q_2945
    );
  alu_comp_Index_Reg_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_1_CLK,
      I => alu_comp_Index_reg_tmp(1),
      O => alu_comp_Index_Reg(1),
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"FFEEFF2200EE0022"
    )
    port map (
      ADR2 => '1',
      ADR0 => alu_comp_Index_reg_reg(1),
      ADR5 => alu_comp_reg_acc(1),
      ADR3 => alu_comp_n0281_0,
      ADR1 => alu_comp_n0276,
      ADR4 => RAM_Data_1_LogicTrst5_7013,
      O => alu_comp_Index_reg_tmp(1)
    );
  alu_comp_Index_Reg_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_3_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_3_IN,
      O => alu_comp_Index_Reg(3),
      RST => GND,
      SET => GND
    );
  RAM_Data_1_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"FFFFFFFFF0F0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => ram_top_gp_ram_n0025_1_0,
      ADR2 => RAM_OE,
      ADR5 => RAM_Data_1_LogicTrst1_7156,
      ADR1 => N67,
      O => RAM_Data_1_LogicTrst5_7013
    );
  alu_comp_Index_Reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_0_CLK,
      I => alu_comp_Index_reg_tmp(0),
      O => alu_comp_Index_Reg(0),
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"F0F0EEEEF0F02222"
    )
    port map (
      ADR3 => '1',
      ADR0 => alu_comp_Index_reg_reg(0),
      ADR2 => alu_comp_reg_acc(0),
      ADR4 => alu_comp_n0281_0,
      ADR1 => alu_comp_n0276,
      ADR5 => RAM_Data_0_LogicTrst5_7974,
      O => alu_comp_Index_reg_tmp(0)
    );
  alu_comp_Index_Reg_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_2_CLK,
      I => NlwBufferSignal_alu_comp_Index_Reg_2_IN,
      O => alu_comp_Index_Reg(2),
      RST => GND,
      SET => GND
    );
  RAM_Data_0_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"FAFAFAFAFAFAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => ram_top_gp_ram_n0025_0_0,
      ADR2 => RAM_OE,
      ADR0 => RAM_Data_0_LogicTrst1_7154,
      ADR5 => N65,
      O => RAM_Data_0_LogicTrst5_7974
    );
  RAM_Data_2_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"FFAAAAAAFF000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR5 => controlador_Reg_operand(2),
      ADR3 => Data_out(2),
      ADR4 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_2_LogicTrst
    );
  alu_comp_Index_reg_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_2_CLK,
      I => alu_comp_Index_reg_tmp(2),
      O => alu_comp_Index_reg_reg(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp31 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"CCCCCCCCFF55AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => alu_comp_reg_acc(2),
      ADR5 => alu_comp_n0281_0,
      ADR4 => alu_comp_Index_reg_reg(2),
      ADR0 => alu_comp_n0276,
      ADR3 => RAM_Data_2_LogicTrst5_7018,
      O => alu_comp_Index_reg_tmp(2)
    );
  alu_comp_Index_reg_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_1_CLK,
      I => NlwBufferSignal_alu_comp_Index_reg_reg_1_IN,
      O => alu_comp_Index_reg_reg(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_2_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"FFF0FFF0FFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => ram_top_gp_ram_n0025_2_0,
      ADR2 => RAM_OE,
      ADR3 => RAM_Data_2_LogicTrst1_7158,
      ADR5 => N69,
      O => RAM_Data_2_LogicTrst5_7018
    );
  alu_comp_Index_reg_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_0_CLK,
      I => NlwBufferSignal_alu_comp_Index_reg_reg_0_IN,
      O => alu_comp_Index_reg_reg(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"FFFFFFFFF0FCF0FC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => alu_comp_reg_acc(2),
      ADR2 => RAM_Data_2_LogicTrst,
      ADR3 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR5 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_2_LogicTrst1_7158
    );
  ram_top_periph_ram_contents_ram_26_7_ram_top_periph_ram_contents_ram_26_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(12),
      O => rom_comp_n0680_12_0
    );
  rom_comp_Mram_n0680_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y23"
    )
    port map (
      IA => rom_comp_Mram_n0680_f71,
      IB => rom_comp_Mram_n0680_f7_3011,
      O => rom_comp_n0680(12),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n0680_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y23"
    )
    port map (
      IA => rom_comp_Mram_n06803_3031,
      IB => rom_comp_Mram_n06802_3021,
      O => rom_comp_Mram_n0680_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n0680_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y23"
    )
    port map (
      IA => rom_comp_Mram_n06801_3013,
      IB => rom_comp_Mram_n0680,
      O => rom_comp_Mram_n0680_f7_3011,
      SEL => controlador_prog_count(6)
    );
  ram_top_periph_ram_contents_ram_26_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN,
      O => ram_top_periph_ram_contents_ram_26(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_Mram_n06804 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"D2C7F007966D7425"
    )
    port map (
      ADR2 => controlador_prog_count(3),
      ADR3 => controlador_prog_count(1),
      ADR4 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(5),
      ADR5 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(0),
      O => rom_comp_Mram_n06803_3031
    );
  rom_comp_Mram_n06803 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"B0C38CC2CAF72874"
    )
    port map (
      ADR2 => controlador_prog_count(3),
      ADR5 => controlador_prog_count(1),
      ADR1 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(2),
      ADR0 => controlador_prog_count(4),
      O => rom_comp_Mram_n06802_3021
    );
  rom_comp_Mram_n06802 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"7864B591E030E7F4"
    )
    port map (
      ADR3 => controlador_prog_count(2),
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(1),
      ADR1 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(5),
      ADR2 => controlador_prog_count(0),
      O => rom_comp_Mram_n06801_3013
    );
  rom_comp_Mram_n06801 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"000070440000D54E"
    )
    port map (
      ADR4 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(0),
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(3),
      ADR1 => controlador_prog_count(1),
      O => rom_comp_Mram_n0680
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1
    );
  ram_top_gp_ram_n0025_6_ram_top_gp_ram_n0025_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(6),
      O => ram_top_gp_ram_n0025_6_0
    );
  ram_top_gp_ram_Mram_contents_ram7_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y24"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_F7_B_3048,
      IB => ram_top_gp_ram_Mram_contents_ram7_F7_A_3049,
      O => ram_top_gp_ram_n0025(6),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram7_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X6Y24"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_D_3051,
      IB => ram_top_gp_ram_Mram_contents_ram7_C_3061,
      O => ram_top_gp_ram_Mram_contents_ram7_F7_B_3048,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram7_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X6Y24"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_B_3069,
      IB => ram_top_gp_ram_Mram_contents_ram7_A_3077,
      O => ram_top_gp_ram_Mram_contents_ram7_F7_A_3049,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram7_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_D_3051,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1,
      WE2 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_C_3061,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_B_3069,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_A_3077,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1
    );
  ram_top_gp_ram_n0025_4_ram_top_gp_ram_n0025_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(4),
      O => ram_top_gp_ram_n0025_4_0
    );
  ram_top_gp_ram_Mram_contents_ram5_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y25"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_F7_B_3085,
      IB => ram_top_gp_ram_Mram_contents_ram5_F7_A_3086,
      O => ram_top_gp_ram_n0025(4),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram5_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X6Y25"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_D_3088,
      IB => ram_top_gp_ram_Mram_contents_ram5_C_3098,
      O => ram_top_gp_ram_Mram_contents_ram5_F7_B_3085,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram5_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X6Y25"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_B_3106,
      IB => ram_top_gp_ram_Mram_contents_ram5_A_3114,
      O => ram_top_gp_ram_Mram_contents_ram5_F7_A_3086,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram5_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_D_3088,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1,
      WE2 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_C_3098,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_B_3106,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_A_3114,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  alu_comp_Mmux_reg_acc_tmp_A161 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FFFFAAAAFFFF2200"
    )
    port map (
      ADR2 => '1',
      ADR0 => ALU_op(4),
      ADR5 => alu_comp_reg_a(7),
      ADR3 => ALU_op(0),
      ADR1 => alu_comp_reg_a_7_GND_34_o_LessThan_18_o1_7229,
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A101_7230,
      O => alu_comp_Mmux_reg_acc_tmp_A16
    );
  alu_comp_Mmux_reg_acc_tmp_A101 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"0A000F0008000F00"
    )
    port map (
      ADR1 => alu_comp_reg_a(1),
      ADR5 => alu_comp_reg_a(2),
      ADR0 => alu_comp_reg_a(3),
      ADR4 => N16,
      ADR2 => ALU_op(0),
      ADR3 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_A101_7230
    );
  controlador_Mmux_ALU_op91 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"AAAA00A8AAAA0008"
    )
    port map (
      ADR0 => controlador_n0461_inv1_7177,
      ADR3 => controlador_Reg_instruct(6),
      ADR2 => controlador_Reg_instruct(7),
      ADR1 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_4_Q,
      ADR5 => controlador_Mmux_ALU_op9111,
      ADR4 => controlador_Mmux_ALU_op221,
      O => ALU_op(4)
    );
  alu_comp_Mmux_reg_acc_tmp_A103311 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"0000CCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => ALU_op(0),
      ADR1 => ALU_op(2),
      ADR4 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_A10331
    );
  alu_comp_n0176_2_alu_comp_n0176_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N45,
      O => N45_0
    );
  alu_comp_n0176_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"FE54FE54FE54FA50"
    )
    port map (
      ADR4 => ram_top_gp_ram_n0025_2_0,
      ADR3 => alu_comp_reg_acc(2),
      ADR1 => RAM_OE,
      ADR0 => ALU_op(2),
      ADR2 => RAM_Data_2_LogicTrst1_7158,
      ADR5 => N69,
      O => alu_comp_n0176(2)
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"AA55AA55AA55AA55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => alu_comp_reg_a(1),
      ADR3 => alu_comp_reg_b(1),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o2
    );
  alu_comp_Mmux_reg_acc_tmp_A44_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"15150C0C"
    )
    port map (
      ADR1 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A42_6890,
      ADR0 => alu_comp_reg_a(1),
      ADR3 => '1',
      O => N45
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o8_alu_comp_reg_a_7_reg_b_7_equal_11_o8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_FlagZ_tmp15_pack_3,
      O => alu_comp_Mmux_FlagZ_tmp15_7979
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o71 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => alu_comp_reg_a(7),
      ADR4 => alu_comp_reg_b(7),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o8
    );
  alu_comp_Mmux_FlagZ_tmp16 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"80082002"
    )
    port map (
      ADR0 => alu_comp_Mmux_FlagZ_tmp14_7978,
      ADR3 => alu_comp_reg_a(6),
      ADR2 => alu_comp_reg_b(6),
      ADR1 => alu_comp_reg_a(7),
      ADR4 => alu_comp_reg_b(7),
      O => alu_comp_Mmux_FlagZ_tmp15_pack_3
    );
  alu_comp_Mmux_FlagZ_tmp17 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"EEAAAAAA22AAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR0 => alu_comp_Mmux_FlagZ_tmp13_6918,
      ADR4 => ALU_op(2),
      ADR3 => ALU_op(0),
      ADR1 => ALU_op(1),
      ADR5 => alu_comp_Mmux_FlagZ_tmp15_7979,
      O => alu_comp_Mmux_FlagZ_tmp16_6917
    );
  alu_comp_Mmux_FlagZ_tmp15 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"9000090000000000"
    )
    port map (
      ADR5 => alu_comp_reg_a_7_reg_b_7_equal_11_o2,
      ADR3 => N115,
      ADR1 => alu_comp_reg_a(0),
      ADR0 => alu_comp_reg_b(0),
      ADR4 => alu_comp_reg_a(4),
      ADR2 => alu_comp_reg_b(4),
      O => alu_comp_Mmux_FlagZ_tmp14_7978
    );
  alu_comp_Mmux_FlagZ_tmp15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"8241000000008241"
    )
    port map (
      ADR0 => alu_comp_reg_a(2),
      ADR3 => alu_comp_reg_b(2),
      ADR2 => alu_comp_reg_a(3),
      ADR1 => alu_comp_reg_b(3),
      ADR4 => alu_comp_reg_a(5),
      ADR5 => alu_comp_reg_b(5),
      O => N115
    );
  ram_top_periph_ram_contents_ram_57_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN,
      O => ram_top_periph_ram_contents_ram_57(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN,
      O => ram_top_periph_ram_contents_ram_57(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0952_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"0000000000000800"
    )
    port map (
      ADR3 => RAM_Addr(5),
      ADR1 => RAM_Addr(0),
      ADR2 => RAM_Addr(1),
      ADR0 => RAM_Addr(2),
      ADR4 => RAM_Addr(3),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0952_inv
    );
  ram_top_periph_ram_contents_ram_42_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN,
      O => ram_top_periph_ram_contents_ram_42(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN,
      O => ram_top_periph_ram_contents_ram_42(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN,
      O => ram_top_periph_ram_contents_ram_42(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1022_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => RAM_Addr(5),
      ADR1 => RAM_Addr(0),
      ADR3 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n1022_inv
    );
  ram_top_periph_ram_contents_ram_49_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN,
      O => ram_top_periph_ram_contents_ram_49(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_132 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(3),
      ADR4 => ram_top_periph_ram_contents_ram_53(3),
      ADR2 => ram_top_periph_ram_contents_ram_55(3),
      ADR0 => ram_top_periph_ram_contents_ram_54(3),
      ADR5 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_132_7870
    );
  ram_top_periph_ram_contents_ram_49_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN,
      O => ram_top_periph_ram_contents_ram_49(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_49_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN,
      O => ram_top_periph_ram_contents_ram_49(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_49_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1036_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN,
      O => ram_top_periph_ram_contents_ram_49(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0966_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"0000080000000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(3),
      ADR2 => RAM_Addr(4),
      ADR0 => RAM_Addr(2),
      ADR1 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      O => ram_top_periph_ram_n0966_inv
    );
  ram_top_periph_ram_contents_ram_44_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN,
      O => ram_top_periph_ram_contents_ram_44(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0938_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"0000000000200000"
    )
    port map (
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0938_inv
    );
  ram_top_periph_ram_contents_ram_44_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN,
      O => ram_top_periph_ram_contents_ram_44(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_133 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"FF55D8D8AA00D8D8"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(3),
      ADR1 => ram_top_periph_ram_contents_ram_57(3),
      ADR3 => ram_top_periph_ram_contents_ram_59(3),
      ADR5 => ram_top_periph_ram_contents_ram_58(3),
      ADR0 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux3_133_7980
    );
  ram_top_periph_ram_contents_ram_44_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN,
      O => ram_top_periph_ram_contents_ram_44(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_125 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"EE44FAFAEE445050"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_48(3),
      ADR3 => ram_top_periph_ram_contents_ram_51(3),
      ADR1 => ram_top_periph_ram_contents_ram_50(3),
      ADR5 => ram_top_periph_ram_contents_ram_49(3),
      ADR0 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_125_7981
    );
  ram_top_periph_ram_contents_ram_44_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1001_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN,
      O => ram_top_periph_ram_contents_ram_44(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_8 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"EEF5EEA044F544A0"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR1 => ram_top_periph_ram_mux3_133_7980,
      ADR5 => ram_top_periph_ram_mux3_14_7774,
      ADR2 => ram_top_periph_ram_mux3_132_7870,
      ADR4 => ram_top_periph_ram_mux3_125_7981,
      O => ram_top_periph_ram_mux3_8_7871
    );
  ram_top_periph_ram_contents_ram_56_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN,
      O => ram_top_periph_ram_contents_ram_56(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_133 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"FFAC0FACF0AC00AC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_56(0),
      ADR5 => ram_top_periph_ram_contents_ram_57(0),
      ADR4 => ram_top_periph_ram_contents_ram_59(0),
      ADR0 => ram_top_periph_ram_contents_ram_58(0),
      ADR3 => RAM_Addr_0_LogicTrst3_7724,
      ADR2 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux_133_7807
    );
  ram_top_periph_ram_contents_ram_56_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN,
      O => ram_top_periph_ram_contents_ram_56(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"FCFC3030BB88BB88"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_44(3),
      ADR0 => ram_top_periph_ram_contents_ram_45(3),
      ADR4 => ram_top_periph_ram_contents_ram_47(3),
      ADR2 => ram_top_periph_ram_contents_ram_46(3),
      ADR1 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux3_131_7868
    );
  ram_top_periph_ram_contents_ram_56_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN,
      O => ram_top_periph_ram_contents_ram_56(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_133 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"EEFCEE3022FC2230"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(2),
      ADR0 => ram_top_periph_ram_contents_ram_57(2),
      ADR5 => ram_top_periph_ram_contents_ram_59(2),
      ADR4 => ram_top_periph_ram_contents_ram_58(2),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR1 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux2_133_7864
    );
  ram_top_periph_ram_contents_ram_56_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1085_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN,
      O => ram_top_periph_ram_contents_ram_56(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_133 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y10",
      INIT => X"FFE2CCE233E200E2"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_56(1),
      ADR4 => ram_top_periph_ram_contents_ram_57(1),
      ADR5 => ram_top_periph_ram_contents_ram_59(1),
      ADR2 => ram_top_periph_ram_contents_ram_58(1),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR1 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux1_133_7858
    );
  ram_top_periph_ram_contents_ram_50_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN,
      O => ram_top_periph_ram_contents_ram_50(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_132 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_52(1),
      ADR5 => ram_top_periph_ram_contents_ram_53(1),
      ADR1 => ram_top_periph_ram_contents_ram_55(1),
      ADR0 => ram_top_periph_ram_contents_ram_54(1),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_132_7986
    );
  ram_top_periph_ram_contents_ram_50_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN,
      O => ram_top_periph_ram_contents_ram_50(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_14 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"CCAAF0FFCCAAF000"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_60(1),
      ADR0 => ram_top_periph_ram_contents_ram_61(1),
      ADR1 => ram_top_periph_ram_contents_ram_63(1),
      ADR2 => ram_top_periph_ram_contents_ram_62(1),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux1_14_7985
    );
  ram_top_periph_ram_contents_ram_50_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN,
      O => ram_top_periph_ram_contents_ram_50(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_125 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"AFAFA0A0CFC0CFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_48(1),
      ADR0 => ram_top_periph_ram_contents_ram_51(1),
      ADR1 => ram_top_periph_ram_contents_ram_49(1),
      ADR4 => ram_top_periph_ram_contents_ram_50(1),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_125_7987
    );
  ram_top_periph_ram_contents_ram_50_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1043_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN,
      O => ram_top_periph_ram_contents_ram_50(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_8 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"D8FFD8AAD855D800"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux1_133_7858,
      ADR1 => ram_top_periph_ram_mux1_14_7985,
      ADR2 => ram_top_periph_ram_mux1_132_7986,
      ADR4 => ram_top_periph_ram_mux1_125_7987,
      O => ram_top_periph_ram_mux1_8_7697
    );
  ram_top_periph_ram_contents_ram_32_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN,
      O => ram_top_periph_ram_contents_ram_32(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"AAF0FFCCAAF000CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_44(1),
      ADR2 => ram_top_periph_ram_contents_ram_45(1),
      ADR0 => ram_top_periph_ram_contents_ram_47(1),
      ADR5 => ram_top_periph_ram_contents_ram_46(1),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux1_131_7856
    );
  ram_top_periph_ram_contents_ram_32_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN,
      O => ram_top_periph_ram_contents_ram_32(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_124 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"E2E2E2E2FFCC3300"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_40(3),
      ADR0 => ram_top_periph_ram_contents_ram_41(3),
      ADR2 => ram_top_periph_ram_contents_ram_43(3),
      ADR4 => ram_top_periph_ram_contents_ram_42(3),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR1 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux3_124_7989
    );
  ram_top_periph_ram_mux3_113 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"E2E2E2E2FF33CC00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_32(3),
      ADR3 => ram_top_periph_ram_contents_ram_33(3),
      ADR2 => ram_top_periph_ram_contents_ram_35(3),
      ADR0 => ram_top_periph_ram_contents_ram_34(3),
      ADR1 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_113_7990
    );
  ram_top_periph_ram_contents_ram_32_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN,
      O => ram_top_periph_ram_contents_ram_32(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"DD88FAFADD885050"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR4 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux3_124_7989,
      ADR1 => ram_top_periph_ram_mux3_131_7868,
      ADR3 => ram_top_periph_ram_mux3_123_7869,
      ADR2 => ram_top_periph_ram_mux3_113_7990,
      O => ram_top_periph_ram_mux3_71_7867
    );
  ram_top_periph_ram_contents_ram_18_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN,
      O => ram_top_periph_ram_contents_ram_18(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_122 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_24(3),
      ADR3 => ram_top_periph_ram_contents_ram_25(3),
      ADR5 => ram_top_periph_ram_contents_ram_27(3),
      ADR1 => ram_top_periph_ram_contents_ram_26(3),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_122_7992
    );
  ram_top_periph_ram_contents_ram_18_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN,
      O => ram_top_periph_ram_contents_ram_18(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_13 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"CCFFF0AACC00F0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_28(3),
      ADR5 => ram_top_periph_ram_contents_ram_29(3),
      ADR1 => ram_top_periph_ram_contents_ram_31(3),
      ADR2 => ram_top_periph_ram_contents_ram_30(3),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_13_7993
    );
  ram_top_periph_ram_contents_ram_18_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN,
      O => ram_top_periph_ram_contents_ram_18(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_112 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"FA0AFA0AFCFC0C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_16(3),
      ADR0 => ram_top_periph_ram_contents_ram_17(3),
      ADR3 => ram_top_periph_ram_contents_ram_19(3),
      ADR4 => ram_top_periph_ram_contents_ram_18(3),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_112_7994
    );
  ram_top_periph_ram_contents_ram_18_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0819_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN,
      O => ram_top_periph_ram_contents_ram_18(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_7 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"D8D8D8D8FF55AA00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux3_122_7992,
      ADR1 => ram_top_periph_ram_mux3_13_7993,
      ADR3 => ram_top_periph_ram_mux3_121_7866,
      ADR4 => ram_top_periph_ram_mux3_112_7994,
      O => ram_top_periph_ram_mux3_7_7865
    );
  RAM_Addr_3_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"F0FFF0FFF0FF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => RAM_Addr_3_LogicTrst1_7246,
      ADR5 => RAM_Addr_3_LogicTrst,
      ADR3 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR2 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_3_LogicTrst3_7695
    );
  ram_top_periph_ram_contents_ram_32_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0917_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN,
      O => ram_top_periph_ram_contents_ram_32(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_10 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FE5EAE0EF454A404"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_0(3),
      ADR4 => ram_top_periph_ram_contents_ram_1(3),
      ADR3 => ram_top_periph_ram_contents_ram_3(3),
      ADR5 => ram_top_periph_ram_contents_ram_2(3),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR0 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux3_10_7996
    );
  ram_top_periph_ram_mux3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FFCAF0CA0FCA00CA"
    )
    port map (
      ADR2 => RAM_Addr_3_LogicTrst3_7695,
      ADR3 => RAM_Addr(2),
      ADR1 => ram_top_periph_ram_mux3_111_7764,
      ADR5 => ram_top_periph_ram_mux3_12_7765,
      ADR4 => ram_top_periph_ram_mux3_11_7766,
      ADR0 => ram_top_periph_ram_mux3_10_7996,
      O => ram_top_periph_ram_mux3_6_7763
    );
  ram_top_periph_ram_contents_ram_2_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN,
      O => ram_top_periph_ram_contents_ram_2(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_10 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"AFAFCFC0A0A0CFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_0(0),
      ADR5 => ram_top_periph_ram_contents_ram_1(0),
      ADR0 => ram_top_periph_ram_contents_ram_3(0),
      ADR1 => ram_top_periph_ram_contents_ram_2(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_10_7282
    );
  ram_top_periph_ram_contents_ram_2_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN,
      O => ram_top_periph_ram_contents_ram_2(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFCFFFFFCFC00FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => dma_top_data_count(0),
      ADR1 => RAM_Addr_0_LogicTrst1_7728,
      ADR2 => RAM_Addr_0_LogicTrst,
      ADR3 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst35
    );
  ram_top_periph_ram_contents_ram_2_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN,
      O => ram_top_periph_ram_contents_ram_2(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFFCFCFEAEACFCF"
    )
    port map (
      ADR3 => '1',
      ADR1 => dma_top_data_count(0),
      ADR5 => RAM_Addr_0_LogicTrst1_7728,
      ADR0 => RAM_Addr_0_LogicTrst,
      ADR2 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_0_LogicTrst34
    );
  ram_top_periph_ram_contents_ram_2_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0707_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN,
      O => ram_top_periph_ram_contents_ram_2(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"C808C808C8C80808"
    )
    port map (
      ADR0 => alu_comp_Index_Reg(0),
      ADR4 => controlador_Reg_operand(0),
      ADR5 => controlador_Reg_instruct(0),
      ADR2 => controlador_Reg_instruct(2),
      ADR1 => controlador_Reg_instruct(5),
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_0_0,
      O => RAM_Addr_0_LogicTrst1_7728
    );
  ram_top_periph_ram_contents_ram_10_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN,
      O => ram_top_periph_ram_contents_ram_10(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_113 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FA0AFA0ACFCFC0C0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_32(1),
      ADR0 => ram_top_periph_ram_contents_ram_33(1),
      ADR3 => ram_top_periph_ram_contents_ram_35(1),
      ADR1 => ram_top_periph_ram_contents_ram_34(1),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_113_7999
    );
  ram_top_periph_ram_contents_ram_10_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN,
      O => ram_top_periph_ram_contents_ram_10(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FCFCEE223030EE22"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR4 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux1_124_7847,
      ADR5 => ram_top_periph_ram_mux1_131_7856,
      ADR2 => ram_top_periph_ram_mux1_123_7857,
      ADR0 => ram_top_periph_ram_mux1_113_7999,
      O => ram_top_periph_ram_mux1_71_7696
    );
  ram_top_periph_ram_contents_ram_10_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN,
      O => ram_top_periph_ram_contents_ram_10(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_8(1),
      ADR1 => ram_top_periph_ram_contents_ram_9(1),
      ADR3 => ram_top_periph_ram_contents_ram_11(1),
      ADR4 => ram_top_periph_ram_contents_ram_10(1),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_111_7737
    );
  ram_top_periph_ram_contents_ram_10_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0763_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN,
      O => ram_top_periph_ram_contents_ram_10(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FFFAAAAAFFF0FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => dma_top_data_count(1),
      ADR3 => RAM_Addr_1_LogicTrst1_7844,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR5 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_1_LogicTrst32
    );
  ram_top_periph_ram_contents_ram_3_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN,
      O => ram_top_periph_ram_contents_ram_3(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_3_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"F7B3D591E6A2C480"
    )
    port map (
      ADR0 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR4 => ram_top_periph_ram_mux3_71_7867,
      ADR2 => ram_top_periph_ram_mux3_8_7871,
      ADR3 => ram_top_periph_ram_mux3_7_7865,
      ADR5 => ram_top_periph_ram_mux3_6_7763,
      O => N71
    );
  ram_top_periph_ram_contents_ram_3_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN,
      O => ram_top_periph_ram_contents_ram_3(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_A84 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFEE0044FFEC004C"
    )
    port map (
      ADR2 => ram_top_gp_ram_n0025_3_0,
      ADR0 => RAM_OE,
      ADR5 => N71,
      ADR3 => RAM_Data_3_LogicTrst1_7160,
      ADR1 => N93,
      ADR4 => N94,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(3)
    );
  ram_top_periph_ram_contents_ram_3_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN,
      O => ram_top_periph_ram_contents_ram_3(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0707_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"0000000000000002"
    )
    port map (
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(4),
      ADR4 => RAM_Addr(5),
      ADR3 => RAM_Addr(0),
      ADR5 => RAM_Addr(3),
      O => ram_top_periph_ram_n0707_inv
    );
  ram_top_periph_ram_contents_ram_3_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0714_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN,
      O => ram_top_periph_ram_contents_ram_3(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_3_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFAA0F0FFFAA0F0F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => RAM_Addr_3_LogicTrst1_7246,
      ADR3 => RAM_Addr_3_LogicTrst,
      ADR2 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr(3)
    );
  RAM_Addr_2_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"11FF11F1FFFFFFF0"
    )
    port map (
      ADR0 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR2 => RAM_Addr_2_LogicTrst3_7731,
      ADR4 => RAM_Addr_2_LogicTrst1,
      ADR3 => N36,
      ADR5 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      O => RAM_Addr(2)
    );
  dma_top_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => dma_top_n0165_inv_0,
      CLK => NlwBufferSignal_dma_top_data_count_1_CLK,
      I => NlwBufferSignal_dma_top_data_count_1_IN,
      O => dma_top_data_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"484840484C4C444C"
    )
    port map (
      ADR1 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR2 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR4 => dma_top_data_count_2_RX_Full_AND_272_o,
      ADR5 => N62,
      ADR3 => N63,
      O => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730
    );
  RAM_Addr_2_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AA00F000CC00F000"
    )
    port map (
      ADR2 => alu_comp_Index_Reg(2),
      ADR1 => controlador_Reg_operand(2),
      ADR5 => controlador_Reg_instruct(0),
      ADR4 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_0,
      O => RAM_Addr_2_LogicTrst3_7731
    );
  ram_top_periph_ram_contents_ram_16_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN,
      O => ram_top_periph_ram_contents_ram_16(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"0000000022300000"
    )
    port map (
      ADR2 => controlador_Reg_operand(3),
      ADR4 => controlador_Reg_instruct(4),
      ADR3 => controlador_Reg_instruct(3),
      ADR5 => controlador_Reg_instruct(2),
      ADR1 => controlador_Reg_instruct(5),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_0,
      O => RAM_Addr_3_LogicTrst
    );
  RAM_Addr_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"F0AA0000CCAA0000"
    )
    port map (
      ADR0 => alu_comp_Index_Reg(3),
      ADR1 => controlador_Reg_operand(3),
      ADR5 => controlador_Reg_instruct(0),
      ADR3 => controlador_Reg_instruct(2),
      ADR4 => controlador_Reg_instruct(5),
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_3_0,
      O => RAM_Addr_3_LogicTrst1_7246
    );
  RAM_Addr_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"1100100000001000"
    )
    port map (
      ADR2 => controlador_Reg_operand(2),
      ADR3 => controlador_Reg_instruct(4),
      ADR4 => controlador_Reg_instruct(3),
      ADR1 => controlador_Reg_instruct(2),
      ADR0 => controlador_Reg_instruct(5),
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_2_0,
      O => RAM_Addr_2_LogicTrst1
    );
  ram_top_periph_ram_n0812_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"0000000001000000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(2),
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0812_inv
    );
  ram_top_periph_ram_contents_ram_25_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN,
      O => ram_top_periph_ram_contents_ram_25(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0819_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"0000000400000000"
    )
    port map (
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(3),
      ADR0 => RAM_Addr(2),
      ADR5 => RAM_Addr(1),
      ADR1 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0819_inv
    );
  alu_comp_Index_reg_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_4_CLK,
      I => NlwBufferSignal_alu_comp_Index_reg_reg_4_IN,
      O => alu_comp_Index_reg_reg(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_1_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"FBD9EAC873516240"
    )
    port map (
      ADR0 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR3 => ram_top_periph_ram_mux1_71_7696,
      ADR5 => ram_top_periph_ram_mux1_8_7697,
      ADR2 => ram_top_periph_ram_mux1_7_7698,
      ADR4 => ram_top_periph_ram_mux1_6_7699,
      O => N67
    );
  alu_comp_Mmux_reg_acc_tmp_A44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"CCCCCFC0CCCCDF80"
    )
    port map (
      ADR0 => ram_top_gp_ram_n0025_1_0,
      ADR2 => RAM_OE,
      ADR5 => N67,
      ADR4 => RAM_Data_1_LogicTrst1_7156,
      ADR3 => N87,
      ADR1 => N88,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(1)
    );
  alu_comp_Index_reg_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_reg_reg_3_CLK,
      I => alu_comp_Index_reg_tmp(3),
      O => alu_comp_Index_reg_reg(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Index_reg_tmp41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"F5F5E4E4B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR2 => alu_comp_reg_acc(3),
      ADR0 => alu_comp_n0281_0,
      ADR4 => alu_comp_Index_reg_reg(3),
      ADR1 => alu_comp_n0276,
      ADR5 => RAM_Data_3_LogicTrst5_7025,
      O => alu_comp_Index_reg_tmp(3)
    );
  RAM_Data_3_LogicTrst5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"FFFFCCCCFCFCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => ram_top_gp_ram_n0025_3_0,
      ADR4 => RAM_OE,
      ADR1 => RAM_Data_3_LogicTrst1_7160,
      ADR2 => N71,
      O => RAM_Data_3_LogicTrst5_7025
    );
  ram_top_periph_ram_mux6_122 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => X"FAFCFA0C0AFC0A0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(6),
      ADR0 => ram_top_periph_ram_contents_ram_25(6),
      ADR5 => ram_top_periph_ram_contents_ram_27(6),
      ADR4 => ram_top_periph_ram_contents_ram_26(6),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_122_7880
    );
  ram_top_periph_ram_contents_ram_25_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN,
      O => ram_top_periph_ram_contents_ram_25(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_3_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => X"FFFFFFFFEEAAFF33"
    )
    port map (
      ADR2 => '1',
      ADR0 => alu_comp_reg_a(3),
      ADR1 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A82_7265,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N94
    );
  ram_top_periph_ram_contents_ram_25_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN,
      O => ram_top_periph_ram_contents_ram_25(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN,
      O => ram_top_periph_ram_contents_ram_25(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_122 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"ACACFF0FACACF000"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_24(7),
      ADR0 => ram_top_periph_ram_contents_ram_27(7),
      ADR1 => ram_top_periph_ram_contents_ram_26(7),
      ADR3 => ram_top_periph_ram_contents_ram_25(7),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR4 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux7_122_7885
    );
  RAM_Data_3_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"FFFAFAFAFFAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => alu_comp_reg_a(3),
      ADR3 => ALU_op(3),
      ADR5 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A82_7265,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N93
    );
  alu_comp_Mmux_reg_acc_tmp_A1021 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"FFF0F0F0F3F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => ALU_op(0),
      ADR3 => ALU_op(4),
      ADR5 => alu_comp_reg_a(7),
      ADR1 => alu_comp_reg_a_7_GND_34_o_LessThan_18_o1_7229,
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A101_7230,
      O => alu_comp_Mmux_reg_acc_tmp_A102_7011
    );
  RAM_Data_1_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"FFFFFBD1FFFFFBD1"
    )
    port map (
      ADR5 => '1',
      ADR2 => alu_comp_reg_a(1),
      ADR0 => ALU_op(3),
      ADR1 => ALU_op(4),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A42_6890,
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N88
    );
  RAM_Data_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"FFFFFFFFF0FFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => alu_comp_reg_acc(3),
      ADR2 => RAM_Data_3_LogicTrst,
      ADR3 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR5 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_3_LogicTrst1_7160
    );
  RAM_Data_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"FCFCCCCCF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR1 => controlador_Reg_operand(3),
      ADR4 => Data_out(3),
      ADR2 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_3_LogicTrst
    );
  alu_comp_Mmux_reg_acc_tmp_A83 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"F5F5F4F4F4F0F4F0"
    )
    port map (
      ADR5 => alu_comp_reg_b(3),
      ADR1 => alu_comp_reg_a(3),
      ADR0 => ALU_op(1),
      ADR3 => alu_comp_n0171_inv1_7208,
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A81,
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A82_7265
    );
  alu_comp_Mmux_reg_acc_tmp_A84_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"15153F3F15153F3F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => alu_comp_reg_a(3),
      ADR0 => ALU_op(3),
      ADR2 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A82_7265,
      O => N50
    );
  RAM_Data_2_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"FFFFFFC0FFCFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => alu_comp_reg_a(2),
      ADR2 => ALU_op(3),
      ADR5 => ALU_op(4),
      ADR1 => alu_comp_Mmux_reg_acc_tmp_A62_6895,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A102_7011,
      O => N91
    );
  RAM_Data_2_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"FFEEFFCCEEEECCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => alu_comp_reg_a(2),
      ADR5 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A62_6895,
      ADR1 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N90
    );
  alu_comp_Mmux_reg_acc_tmp_A63 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"F5F4F4F4F5F4F0F0"
    )
    port map (
      ADR1 => alu_comp_reg_b(2),
      ADR4 => alu_comp_reg_a(2),
      ADR0 => ALU_op(1),
      ADR3 => alu_comp_n0171_inv1_7208,
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A61,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A62_6895
    );
  alu_comp_Mmux_reg_acc_tmp_A64_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"0000777777777777"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => alu_comp_reg_a(2),
      ADR5 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A62_6895,
      O => N47
    );
  alu_comp_Mmux_reg_acc_tmp_A81_alu_comp_Mmux_reg_acc_tmp_A81_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0270_inv,
      O => alu_comp_n0270_inv_0
    );
  alu_comp_Mmux_reg_acc_tmp_A82 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"5044FAEE00000000"
    )
    port map (
      ADR1 => alu_comp_reg_acc(2),
      ADR2 => alu_comp_reg_acc(4),
      ADR4 => alu_comp_reg_a_7_reg_b_7_equal_11_o4,
      ADR3 => ALU_op(0),
      ADR0 => ALU_op(2),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A81
    );
  alu_comp_n0245_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"024E0A4A024E0A4A"
    )
    port map (
      ADR2 => ALU_op(4),
      ADR0 => ALU_op(3),
      ADR4 => ALU_op(0),
      ADR1 => ALU_op(1),
      ADR3 => ALU_op(2),
      ADR5 => '1',
      O => alu_comp_n0245_inv
    );
  alu_comp_n0270_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"00010400"
    )
    port map (
      ADR2 => ALU_op(4),
      ADR0 => ALU_op(3),
      ADR4 => ALU_op(0),
      ADR1 => ALU_op(1),
      ADR3 => ALU_op(2),
      O => alu_comp_n0270_inv
    );
  alu_comp_Mmux_reg_acc_tmp_B41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"0000100000001000"
    )
    port map (
      ADR5 => '1',
      ADR2 => alu_comp_reg_b(3),
      ADR4 => ALU_op(2),
      ADR1 => ALU_op(4),
      ADR0 => ALU_op(1),
      ADR3 => ALU_op(3),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(3)
    );
  alu_comp_Mmux_reg_acc_tmp_B31 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"00000000000A0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => alu_comp_reg_b(2),
      ADR3 => ALU_op(2),
      ADR2 => ALU_op(4),
      ADR5 => ALU_op(1),
      ADR0 => ALU_op(3),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(2)
    );
  alu_comp_Mmux_reg_acc_tmp_A105_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"05000FAA05000FAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => alu_comp_reg_a(4),
      ADR0 => ALU_op(3),
      ADR3 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A104_7264,
      O => N54
    );
  alu_comp_Mmux_reg_acc_tmp_A104 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"BBBABBBABBAAAAAA"
    )
    port map (
      ADR5 => alu_comp_reg_b(4),
      ADR3 => alu_comp_reg_a(4),
      ADR1 => ALU_op(1),
      ADR4 => alu_comp_n0171_inv1_7208,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A103_7690,
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A104_7264
    );
  alu_comp_Mmux_reg_acc_tmp_A105_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"00000FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => alu_comp_reg_a(4),
      ADR2 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A104_7264,
      O => N53
    );
  alu_comp_Mmux_reg_acc_tmp_B21 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"0000000000004400"
    )
    port map (
      ADR2 => '1',
      ADR1 => alu_comp_reg_b(1),
      ADR4 => ALU_op(2),
      ADR0 => ALU_op(4),
      ADR5 => ALU_op(1),
      ADR3 => ALU_op(3),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(1)
    );
  alu_comp_Mmux_reg_acc_tmp_B61 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"CC00CC0ACC00CC00"
    )
    port map (
      ADR0 => alu_comp_reg_b(5),
      ADR2 => ALU_op(1),
      ADR5 => ALU_op(3),
      ADR4 => ALU_op(2),
      ADR3 => ALU_op(4),
      ADR1 => alu_comp_Alu_op_0_mmx_out,
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(5)
    );
  alu_comp_Mmux_reg_acc_tmp_B51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"FFFF004000000040"
    )
    port map (
      ADR2 => alu_comp_reg_b(4),
      ADR0 => ALU_op(1),
      ADR1 => ALU_op(3),
      ADR3 => ALU_op(2),
      ADR4 => ALU_op(4),
      ADR5 => alu_comp_Alu_op_0_mmx_out,
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(4)
    );
  alu_comp_Alu_op_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"0000000100000008"
    )
    port map (
      ADR2 => alu_comp_reg_a(7),
      ADR0 => alu_comp_reg_a(5),
      ADR1 => alu_comp_reg_a(4),
      ADR3 => alu_comp_reg_a(6),
      ADR4 => N109_0,
      ADR5 => ALU_op(0),
      O => alu_comp_Alu_op_0_mmx_out
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o6_alu_comp_reg_a_7_reg_b_7_equal_11_o6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_5,
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_8007
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o6_alu_comp_reg_a_7_reg_b_7_equal_11_o6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N109,
      O => N109_0
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"AA55AA55AA55AA55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => alu_comp_reg_a(5),
      ADR0 => alu_comp_reg_b(5),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o6
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o12 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"D540FD54"
    )
    port map (
      ADR2 => alu_comp_reg_a(4),
      ADR4 => alu_comp_reg_b(4),
      ADR1 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_8006,
      ADR3 => alu_comp_reg_a(5),
      ADR0 => alu_comp_reg_b(5),
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_5
    );
  alu_comp_Mmux_FlagZ_tmp11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"8C08EFCE8C08EFCE"
    )
    port map (
      ADR5 => '1',
      ADR1 => alu_comp_reg_a(7),
      ADR4 => alu_comp_reg_b(7),
      ADR0 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_8007,
      ADR2 => alu_comp_reg_b(6),
      ADR3 => alu_comp_reg_a(6),
      O => alu_comp_Mmux_FlagZ_tmp1
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"B2B2B2B2B2B2B2B2"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o1,
      ADR1 => alu_comp_reg_b(3),
      ADR2 => alu_comp_reg_a(3),
      ADR5 => '1',
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_8006
    );
  alu_comp_Alu_op_0_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"F0F0F000"
    )
    port map (
      ADR4 => alu_comp_reg_a(2),
      ADR3 => alu_comp_reg_a(1),
      ADR1 => '1',
      ADR0 => '1',
      ADR2 => alu_comp_reg_a(3),
      O => N109
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"08FF0008CEFF00CE"
    )
    port map (
      ADR3 => alu_comp_reg_b(2),
      ADR4 => alu_comp_reg_a(2),
      ADR5 => alu_comp_reg_b(1),
      ADR1 => alu_comp_reg_a(1),
      ADR2 => alu_comp_reg_b(0),
      ADR0 => alu_comp_reg_a(0),
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o1
    );
  ram_top_periph_ram_contents_ram_57_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN,
      O => ram_top_periph_ram_contents_ram_57(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1092_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN,
      O => ram_top_periph_ram_contents_ram_57(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN,
      O => ram_top_periph_ram_contents_ram_53(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN,
      O => ram_top_periph_ram_contents_ram_53(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1064_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN,
      O => ram_top_periph_ram_contents_ram_53(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_132 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"AFFCA0FCAF0CA00C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(2),
      ADR4 => ram_top_periph_ram_contents_ram_53(2),
      ADR0 => ram_top_periph_ram_contents_ram_55(2),
      ADR5 => ram_top_periph_ram_contents_ram_54(2),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_132_7863
    );
  ram_top_periph_ram_contents_ram_8_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0749_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN,
      O => ram_top_periph_ram_contents_ram_8(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN,
      O => ram_top_periph_ram_contents_ram_51(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1050_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN,
      O => ram_top_periph_ram_contents_ram_51(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_60(0),
      ADR4 => ram_top_periph_ram_contents_ram_61(0),
      ADR3 => ram_top_periph_ram_contents_ram_63(0),
      ADR1 => ram_top_periph_ram_contents_ram_62(0),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR2 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux_14_7723
    );
  ram_top_periph_ram_mux_132 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"CACAFF0FCACAF000"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_52(0),
      ADR0 => ram_top_periph_ram_contents_ram_53(0),
      ADR1 => ram_top_periph_ram_contents_ram_55(0),
      ADR3 => ram_top_periph_ram_contents_ram_54(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_132_8008
    );
  ram_top_periph_ram_contents_ram_48_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN,
      O => ram_top_periph_ram_contents_ram_48(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"BFBCB3B08F8C8380"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_60(2),
      ADR4 => ram_top_periph_ram_contents_ram_61(2),
      ADR0 => ram_top_periph_ram_contents_ram_63(2),
      ADR5 => ram_top_periph_ram_contents_ram_62(2),
      ADR1 => RAM_Addr_0_LogicTrst34,
      ADR2 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux2_14_7762
    );
  ram_top_periph_ram_mux_125 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_48(0),
      ADR2 => ram_top_periph_ram_contents_ram_51(0),
      ADR4 => ram_top_periph_ram_contents_ram_50(0),
      ADR0 => ram_top_periph_ram_contents_ram_49(0),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_125_8009
    );
  ram_top_periph_ram_contents_ram_48_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1029_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN,
      O => ram_top_periph_ram_contents_ram_48(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_8 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"FDECB9A875643120"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux_133_7807,
      ADR5 => ram_top_periph_ram_mux_14_7723,
      ADR4 => ram_top_periph_ram_mux_132_8008,
      ADR3 => ram_top_periph_ram_mux_125_8009,
      O => ram_top_periph_ram_mux_8_7277
    );
  ram_top_periph_ram_contents_ram_4_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN,
      O => ram_top_periph_ram_contents_ram_4(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_131 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"FFF0ACAC0F00ACAC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_44(2),
      ADR3 => ram_top_periph_ram_contents_ram_45(2),
      ADR5 => ram_top_periph_ram_contents_ram_47(2),
      ADR0 => ram_top_periph_ram_contents_ram_46(2),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR2 => RAM_Addr_1_LogicTrst34,
      O => ram_top_periph_ram_mux2_131_7861
    );
  ram_top_periph_ram_contents_ram_4_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN,
      O => ram_top_periph_ram_contents_ram_4(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"FFAC0FACF0AC00AC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_4(3),
      ADR0 => ram_top_periph_ram_contents_ram_5(3),
      ADR4 => ram_top_periph_ram_contents_ram_7(3),
      ADR5 => ram_top_periph_ram_contents_ram_6(3),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_11_7766
    );
  ram_top_periph_ram_mux2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"AAF0AAF0FFCC00CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_4(2),
      ADR2 => ram_top_periph_ram_contents_ram_5(2),
      ADR0 => ram_top_periph_ram_contents_ram_7(2),
      ADR4 => ram_top_periph_ram_contents_ram_6(2),
      ADR5 => RAM_Addr_0_LogicTrst3_7724,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux2_11_7753
    );
  ram_top_periph_ram_contents_ram_4_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN,
      O => ram_top_periph_ram_contents_ram_4(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0721_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"0000000000000004"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(3),
      ADR5 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n0721_inv
    );
  ram_top_periph_ram_contents_ram_36_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN,
      O => ram_top_periph_ram_contents_ram_36(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_4(0),
      ADR3 => ram_top_periph_ram_contents_ram_5(0),
      ADR0 => ram_top_periph_ram_contents_ram_7(0),
      ADR1 => ram_top_periph_ram_contents_ram_6(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_11_7281
    );
  ram_top_periph_ram_mux_123 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FC0CFC0CAFAFA0A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_36(0),
      ADR1 => ram_top_periph_ram_contents_ram_37(0),
      ADR3 => ram_top_periph_ram_contents_ram_39(0),
      ADR0 => ram_top_periph_ram_contents_ram_38(0),
      ADR5 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_123_7806
    );
  ram_top_periph_ram_contents_ram_36_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN,
      O => ram_top_periph_ram_contents_ram_36(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_123 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"ACFFACF0AC0FAC00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_36(3),
      ADR5 => ram_top_periph_ram_contents_ram_37(3),
      ADR0 => ram_top_periph_ram_contents_ram_39(3),
      ADR1 => ram_top_periph_ram_contents_ram_38(3),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_123_7869
    );
  ram_top_periph_ram_contents_ram_36_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN,
      O => ram_top_periph_ram_contents_ram_36(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_123 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_36(1),
      ADR0 => ram_top_periph_ram_contents_ram_37(1),
      ADR1 => ram_top_periph_ram_contents_ram_39(1),
      ADR5 => ram_top_periph_ram_contents_ram_38(1),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_123_7857
    );
  ram_top_periph_ram_contents_ram_34_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN,
      O => ram_top_periph_ram_contents_ram_34(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0896_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000008000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(1),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(2),
      ADR2 => RAM_Addr(4),
      ADR1 => RAM_Addr(0),
      O => ram_top_periph_ram_n0896_inv
    );
  ram_top_periph_ram_contents_ram_34_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN,
      O => ram_top_periph_ram_contents_ram_34(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN,
      O => ram_top_periph_ram_contents_ram_34(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0931_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000000000020000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR5 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      ADR4 => RAM_Addr(5),
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n0931_inv
    );
  ram_top_periph_ram_contents_ram_34_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0931_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN,
      O => ram_top_periph_ram_contents_ram_34(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_113 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"FFF00F00ACACACAC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(2),
      ADR0 => ram_top_periph_ram_contents_ram_33(2),
      ADR4 => ram_top_periph_ram_contents_ram_35(2),
      ADR3 => ram_top_periph_ram_contents_ram_34(2),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_113_7860
    );
  rom_comp_Mmux_Instruction61 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000400000004"
    )
    port map (
      ADR5 => '1',
      ADR4 => controlador_prog_count(11),
      ADR2 => controlador_prog_count(10),
      ADR1 => rom_comp_n0680_9_0,
      ADR0 => controlador_prog_count(9),
      ADR3 => controlador_prog_count(8),
      O => ROM_data(3)
    );
  ram_top_periph_ram_contents_ram_4_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0721_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN,
      O => ram_top_periph_ram_contents_ram_4(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN,
      O => ram_top_periph_ram_contents_ram_24(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_123 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_36(2),
      ADR5 => ram_top_periph_ram_contents_ram_37(2),
      ADR1 => ram_top_periph_ram_contents_ram_39(2),
      ADR0 => ram_top_periph_ram_contents_ram_38(2),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_123_8018
    );
  ram_top_periph_ram_contents_ram_24_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN,
      O => ram_top_periph_ram_contents_ram_24(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_71 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"CCCCFF00F0F0AAAA"
    )
    port map (
      ADR5 => RAM_Addr(2),
      ADR4 => RAM_Addr_3_LogicTrst3_7695,
      ADR1 => ram_top_periph_ram_mux2_131_7861,
      ADR2 => ram_top_periph_ram_mux2_124_7862,
      ADR0 => ram_top_periph_ram_mux2_113_7860,
      ADR3 => ram_top_periph_ram_mux2_123_8018,
      O => ram_top_periph_ram_mux2_71_7811
    );
  ram_top_periph_ram_contents_ram_24_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN,
      O => ram_top_periph_ram_contents_ram_24(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_122 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFCC00CCF0AAF0AA"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_25(1),
      ADR4 => ram_top_periph_ram_contents_ram_27(1),
      ADR1 => ram_top_periph_ram_contents_ram_26(1),
      ADR0 => ram_top_periph_ram_contents_ram_24(1),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_122_7846
    );
  ram_top_periph_ram_contents_ram_24_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0861_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN,
      O => ram_top_periph_ram_contents_ram_24(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFAAAAAFFF0FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => dma_top_data_count(1),
      ADR3 => RAM_Addr_1_LogicTrst1_7844,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR5 => dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_7730,
      ADR4 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_1_LogicTrst33
    );
  ram_top_periph_ram_mux5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FFAAF0CC00AAF0CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_4(5),
      ADR2 => ram_top_periph_ram_contents_ram_5(5),
      ADR5 => ram_top_periph_ram_contents_ram_7(5),
      ADR0 => ram_top_periph_ram_contents_ram_6(5),
      ADR3 => RAM_Addr_0_LogicTrst3_7724,
      ADR4 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux5_11_7785
    );
  ram_top_periph_ram_contents_ram_36_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0945_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN,
      O => ram_top_periph_ram_contents_ram_36(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FAFAF8F8FFFFDDDD"
    )
    port map (
      ADR3 => '1',
      ADR2 => dma_top_data_count(1),
      ADR4 => RAM_Addr_1_LogicTrst1_7844,
      ADR1 => RAM_Addr_1_LogicTrst,
      ADR5 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR0 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_1_LogicTrst3_7725
    );
  RAM_OELogicTrst11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"0000333300000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => controlador_Reg_instruct_5_1_7254,
      ADR5 => controlador_Reg_instruct(4),
      ADR4 => controlador_Reg_instruct(2),
      O => RAM_OELogicTrst1
    );
  controlador_Mmux_CurrentState_2_PWR_21_o_Mux_76_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"BB00BA00AA00AA00"
    )
    port map (
      ADR1 => controlador_Reg_instruct(6),
      ADR5 => controlador_Reg_instruct(7),
      ADR0 => controlador_CurrentState_FSM_FFd2_6927,
      ADR3 => N12,
      ADR4 => controlador_Mmux_ALU_op9111,
      ADR2 => RAM_OELogicTrst1,
      O => controlador_CurrentState_2_PWR_21_o_Mux_76_o
    );
  dma_top_data_count_1_1_dma_top_data_count_1_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => dma_top_data_count_0_pack_7,
      O => dma_top_data_count(0)
    );
  dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"FFFFFFFFFF0FFFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => dma_top_data_count_1_1_8019,
      ADR2 => RS232_PHY_Ack_in_7144,
      ADR5 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      ADR3 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR4 => dma_top_data_count(0),
      O => N62
    );
  dma_top_data_count_1_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => dma_top_n0165_inv_0,
      CLK => NlwBufferSignal_dma_top_data_count_1_1_CLK,
      I => dma_top_data_count_tmp(1),
      O => dma_top_data_count_1_1_8019,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_data_count_tmp21 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"444488AA444488AA"
    )
    port map (
      ADR2 => '1',
      ADR0 => dma_top_data_count(0),
      ADR4 => dma_top_data_count(1),
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR5 => '1',
      O => dma_top_data_count_tmp(1)
    );
  dma_top_Mmux_data_count_tmp11 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"44444455"
    )
    port map (
      ADR2 => '1',
      ADR0 => dma_top_data_count(0),
      ADR4 => dma_top_data_count(1),
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6873,
      O => dma_top_data_count_tmp(0)
    );
  dma_top_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => dma_top_n0165_inv_0,
      CLK => NlwBufferSignal_dma_top_data_count_0_CLK,
      I => dma_top_data_count_tmp(0),
      O => dma_top_data_count_0_pack_7,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => dma_top_data_count_1_1_8019,
      ADR4 => dma_top_data_count(0),
      O => N63
    );
  dma_top_Mmux_CurrentState_2_GND_48_o_Mux_43_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"6767000023670000"
    )
    port map (
      ADR4 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR0 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR5 => dma_top_data_count_2_RX_Full_AND_272_o,
      ADR2 => N62,
      ADR3 => N63,
      O => dma_top_CurrentState_2_GND_48_o_Mux_43_o
    );
  RX_Empty_RX_Empty_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o,
      O => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y18"
    )
    port map (
      IA => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4160,
      IB => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4169,
      O => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o,
      SEL => RS232_PHY_Transmitter_data_count(2)
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR5 => RS232_PHY_Transmitter_data_count(1),
      ADR4 => RS232_PHY_Transmitter_data_count(0),
      ADR1 => RS232_PHY_Data_FF(2),
      ADR3 => RS232_PHY_Data_FF(3),
      ADR0 => RS232_PHY_Data_FF(1),
      ADR2 => RS232_PHY_Data_FF(0),
      O => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4160
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"FFCCF0AA00CCF0AA"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_data_count(1),
      ADR3 => RS232_PHY_Transmitter_data_count(0),
      ADR1 => RS232_PHY_Data_FF(6),
      ADR5 => RS232_PHY_Data_FF(7),
      ADR2 => RS232_PHY_Data_FF(5),
      ADR0 => RS232_PHY_Data_FF(4),
      O => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4169
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN,
      O => RX_Empty,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RAM_Addr_2_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => X"45454555FFFFFFFF"
    )
    port map (
      ADR2 => controlador_Reg_instruct(7),
      ADR1 => controlador_Reg_instruct(6),
      ADR0 => controlador_CurrentState_FSM_FFd2_6927,
      ADR5 => N12,
      ADR4 => controlador_Mmux_ALU_op9111,
      ADR3 => RAM_OELogicTrst1,
      O => N36
    );
  controlador_Reg_instruct_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_5_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_5_IN,
      O => controlador_Reg_instruct(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Reg_instruct_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_3_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_3_IN,
      O => controlador_Reg_instruct(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Reg_instruct_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_7_CLK,
      I => ROM_data(7),
      O => controlador_Reg_instruct(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_Mmux_Instruction101 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"0000001100000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => controlador_prog_count(11),
      ADR1 => controlador_prog_count(10),
      ADR5 => rom_comp_n0680_5_0,
      ADR4 => controlador_prog_count(9),
      ADR3 => controlador_prog_count(8),
      O => ROM_data(7)
    );
  controlador_Reg_instruct_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_6_CLK,
      I => ROM_data(6),
      O => controlador_Reg_instruct(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_Mmux_Instruction91 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"0000000300000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => controlador_prog_count(11),
      ADR4 => controlador_prog_count(10),
      ADR5 => rom_comp_n0680_6_0,
      ADR3 => controlador_prog_count(9),
      ADR2 => controlador_prog_count(8),
      O => ROM_data(6)
    );
  rom_comp_Mmux_Instruction81 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"0000000000000300"
    )
    port map (
      ADR0 => '1',
      ADR2 => controlador_prog_count(11),
      ADR5 => controlador_prog_count(10),
      ADR3 => rom_comp_n0680_7_0,
      ADR4 => controlador_prog_count(9),
      ADR1 => controlador_prog_count(8),
      O => ROM_data(5)
    );
  rom_comp_Mmux_Instruction71 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"0000001000000010"
    )
    port map (
      ADR5 => '1',
      ADR4 => controlador_prog_count(11),
      ADR3 => controlador_prog_count(10),
      ADR2 => rom_comp_n0680_8_0,
      ADR0 => controlador_prog_count(9),
      ADR1 => controlador_prog_count(8),
      O => ROM_data(4)
    );
  RS232_PHY_Data_FF_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK,
      I => TX_data(3),
      O => RS232_PHY_Data_FF(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"3332222233322222"
    )
    port map (
      ADR5 => '1',
      ADR2 => ram_top_gp_ram_n0025_3_0,
      ADR1 => Valid_d,
      ADR4 => RAM_OE,
      ADR0 => RAM_Data_3_LogicTrst1_7160,
      ADR3 => N71,
      O => TX_data(3)
    );
  RS232_PHY_Data_FF_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK,
      I => TX_data(2),
      O => RS232_PHY_Data_FF(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data31 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"3330333033303300"
    )
    port map (
      ADR0 => '1',
      ADR4 => ram_top_gp_ram_n0025_2_0,
      ADR1 => Valid_d,
      ADR2 => RAM_OE,
      ADR3 => RAM_Data_2_LogicTrst1_7158,
      ADR5 => N69,
      O => TX_data(2)
    );
  RS232_PHY_Data_FF_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK,
      I => TX_data(1),
      O => RS232_PHY_Data_FF(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data21 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"0000FFFF0000FA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => ram_top_gp_ram_n0025_1_0,
      ADR4 => Valid_d,
      ADR3 => RAM_OE,
      ADR5 => RAM_Data_1_LogicTrst1_7156,
      ADR2 => N67,
      O => TX_data(1)
    );
  RS232_PHY_Data_FF_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK,
      I => TX_data(0),
      O => RS232_PHY_Data_FF(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"3333333322222200"
    )
    port map (
      ADR2 => '1',
      ADR4 => ram_top_gp_ram_n0025_0_0,
      ADR1 => Valid_d,
      ADR0 => RAM_OE,
      ADR5 => RAM_Data_0_LogicTrst1_7154,
      ADR3 => N65,
      O => TX_data(0)
    );
  controlador_CurrentState_FSM_FFd1_1_controlador_CurrentState_FSM_FFd1_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_FSM_FFd1_In_pack_6,
      O => controlador_CurrentState_FSM_FFd1_In
    );
  controlador_CurrentState_FSM_FFd1_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y22"
    )
    port map (
      IA => N117,
      IB => N118,
      O => controlador_CurrentState_FSM_FFd1_In_pack_6,
      SEL => controlador_CurrentState_FSM_FFd2_6927
    );
  controlador_CurrentState_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_CLK,
      I => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_IN,
      O => controlador_CurrentState_FSM_FFd1_1_7251,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd1_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"FF000A0000000F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR4 => controlador_Reg_instruct(6),
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR5 => controlador_Reg_instruct(7),
      ADR0 => controlador_GND_14_o_Reg_instruct_5_equal_13_o11_7127,
      O => N117
    );
  controlador_CurrentState_FSM_FFd1_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"F0F0FFFFF1F0FFFF"
    )
    port map (
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR4 => controlador_CurrentState_FSM_FFd1_6926,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR3 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR5 => dma_top_data_count_2_GND_47_o_equal_18_o,
      O => N118
    );
  controlador_GND_14_o_Reg_instruct_5_equal_13_o111 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"0000000000330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => controlador_Reg_instruct(4),
      ADR1 => controlador_Reg_instruct(3),
      ADR3 => controlador_Reg_instruct(5),
      O => controlador_GND_14_o_Reg_instruct_5_equal_13_o11_7127
    );
  controlador_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK,
      I => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_IN,
      O => controlador_CurrentState_FSM_FFd1_6926,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"FFFFFFFFFCCCF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => alu_comp_reg_a(6),
      ADR1 => ALU_op(3),
      ADR2 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A142_7692,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N102
    );
  ram_top_periph_ram_contents_ram_27_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN,
      O => ram_top_periph_ram_contents_ram_27(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN,
      O => ram_top_periph_ram_contents_ram_27(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN,
      O => ram_top_periph_ram_contents_ram_27(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN,
      O => ram_top_periph_ram_contents_ram_27(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_9_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"0000000000504150"
    )
    port map (
      ADR1 => controlador_Reg_instruct(1),
      ADR5 => controlador_Reg_instruct(4),
      ADR3 => controlador_Reg_instruct(3),
      ADR4 => controlador_Reg_instruct(2),
      ADR2 => controlador_Reg_instruct(0),
      ADR0 => controlador_Reg_instruct(5),
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_0_Q
    );
  N84_N84_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_A22_pack_10,
      O => alu_comp_Mmux_reg_acc_tmp_A22
    );
  alu_comp_Mmux_reg_acc_tmp_A23 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y27"
    )
    port map (
      IA => N125,
      IB => N126,
      O => alu_comp_Mmux_reg_acc_tmp_A22_pack_10,
      SEL => ALU_op(2)
    );
  alu_comp_Mmux_reg_acc_tmp_A23_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"33BB333300880000"
    )
    port map (
      ADR2 => '1',
      ADR1 => ALU_op(1),
      ADR5 => alu_comp_reg_a(0),
      ADR3 => ALU_op(4),
      ADR4 => ALU_op(0),
      ADR0 => alu_comp_reg_acc(1),
      O => N125
    );
  alu_comp_Mmux_reg_acc_tmp_A23_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"003CC8E8003CC8E8"
    )
    port map (
      ADR5 => '1',
      ADR4 => ALU_op(1),
      ADR1 => alu_comp_reg_a(0),
      ADR0 => ALU_op(0),
      ADR2 => alu_comp_reg_b(0),
      ADR3 => ALU_op(4),
      O => N126
    );
  RAM_Data_0_LogicTrst5_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"E11EF00FA55AF00F"
    )
    port map (
      ADR1 => ALU_op(3),
      ADR4 => N105_0,
      ADR2 => alu_comp_Mmux_reg_acc_tmp_rs_B(0),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_rs_AS_inv,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A22,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N84
    );
  RAM_Data_0_LogicTrst5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"FFF8FBFBFFF8FBFB"
    )
    port map (
      ADR5 => '1',
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_reg_a(0),
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A22,
      ADR1 => ALU_op(3),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N82
    );
  alu_comp_Mmux_reg_acc_tmp_A142 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"3333FA0A00000000"
    )
    port map (
      ADR3 => alu_comp_reg_acc(7),
      ADR0 => alu_comp_reg_acc(5),
      ADR1 => alu_comp_reg_a_7_reg_b_7_equal_11_o7,
      ADR2 => ALU_op(0),
      ADR4 => ALU_op(2),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A141
    );
  alu_comp_Mmux_reg_acc_tmp_A143 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FF00FFF8FF00FFC8"
    )
    port map (
      ADR2 => alu_comp_reg_b(6),
      ADR1 => alu_comp_reg_a(6),
      ADR4 => ALU_op(1),
      ADR0 => alu_comp_n0171_inv1_7208,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A141,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A142_7692
    );
  alu_comp_Mmux_reg_acc_tmp_A144_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"115533FF115533FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => alu_comp_reg_a(6),
      ADR0 => ALU_op(3),
      ADR1 => ALU_op(4),
      ADR4 => alu_comp_Mmux_reg_acc_tmp_A142_7692,
      O => N59
    );
  N60_N60_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_FlagZ_tmp11_4359,
      O => alu_comp_Mmux_FlagZ_tmp11_0
    );
  N60_N60_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_2,
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_8022
    );
  alu_comp_Mmux_reg_acc_tmp_A144_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"000C3F0C000C3F0C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => alu_comp_reg_a(6),
      ADR1 => ALU_op(3),
      ADR3 => ALU_op(4),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A142_7692,
      O => N60
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o61 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => alu_comp_reg_a(6),
      ADR2 => alu_comp_reg_b(6),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o7
    );
  alu_comp_Mmux_FlagZ_tmp12 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"D4DD44D4"
    )
    port map (
      ADR1 => alu_comp_reg_b(7),
      ADR0 => alu_comp_reg_a(7),
      ADR4 => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_8022,
      ADR3 => alu_comp_reg_a(6),
      ADR2 => alu_comp_reg_b(6),
      O => alu_comp_Mmux_FlagZ_tmp11_4359
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"CC33CC33CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => alu_comp_reg_a(4),
      ADR1 => alu_comp_reg_b(4),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o5
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o12 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"80E0F8FE"
    )
    port map (
      ADR2 => alu_comp_reg_b(5),
      ADR4 => alu_comp_reg_a(5),
      ADR0 => alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_0,
      ADR3 => alu_comp_reg_a(4),
      ADR1 => alu_comp_reg_b(4),
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_2
    );
  alu_comp_Mmux_FlagZ_tmp18 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"7755757522002020"
    )
    port map (
      ADR0 => ALU_op(4),
      ADR1 => ALU_op(2),
      ADR4 => ALU_op(0),
      ADR2 => alu_comp_Mmux_FlagZ_tmp11_0,
      ADR3 => alu_comp_Mmux_FlagZ_tmp1,
      ADR5 => alu_comp_Mmux_FlagZ_tmp16_6917,
      O => alu_comp_FlagZ_tmp
    );
  alu_comp_FlagZ : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_alu_comp_FlagZ_CLK,
      I => alu_comp_FlagZ_rstpot_4373,
      O => alu_comp_FlagZ_6986,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_FlagZ_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFFF00FFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => alu_comp_FlagZ_6986,
      ADR3 => alu_comp_n0171_inv_0,
      ADR4 => alu_comp_FlagZ_tmp,
      O => alu_comp_FlagZ_rstpot_4373
    );
  alu_comp_reg_b_3_alu_comp_reg_b_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_4391,
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_0
    );
  alu_comp_reg_b_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_3_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_3_IN,
      O => alu_comp_reg_b(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_b_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_2_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_2_IN,
      O => alu_comp_reg_b(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_a_7_reg_b_7_equal_11_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => alu_comp_reg_a(3),
      ADR1 => alu_comp_reg_b(3),
      ADR5 => '1',
      O => alu_comp_reg_a_7_reg_b_7_equal_11_o4
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o11 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"CC00FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => alu_comp_reg_a_7_reg_b_7_LessThan_12_o1,
      ADR4 => alu_comp_reg_a(3),
      ADR1 => alu_comp_reg_b(3),
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o11_4391
    );
  alu_comp_reg_b_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_1_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_1_IN,
      O => alu_comp_reg_b(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"50F500F0D0FD40F4"
    )
    port map (
      ADR3 => alu_comp_reg_a(2),
      ADR2 => alu_comp_reg_b(2),
      ADR0 => alu_comp_reg_a(1),
      ADR4 => alu_comp_reg_b(1),
      ADR5 => alu_comp_reg_a(0),
      ADR1 => alu_comp_reg_b(0),
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o1
    );
  alu_comp_reg_b_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0196_inv,
      CLK => NlwBufferSignal_alu_comp_reg_b_0_CLK,
      I => alu_comp_n0176(0),
      O => alu_comp_reg_b(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_n0176_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"BBBBBB88BBB8BB88"
    )
    port map (
      ADR2 => ram_top_gp_ram_n0025_0_0,
      ADR0 => alu_comp_reg_acc(0),
      ADR4 => RAM_OE,
      ADR1 => ALU_op(2),
      ADR3 => RAM_Data_0_LogicTrst1_7154,
      ADR5 => N65,
      O => alu_comp_n0176(0)
    );
  ram_top_periph_ram_contents_ram_58_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN,
      O => ram_top_periph_ram_contents_ram_58(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1099_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN,
      O => ram_top_periph_ram_contents_ram_58(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN,
      O => ram_top_periph_ram_contents_ram_63(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN,
      O => ram_top_periph_ram_contents_ram_63(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1134_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN,
      O => ram_top_periph_ram_contents_ram_63(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1134_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"8000000000000000"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR5 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n1134_inv
    );
  ram_top_periph_ram_contents_ram_35_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN,
      O => ram_top_periph_ram_contents_ram_35(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN,
      O => ram_top_periph_ram_contents_ram_35(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN,
      O => ram_top_periph_ram_contents_ram_35(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0938_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN,
      O => ram_top_periph_ram_contents_ram_35(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN,
      O => ram_top_periph_ram_contents_ram_61(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN,
      O => ram_top_periph_ram_contents_ram_61(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN,
      O => ram_top_periph_ram_contents_ram_61(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1120_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN,
      O => ram_top_periph_ram_contents_ram_61(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK,
      I => RAM_Data(3),
      O => ram_top_periph_ram_contents_ram_45(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_3_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"FFFFAAAAFAFAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => ram_top_gp_ram_n0025_3_0,
      ADR4 => RAM_OE,
      ADR0 => RAM_Data_3_LogicTrst1_7160,
      ADR5 => N71,
      O => RAM_Data(3)
    );
  ram_top_periph_ram_contents_ram_45_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN,
      O => ram_top_periph_ram_contents_ram_45(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN,
      O => ram_top_periph_ram_contents_ram_45(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_125 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"FCFCAFA00C0CAFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_48(2),
      ADR5 => ram_top_periph_ram_contents_ram_51(2),
      ADR1 => ram_top_periph_ram_contents_ram_50(2),
      ADR0 => ram_top_periph_ram_contents_ram_49(2),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_125_8025
    );
  ram_top_periph_ram_contents_ram_45_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1008_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN,
      O => ram_top_periph_ram_contents_ram_45(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_8 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"FDECB9A875643120"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR4 => ram_top_periph_ram_mux2_133_7864,
      ADR5 => ram_top_periph_ram_mux2_14_7762,
      ADR2 => ram_top_periph_ram_mux2_132_7863,
      ADR3 => ram_top_periph_ram_mux2_125_8025,
      O => ram_top_periph_ram_mux2_8_7812
    );
  ram_top_periph_ram_contents_ram_52_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN,
      O => ram_top_periph_ram_contents_ram_52(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN,
      O => ram_top_periph_ram_contents_ram_52(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN,
      O => ram_top_periph_ram_contents_ram_52(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1057_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN,
      O => ram_top_periph_ram_contents_ram_52(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1057_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"0004000000000000"
    )
    port map (
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR0 => RAM_Addr(1),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      O => ram_top_periph_ram_n1057_inv
    );
  ram_top_periph_ram_contents_ram_29_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN,
      O => ram_top_periph_ram_contents_ram_29(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN,
      O => ram_top_periph_ram_contents_ram_29(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_1_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => X"FFFAFFFAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => ram_top_gp_ram_n0025_1_0,
      ADR5 => RAM_OE,
      ADR0 => RAM_Data_1_LogicTrst1_7156,
      ADR3 => N67,
      O => RAM_Data(1)
    );
  ram_top_periph_ram_contents_ram_29_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN,
      O => ram_top_periph_ram_contents_ram_29(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_13 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => X"CFCFFA0AC0C0FA0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_28(1),
      ADR1 => ram_top_periph_ram_contents_ram_31(1),
      ADR5 => ram_top_periph_ram_contents_ram_30(1),
      ADR3 => ram_top_periph_ram_contents_ram_29(1),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_13_7745
    );
  ram_top_periph_ram_contents_ram_29_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0896_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN,
      O => ram_top_periph_ram_contents_ram_29(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_33_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN,
      O => ram_top_periph_ram_contents_ram_33(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_10 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"FFF000F0CCAACCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_0(2),
      ADR1 => ram_top_periph_ram_contents_ram_1(2),
      ADR4 => ram_top_periph_ram_contents_ram_3(2),
      ADR2 => ram_top_periph_ram_contents_ram_2(2),
      ADR3 => RAM_Addr_0_LogicTrst3_7724,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux2_10_8029
    );
  ram_top_periph_ram_contents_ram_33_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN,
      O => ram_top_periph_ram_contents_ram_33(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"FFCC3300E2E2E2E2"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_7695,
      ADR5 => RAM_Addr(2),
      ADR2 => ram_top_periph_ram_mux2_111_7751,
      ADR4 => ram_top_periph_ram_mux2_12_7752,
      ADR3 => ram_top_periph_ram_mux2_11_7753,
      ADR0 => ram_top_periph_ram_mux2_10_8029,
      O => ram_top_periph_ram_mux2_6_7750
    );
  ram_top_periph_ram_contents_ram_33_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN,
      O => ram_top_periph_ram_contents_ram_33(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_113 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"F0FFAACCF000AACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(0),
      ADR0 => ram_top_periph_ram_contents_ram_33(0),
      ADR2 => ram_top_periph_ram_contents_ram_35(0),
      ADR5 => ram_top_periph_ram_contents_ram_34(0),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR4 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_113_8027
    );
  ram_top_periph_ram_contents_ram_33_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0924_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN,
      O => ram_top_periph_ram_contents_ram_33(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_71 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"FB73D951EA62C840"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR4 => ram_top_periph_ram_mux_124_7804,
      ADR3 => ram_top_periph_ram_mux_131_7805,
      ADR2 => ram_top_periph_ram_mux_123_7806,
      ADR5 => ram_top_periph_ram_mux_113_8027,
      O => ram_top_periph_ram_mux_71_7276
    );
  ram_top_periph_ram_mux1_112 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"ACACFFF0ACAC0F00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_16(1),
      ADR1 => ram_top_periph_ram_contents_ram_17(1),
      ADR0 => ram_top_periph_ram_contents_ram_19(1),
      ADR5 => ram_top_periph_ram_contents_ram_18(1),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux1_112_8031
    );
  ram_top_periph_ram_contents_ram_16_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN,
      O => ram_top_periph_ram_contents_ram_16(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_7 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"EF4FEA4AE545E040"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_7695,
      ADR2 => RAM_Addr(2),
      ADR5 => ram_top_periph_ram_mux1_122_7846,
      ADR3 => ram_top_periph_ram_mux1_13_7745,
      ADR1 => ram_top_periph_ram_mux1_121_7855,
      ADR4 => ram_top_periph_ram_mux1_112_8031,
      O => ram_top_periph_ram_mux1_7_7698
    );
  ram_top_periph_ram_contents_ram_16_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN,
      O => ram_top_periph_ram_contents_ram_16(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_4(1),
      ADR4 => ram_top_periph_ram_contents_ram_5(1),
      ADR1 => ram_top_periph_ram_contents_ram_7(1),
      ADR0 => ram_top_periph_ram_contents_ram_6(1),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux1_11_7739
    );
  ram_top_periph_ram_contents_ram_16_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0805_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN,
      O => ram_top_periph_ram_contents_ram_16(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FFF8FFF8DDDDDDDD"
    )
    port map (
      ADR4 => '1',
      ADR1 => dma_top_data_count(1),
      ADR3 => RAM_Addr_1_LogicTrst1_7844,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR0 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR5 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr_1_LogicTrst31
    );
  ram_top_periph_ram_contents_ram_9_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN,
      O => ram_top_periph_ram_contents_ram_9(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_131 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"AACCAACCFFF000F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_44(0),
      ADR4 => ram_top_periph_ram_contents_ram_45(0),
      ADR0 => ram_top_periph_ram_contents_ram_47(0),
      ADR1 => ram_top_periph_ram_contents_ram_46(0),
      ADR3 => RAM_Addr_0_LogicTrst3_7724,
      ADR5 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux_131_7805
    );
  ram_top_periph_ram_contents_ram_9_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN,
      O => ram_top_periph_ram_contents_ram_9(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN,
      O => ram_top_periph_ram_contents_ram_9(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0756_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN,
      O => ram_top_periph_ram_contents_ram_9(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"CCAAFFF0CCAA00F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_8(0),
      ADR1 => ram_top_periph_ram_contents_ram_11(0),
      ADR0 => ram_top_periph_ram_contents_ram_10(0),
      ADR5 => ram_top_periph_ram_contents_ram_9(0),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR4 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_111_7279
    );
  RAM_Data_2_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR5 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux2_71_7811,
      ADR2 => ram_top_periph_ram_mux2_8_7812,
      ADR0 => ram_top_periph_ram_mux2_7_7813,
      ADR4 => ram_top_periph_ram_mux2_6_7750,
      O => N69
    );
  ram_top_periph_ram_contents_ram_1_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN,
      O => ram_top_periph_ram_contents_ram_1(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_reg_acc_tmp_A64 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"AABBAABFAA88AA80"
    )
    port map (
      ADR2 => ram_top_gp_ram_n0025_2_0,
      ADR1 => RAM_OE,
      ADR4 => N69,
      ADR3 => RAM_Data_2_LogicTrst1_7158,
      ADR5 => N90,
      ADR0 => N91,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(2)
    );
  ram_top_periph_ram_contents_ram_1_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0700_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN,
      O => ram_top_periph_ram_contents_ram_1(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      ADR5 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux_111_7279,
      ADR0 => ram_top_periph_ram_mux_12_7280,
      ADR1 => ram_top_periph_ram_mux_11_7281,
      ADR4 => ram_top_periph_ram_mux_10_7282,
      O => ram_top_periph_ram_mux_6_8033
    );
  RAM_Data_0_LogicTrst5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"EF2FE323EC2CE020"
    )
    port map (
      ADR2 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR0 => ram_top_periph_ram_mux_71_7276,
      ADR3 => ram_top_periph_ram_mux_8_7277,
      ADR4 => ram_top_periph_ram_mux_7_7278,
      ADR5 => ram_top_periph_ram_mux_6_8033,
      O => N65
    );
  dma_top_data_count_2_GND_47_o_equal_18_o_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"5500550055005500"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => dma_top_data_count(1),
      ADR0 => dma_top_data_count(0),
      O => dma_top_data_count_2_GND_47_o_equal_18_o
    );
  RS232_PHY_Ack_in : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Ack_in_CLK,
      I => Valid_d,
      O => RS232_PHY_Ack_in_7144,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  dma_top_Mmux_Valid_D11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      ADR2 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR0 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR3 => TX_RDY,
      ADR5 => RS232_PHY_Ack_in_7144,
      ADR4 => dma_top_data_count_2_GND_47_o_equal_18_o,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6873,
      O => Valid_d
    );
  controlador_Reg_instruct_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_0_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_0_IN,
      O => controlador_Reg_instruct(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_data_count_2_RX_Full_AND_272_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"0000000000000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => RX_Empty,
      ADR2 => RX_Full,
      ADR4 => dma_top_data_count(1),
      O => dma_top_data_count_2_RX_Full_AND_272_o
    );
  RAM_Addr_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"CC4C8808C4448000"
    )
    port map (
      ADR1 => controlador_Reg_instruct(5),
      ADR0 => controlador_Reg_instruct(2),
      ADR2 => controlador_Reg_instruct(0),
      ADR5 => controlador_Reg_operand(7),
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_0,
      ADR4 => alu_comp_Index_Reg(7),
      O => RAM_Addr_7_LogicTrst1
    );
  controlador_Reg_instruct_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_2_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_2_IN,
      O => controlador_Reg_instruct(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_Mmux_Instruction41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"000000000000000A"
    )
    port map (
      ADR1 => '1',
      ADR5 => controlador_prog_count(11),
      ADR2 => controlador_prog_count(10),
      ADR0 => rom_comp_n0680_11_0,
      ADR3 => controlador_prog_count(9),
      ADR4 => controlador_prog_count(8),
      O => ROM_data(1)
    );
  controlador_Reg_instruct_5_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_5_1_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_5_1_IN,
      O => controlador_Reg_instruct_5_1_7254,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0805_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"0000000000000002"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(4),
      ADR1 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      O => ram_top_periph_ram_n0805_inv
    );
  controlador_Reg_operand_3_controlador_Reg_operand_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N113_pack_6,
      O => N113
    );
  controlador_Reg_operand_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_3_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_3_IN,
      O => controlador_Reg_operand(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"AC00FF00AC000000"
    )
    port map (
      ADR3 => controlador_Reg_instruct(5),
      ADR4 => controlador_Reg_instruct(2),
      ADR2 => controlador_Reg_instruct(0),
      ADR1 => controlador_Reg_operand(6),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_0,
      ADR5 => alu_comp_Index_Reg(6),
      O => RAM_Addr_6_LogicTrst1
    );
  RAM_Addr_6_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"F5F5F5F5C505C505"
    )
    port map (
      ADR4 => '1',
      ADR2 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      ADR3 => RAM_OELogicTrst1,
      ADR1 => N111,
      ADR5 => RAM_Addr_6_LogicTrst1,
      ADR0 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      O => RAM_Addr(6)
    );
  RAM_Addr_7_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"AF8DAF8D8D8D8D8D"
    )
    port map (
      ADR4 => '1',
      ADR0 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      ADR5 => RAM_OELogicTrst1,
      ADR3 => N113,
      ADR1 => RAM_Addr_7_LogicTrst1,
      ADR2 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      O => RAM_Addr(7)
    );
  RAM_Addr_6_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"FF00F0F0FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => controlador_Reg_instruct(3),
      ADR2 => controlador_Reg_operand(6),
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_6_0,
      ADR5 => '1',
      O => N111
    );
  RAM_Addr_7_LogicTrst3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"AAAACCCC"
    )
    port map (
      ADR1 => controlador_Reg_operand(7),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_7_0,
      ADR4 => controlador_Reg_instruct(3),
      ADR3 => '1',
      ADR2 => '1',
      O => N113_pack_6
    );
  controlador_Reg_instruct_1_controlador_Reg_instruct_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Reg_instruct_0_1_pack_2,
      O => controlador_Reg_instruct_0_1_8037
    );
  controlador_Reg_instruct_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_1_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_1_IN,
      O => controlador_Reg_instruct(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mmux_CurrentState_2_PWR_21_o_Mux_76_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd1_1_7251,
      ADR1 => controlador_CurrentState_FSM_FFd3_6928,
      O => N12
    );
  controlador_Reg_instruct_2_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_2_2_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_2_2_IN,
      O => controlador_Reg_instruct_2_2_7249,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mmux_ALU_op91111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"0000000012020000"
    )
    port map (
      ADR3 => controlador_Reg_instruct_0_1_8037,
      ADR0 => controlador_Reg_instruct_2_1_8038,
      ADR4 => controlador_Reg_instruct_5_1_7254,
      ADR2 => controlador_Reg_instruct(1),
      ADR1 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      O => controlador_Mmux_ALU_op9111
    );
  controlador_Reg_instruct_2_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_2_1_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_2_1_IN,
      O => controlador_Reg_instruct_2_1_8038,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ROM_data_0_rt : X_LUT5
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => ROM_data(0),
      O => ROM_data_0_rt_4762
    );
  controlador_Reg_instruct_0_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_0_1_CLK,
      I => ROM_data_0_rt_4762,
      O => controlador_Reg_instruct_0_1_pack_2,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Reg_instruct_4_controlador_Reg_instruct_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_n0461_inv,
      O => controlador_n0461_inv_0
    );
  RAM_OELogicTrst_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"0000808000008080"
    )
    port map (
      ADR3 => '1',
      ADR4 => controlador_Reg_instruct(6),
      ADR0 => controlador_Reg_instruct(7),
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR1 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => '1',
      O => N8
    );
  controlador_n0461_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"33403300"
    )
    port map (
      ADR3 => controlador_CurrentState_FSM_FFd2_6927,
      ADR4 => controlador_Reg_instruct(6),
      ADR0 => controlador_Reg_instruct(7),
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR1 => controlador_CurrentState_FSM_FFd1_6926,
      O => controlador_n0461_inv
    );
  RAM_OELogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"FFFDFFFFFDFDFFFF"
    )
    port map (
      ADR4 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR0 => dma_top_data_count_2_GND_47_o_equal_18_o,
      ADR3 => RAM_OELogicTrst1,
      ADR5 => N8,
      O => RAM_OE
    );
  controlador_GND_14_o_Reg_instruct_5_equal_13_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"0000000000000005"
    )
    port map (
      ADR1 => '1',
      ADR3 => controlador_Reg_instruct_2_2_7249,
      ADR2 => controlador_Reg_instruct(1),
      ADR0 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR4 => controlador_Reg_instruct(5),
      O => controlador_GND_14_o_Reg_instruct_5_equal_13_o1
    );
  controlador_Reg_instruct_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => '0'
    )
    port map (
      CE => controlador_n0435_inv_0,
      CLK => NlwBufferSignal_controlador_Reg_instruct_4_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_4_IN,
      O => controlador_Reg_instruct(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"E4CCCCCCE4E4CCCC"
    )
    port map (
      ADR1 => controlador_prog_count(0),
      ADR5 => controlador_Reg_instruct(0),
      ADR3 => alu_comp_FlagZ_6986,
      ADR4 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR2 => controlador_Reg_operand(0),
      O => controlador_Mcount_prog_count_lut(0)
    );
  ram_top_periph_ram_contents_ram_31_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN,
      O => ram_top_periph_ram_contents_ram_31(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN,
      O => ram_top_periph_ram_contents_ram_31(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mmux_ALU_op4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"FFFFAAAAFFFFAAA5"
    )
    port map (
      ADR1 => '1',
      ADR3 => controlador_Reg_instruct(1),
      ADR2 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR4 => controlador_Reg_instruct(2),
      ADR0 => controlador_Reg_instruct(0),
      O => N2
    );
  ram_top_periph_ram_contents_ram_31_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN,
      O => ram_top_periph_ram_contents_ram_31(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mmux_ALU_op4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"0000222A00000008"
    )
    port map (
      ADR1 => controlador_Reg_instruct(7),
      ADR4 => controlador_Reg_instruct(6),
      ADR2 => controlador_Reg_instruct(5),
      ADR3 => N2,
      ADR0 => controlador_n0461_inv1_7177,
      ADR5 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_1_Q,
      O => ALU_op(1)
    );
  ram_top_periph_ram_contents_ram_31_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN,
      O => ram_top_periph_ram_contents_ram_31(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_9_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"0000000005550000"
    )
    port map (
      ADR1 => '1',
      ADR4 => controlador_Reg_instruct(1),
      ADR5 => controlador_Reg_instruct(4),
      ADR2 => controlador_Reg_instruct(3),
      ADR3 => controlador_Reg_instruct(2),
      ADR0 => controlador_Reg_instruct(5),
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_1_Q
    );
  RAM_Data_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => X"FFF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR3 => controlador_Reg_operand(1),
      ADR4 => Data_out(1),
      ADR2 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_1_LogicTrst
    );
  RAM_Data_0_LogicTrst31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y25",
      INIT => X"0000000CFF00FF0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR4 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR2 => RAM_OE,
      ADR1 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      O => RAM_Data_0_LogicTrst3
    );
  RAM_Data_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y25",
      INIT => X"FFFFFFFFF0FAF0FA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => alu_comp_reg_acc(1),
      ADR2 => RAM_Data_1_LogicTrst,
      ADR3 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR5 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_1_LogicTrst1_7156
    );
  alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y25",
      INIT => X"FFFFFFFFFFF3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => ALU_op(1),
      ADR2 => ALU_op(3),
      ADR1 => controlador_Mmux_ALU_op6_7890,
      ADR4 => controlador_Mmux_ALU_op91_7689,
      ADR5 => controlador_Mmux_ALU_op2_8042,
      O => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv
    );
  controlador_Mmux_ALU_op2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y25",
      INIT => X"F0F40000F0FE0000"
    )
    port map (
      ADR4 => controlador_n0461_inv1_7177,
      ADR3 => controlador_Reg_instruct(6),
      ADR0 => controlador_Reg_instruct(7),
      ADR5 => N4,
      ADR1 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_0_Q,
      ADR2 => controlador_Mmux_ALU_op221,
      O => controlador_Mmux_ALU_op2_8042
    );
  alu_comp_Mmux_reg_acc_tmp_A62 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"00F0E0E000F04040"
    )
    port map (
      ADR1 => alu_comp_reg_acc(1),
      ADR5 => alu_comp_reg_acc(3),
      ADR3 => alu_comp_reg_a_7_reg_b_7_equal_11_o3,
      ADR0 => ALU_op(0),
      ADR4 => ALU_op(2),
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A61
    );
  alu_comp_Mmux_reg_acc_tmp_rs_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"AAAABB88ABA8BB88"
    )
    port map (
      ADR5 => ram_top_gp_ram_n0025_0_0,
      ADR4 => RAM_OE,
      ADR0 => N85,
      ADR1 => RAM_Data_0_LogicTrst1_7154,
      ADR3 => N84,
      ADR2 => N65,
      O => alu_comp_Mmux_reg_acc_tmp_rs_lut(0)
    );
  alu_comp_Mmux_reg_acc_tmp_A24 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FFFF0000FCEC0C4C"
    )
    port map (
      ADR3 => ram_top_gp_ram_n0025_0_0,
      ADR2 => RAM_OE,
      ADR1 => N81,
      ADR4 => N82,
      ADR5 => RAM_Data_0_LogicTrst1_7154,
      ADR0 => N65,
      O => alu_comp_Mmux_reg_acc_tmp_rs_A(0)
    );
  RAM_Data_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FFF0FFFFFFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => alu_comp_reg_acc(0),
      ADR3 => RAM_Data_0_LogicTrst,
      ADR4 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR2 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_0_LogicTrst1_7154
    );
  alu_comp_Mmux_reg_acc_tmp_A102 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"00CC00CC00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => ALU_op(1),
      ADR3 => controlador_Mmux_ALU_op91_7689,
      O => alu_comp_Mmux_reg_acc_tmp_A10
    );
  alu_comp_Mmux_reg_acc_tmp_A42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"5F0A4E4E00000000"
    )
    port map (
      ADR1 => alu_comp_reg_acc(0),
      ADR3 => alu_comp_reg_acc(2),
      ADR2 => alu_comp_reg_a_7_reg_b_7_equal_11_o2,
      ADR4 => ALU_op(0),
      ADR0 => ALU_op(2),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A41
    );
  alu_comp_Mmux_reg_acc_tmp_A43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"BBBABABABBBAAAAA"
    )
    port map (
      ADR2 => alu_comp_reg_b(1),
      ADR4 => alu_comp_reg_a(1),
      ADR1 => ALU_op(1),
      ADR3 => alu_comp_n0171_inv1_7208,
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A41,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10331,
      O => alu_comp_Mmux_reg_acc_tmp_A42_6890
    );
  alu_comp_Mmux_reg_acc_tmp_A44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"115533FF115533FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => alu_comp_reg_a(1),
      ADR3 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR1 => alu_comp_Mmux_reg_acc_tmp_A42_6890,
      O => N44
    );
  alu_comp_Mmux_reg_acc_tmp_A103 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"00FFCACA00000000"
    )
    port map (
      ADR0 => alu_comp_reg_acc(3),
      ADR1 => alu_comp_reg_acc(5),
      ADR3 => alu_comp_reg_a_7_reg_b_7_equal_11_o5,
      ADR2 => ALU_op(0),
      ADR4 => ALU_op(2),
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A10,
      O => alu_comp_Mmux_reg_acc_tmp_A103_7690
    );
  RAM_Data_0_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFFCFFCCFCFCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => alu_comp_Mmux_reg_acc_tmp_A22,
      ADR4 => ALU_op(3),
      ADR3 => ALU_op(4),
      ADR5 => alu_comp_reg_a(0),
      ADR1 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N81
    );
  RAM_Data_1_LogicTrst5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFFFFFFFFFA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => alu_comp_reg_a(1),
      ADR2 => ALU_op(3),
      ADR4 => ALU_op(4),
      ADR0 => alu_comp_Mmux_reg_acc_tmp_A42_6890,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N87
    );
  alu_comp_Mmux_reg_acc_tmp_A1021_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFA0FF00FFAAFF00"
    )
    port map (
      ADR1 => '1',
      ADR4 => ALU_op(0),
      ADR0 => ALU_op(4),
      ADR2 => alu_comp_reg_a(7),
      ADR5 => alu_comp_reg_a_7_GND_34_o_LessThan_18_o1_7229,
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A101_7230,
      O => alu_comp_Mmux_reg_acc_tmp_A1021_7186
    );
  alu_comp_n0196_inv_alu_comp_n0196_inv_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0171_inv,
      O => alu_comp_n0171_inv_0
    );
  alu_comp_n0196_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"1000001010000010"
    )
    port map (
      ADR2 => ALU_op(1),
      ADR1 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => ALU_op(0),
      ADR3 => ALU_op(2),
      ADR5 => '1',
      O => alu_comp_n0196_inv
    );
  alu_comp_n0171_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"46064406"
    )
    port map (
      ADR2 => ALU_op(1),
      ADR1 => ALU_op(3),
      ADR0 => ALU_op(4),
      ADR4 => ALU_op(0),
      ADR3 => ALU_op(2),
      O => alu_comp_n0171_inv
    );
  alu_comp_reg_a_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_3_CLK,
      I => alu_comp_n0176(3),
      O => alu_comp_reg_a(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_n0176_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"BBBBBB88BBB8BB88"
    )
    port map (
      ADR2 => ram_top_gp_ram_n0025_3_0,
      ADR0 => alu_comp_reg_acc(3),
      ADR4 => RAM_OE,
      ADR1 => ALU_op(2),
      ADR3 => RAM_Data_3_LogicTrst1_7160,
      ADR5 => N71,
      O => alu_comp_n0176(3)
    );
  alu_comp_reg_a_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_2_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_2_IN,
      O => alu_comp_reg_a(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_reg_a_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_1_CLK,
      I => alu_comp_n0176(1),
      O => alu_comp_reg_a(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_n0176_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"AAAAAAAAFFFFCCC0"
    )
    port map (
      ADR3 => ram_top_gp_ram_n0025_1_0,
      ADR0 => alu_comp_reg_acc(1),
      ADR1 => RAM_OE,
      ADR5 => ALU_op(2),
      ADR4 => RAM_Data_1_LogicTrst1_7156,
      ADR2 => N67,
      O => alu_comp_n0176(1)
    );
  alu_comp_reg_a_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => '0'
    )
    port map (
      CE => alu_comp_n0270_inv_0,
      CLK => NlwBufferSignal_alu_comp_reg_a_0_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_0_IN,
      O => alu_comp_reg_a(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_LineRD_in : X_FF
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_LineRD_in_CLK,
      I => NlwBufferSignal_RS232_PHY_LineRD_in_IN,
      O => RS232_PHY_LineRD_in_6916,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  ram_top_periph_ram_contents_ram_42_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0987_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN,
      O => ram_top_periph_ram_contents_ram_42(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN,
      O => ram_top_periph_ram_contents_ram_6(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN,
      O => ram_top_periph_ram_contents_ram_6(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN,
      O => ram_top_periph_ram_contents_ram_6(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0735_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN,
      O => ram_top_periph_ram_contents_ram_6(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN,
      O => ram_top_periph_ram_contents_ram_5(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN,
      O => ram_top_periph_ram_contents_ram_5(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN,
      O => ram_top_periph_ram_contents_ram_5(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0728_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN,
      O => ram_top_periph_ram_contents_ram_5(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN,
      O => ram_top_periph_ram_contents_ram_46(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN,
      O => ram_top_periph_ram_contents_ram_46(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN,
      O => ram_top_periph_ram_contents_ram_46(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_46_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1015_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN,
      O => ram_top_periph_ram_contents_ram_46(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN,
      O => ram_top_periph_ram_contents_ram_39(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1015_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"0000200000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(0),
      ADR4 => RAM_Addr(4),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      O => ram_top_periph_ram_n1015_inv
    );
  ram_top_periph_ram_contents_ram_39_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN,
      O => ram_top_periph_ram_contents_ram_39(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN,
      O => ram_top_periph_ram_contents_ram_39(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0966_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN,
      O => ram_top_periph_ram_contents_ram_39(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1
    );
  ram_top_gp_ram_n0025_1_ram_top_gp_ram_n0025_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(1),
      O => ram_top_gp_ram_n0025_1_0
    );
  ram_top_gp_ram_Mram_contents_ram2_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_F7_B_5022,
      IB => ram_top_gp_ram_Mram_contents_ram2_F7_A_5023,
      O => ram_top_gp_ram_n0025(1),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram2_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_D_5025,
      IB => ram_top_gp_ram_Mram_contents_ram2_C_5035,
      O => ram_top_gp_ram_Mram_contents_ram2_F7_B_5022,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram2_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_B_5043,
      IB => ram_top_gp_ram_Mram_contents_ram2_A_5051,
      O => ram_top_gp_ram_Mram_contents_ram2_F7_A_5023,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram2_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_D_5025,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1,
      WE2 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_C_5035,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_B_5043,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_A_5051,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_41_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN,
      O => ram_top_periph_ram_contents_ram_41(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN,
      O => ram_top_periph_ram_contents_ram_41(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN,
      O => ram_top_periph_ram_contents_ram_41(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0980_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN,
      O => ram_top_periph_ram_contents_ram_41(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_124 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FB3BF838CB0BC808"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_40(0),
      ADR3 => ram_top_periph_ram_contents_ram_43(0),
      ADR0 => ram_top_periph_ram_contents_ram_42(0),
      ADR5 => ram_top_periph_ram_contents_ram_41(0),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR1 => RAM_Addr_1_LogicTrst3_7725,
      O => ram_top_periph_ram_mux_124_7804
    );
  RS232_PHY_StartTX_RS232_PHY_StartTX_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o_pack_1,
      O => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o
    );
  RS232_PHY_Transmitter_TX1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"BBBB3333BBBB3333"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR0 => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0,
      ADR4 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      ADR5 => '1',
      O => RS232_TX_OBUF_6942
    );
  RS232_PHY_Valid_D_TX_RDY_i_AND_20_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"00000033"
    )
    port map (
      ADR0 => '1',
      ADR3 => Valid_d,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      O => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o_pack_1
    );
  RS232_PHY_StartTX : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_PHY_StartTX_CLK,
      I => NlwBufferSignal_RS232_PHY_StartTX_IN,
      O => RS232_PHY_StartTX_6940,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RAM_Data_2_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FCFCFCFCFCF0FCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => ram_top_gp_ram_n0025_2_0,
      ADR1 => RAM_OE,
      ADR2 => RAM_Data_2_LogicTrst1_7158,
      ADR3 => N69,
      O => RAM_Data(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"9900009999000099"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => dma_top_n0165_inv_5113,
      O => dma_top_n0165_inv_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_en_width_count,
      O => RS232_PHY_Transmitter_en_width_count_0
    );
  dma_top_n0165_inv : X_MUX2
    generic map(
      LOC => "SLICE_X10Y17"
    )
    port map (
      IA => N121,
      IB => N122,
      O => dma_top_n0165_inv_5113,
      SEL => dma_top_CurrentState_FSM_FFd1_6873
    );
  dma_top_n0165_inv_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"CC88CC00CCC8CCC0"
    )
    port map (
      ADR1 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR4 => RS232_PHY_Ack_in_7144,
      ADR0 => TX_RDY,
      ADR2 => dma_top_data_count(1),
      ADR5 => dma_top_data_count(0),
      O => N121
    );
  dma_top_n0165_inv_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"0001000030310000"
    )
    port map (
      ADR4 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR2 => dma_top_data_count(1),
      ADR3 => RX_Full,
      ADR0 => RX_Empty,
      ADR5 => dma_top_data_count(0),
      O => N122
    );
  RS232_PHY_Transmitter_CurrentState_n0054_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      ADR5 => '1',
      O => TX_RDY
    );
  RS232_PHY_Transmitter_CurrentState_n0054_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      O => RS232_PHY_Transmitter_en_width_count
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6914,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_7175,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_37_o_MUX_16_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"05050F0F0000CC00"
    )
    port map (
      ADR1 => RS232_PHY_Fifo_write,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6914,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o
    );
  RX_Full_RX_Full_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_read_pack_6,
      O => Data_read
    );
  dma_top_Mmux_Data_Read1 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      IA => N123,
      IB => N124,
      O => Data_read_pack_6,
      SEL => dma_top_CurrentState_FSM_FFd3_6934
    );
  dma_top_Mmux_Data_Read1_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0003000000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd3_6928,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR1 => controlador_CurrentState_FSM_FFd2_6927,
      ADR5 => dma_top_CurrentState_FSM_FFd2_6872,
      O => N123
    );
  dma_top_Mmux_Data_Read1_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0001000100000000"
    )
    port map (
      ADR4 => '1',
      ADR0 => RX_Empty,
      ADR2 => RX_Full,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR1 => dma_top_data_count(1),
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      O => N124
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_ram_rd_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Data_read,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6818,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"F0FAF0FA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      ADR0 => Data_read,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6818,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_IN,
      O => RX_Full,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_7175,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_14_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FF77F030FF770000"
    )
    port map (
      ADR1 => RS232_PHY_Fifo_write,
      ADR2 => Data_read,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6914,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6818,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o
    );
  dma_top_CurrentState_FSM_FFd3_In_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"2222202044004400"
    )
    port map (
      ADR1 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR5 => controlador_CurrentState_FSM_FFd2_6927,
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR4 => RX_Empty,
      ADR2 => RX_Full,
      ADR3 => controlador_CurrentState_FSM_FFd3_6928,
      O => N20
    );
  dma_top_CurrentState_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK,
      I => dma_top_CurrentState_FSM_FFd3_In_5184,
      O => dma_top_CurrentState_FSM_FFd3_6934,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd3_In : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"AAFBFFFFAAFBAAAA"
    )
    port map (
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR1 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      ADR4 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR5 => N20,
      O => dma_top_CurrentState_FSM_FFd3_In_5184
    );
  RAM_Addr_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"CC00C0C08888C0C0"
    )
    port map (
      ADR2 => alu_comp_Index_Reg(5),
      ADR0 => controlador_Reg_operand(5),
      ADR5 => controlador_Reg_instruct(0),
      ADR4 => controlador_Reg_instruct(2),
      ADR1 => controlador_Reg_instruct(5),
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_0,
      O => RAM_Addr_5_LogicTrst1_8047
    );
  RAM_Addr_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"0000230000002000"
    )
    port map (
      ADR5 => controlador_Reg_operand(5),
      ADR3 => controlador_Reg_instruct(4),
      ADR2 => controlador_Reg_instruct(3),
      ADR1 => controlador_Reg_instruct(2),
      ADR4 => controlador_Reg_instruct(5),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_5_0,
      O => RAM_Addr_5_LogicTrst
    );
  ram_top_periph_ram_n0700_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"0000000000000100"
    )
    port map (
      ADR2 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n0700_inv
    );
  RAM_Addr_5_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"FF0FAA0FFF0FAA0F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => RAM_Addr_5_LogicTrst1_8047,
      ADR0 => RAM_Addr_5_LogicTrst,
      ADR2 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR3 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr(5)
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1
    );
  ram_top_gp_ram_n0025_5_ram_top_gp_ram_n0025_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(5),
      O => ram_top_gp_ram_n0025_5_0
    );
  ram_top_gp_ram_Mram_contents_ram6_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_F7_B_5218,
      IB => ram_top_gp_ram_Mram_contents_ram6_F7_A_5219,
      O => ram_top_gp_ram_n0025(5),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram6_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_D_5221,
      IB => ram_top_gp_ram_Mram_contents_ram6_C_5231,
      O => ram_top_gp_ram_Mram_contents_ram6_F7_B_5218,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram6_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_B_5239,
      IB => ram_top_gp_ram_Mram_contents_ram6_A_5247,
      O => ram_top_gp_ram_Mram_contents_ram6_F7_A_5219,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram6_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_D_5221,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1,
      WE2 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_C_5231,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_B_5239,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_A_5247,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1
    );
  ram_top_gp_ram_n0025_7_ram_top_gp_ram_n0025_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(7),
      O => ram_top_gp_ram_n0025_7_0
    );
  ram_top_gp_ram_Mram_contents_ram8_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y22"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_F7_B_5255,
      IB => ram_top_gp_ram_Mram_contents_ram8_F7_A_5256,
      O => ram_top_gp_ram_n0025(7),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram8_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y22"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_D_5258,
      IB => ram_top_gp_ram_Mram_contents_ram8_C_5268,
      O => ram_top_gp_ram_Mram_contents_ram8_F7_B_5255,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram8_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y22"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_B_5276,
      IB => ram_top_gp_ram_Mram_contents_ram8_A_5284,
      O => ram_top_gp_ram_Mram_contents_ram8_F7_A_5256,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram8_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_D_5258,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1,
      WE2 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_C_5268,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_B_5276,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_A_5284,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  rom_comp_n0680_9_rom_comp_n0680_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(9),
      O => rom_comp_n0680_9_0
    );
  rom_comp_Mram_n06806_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y23"
    )
    port map (
      IA => rom_comp_Mram_n06806_f71,
      IB => rom_comp_Mram_n06806_f7_5293,
      O => rom_comp_n0680(9),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n06806_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y23"
    )
    port map (
      IA => rom_comp_Mram_n068063_5294,
      IB => rom_comp_Mram_n068062_5302,
      O => rom_comp_Mram_n06806_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n06806_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y23"
    )
    port map (
      IA => rom_comp_Mram_n068061_5310,
      IB => rom_comp_Mram_n06806_5318,
      O => rom_comp_Mram_n06806_f7_5293,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068063 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0A0970872048FB04"
    )
    port map (
      ADR4 => controlador_prog_count(3),
      ADR3 => controlador_prog_count(1),
      ADR5 => controlador_prog_count(5),
      ADR1 => controlador_prog_count(2),
      ADR0 => controlador_prog_count(4),
      ADR2 => controlador_prog_count(0),
      O => rom_comp_Mram_n068063_5294
    );
  rom_comp_Mram_n068062 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0301423201212C00"
    )
    port map (
      ADR1 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(2),
      ADR3 => controlador_prog_count(1),
      ADR5 => controlador_prog_count(4),
      ADR4 => controlador_prog_count(5),
      ADR0 => controlador_prog_count(0),
      O => rom_comp_Mram_n068062_5302
    );
  rom_comp_Mram_n068061 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"822A1284485C4121"
    )
    port map (
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(0),
      ADR4 => controlador_prog_count(1),
      ADR3 => controlador_prog_count(5),
      ADR2 => controlador_prog_count(3),
      ADR1 => controlador_prog_count(2),
      O => rom_comp_Mram_n068061_5310
    );
  rom_comp_Mram_n06806 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"0002000800600018"
    )
    port map (
      ADR3 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(1),
      ADR0 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(0),
      O => rom_comp_Mram_n06806_5318
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_9_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"0000003000000030"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => controlador_Reg_instruct(4),
      ADR2 => controlador_Reg_instruct(3),
      ADR4 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_4_Q
    );
  RAM_Data_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"FFFFFFFFF0F0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => alu_comp_reg_acc(5),
      ADR5 => RAM_Data_5_LogicTrst,
      ADR4 => alu_comp_Alu_op_4_GND_35_o_Mux_27_o_inv,
      ADR2 => RAM_Data_0_LogicTrst3,
      O => RAM_Data_5_LogicTrst1_7164
    );
  RAM_Data_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"FFC0C0C0FFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR2 => controlador_Reg_operand(5),
      ADR3 => Data_out(5),
      ADR4 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_5_LogicTrst
    );
  rom_comp_n0680_5_rom_comp_n0680_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(5),
      O => rom_comp_n0680_5_0
    );
  rom_comp_Mram_n068014_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y25"
    )
    port map (
      IA => rom_comp_Mram_n068014_f71,
      IB => rom_comp_Mram_n068014_f7_5342,
      O => rom_comp_n0680(5),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n068014_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y25"
    )
    port map (
      IA => rom_comp_Mram_n0680143_5343,
      IB => rom_comp_Mram_n0680142_5351,
      O => rom_comp_Mram_n068014_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068014_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y25"
    )
    port map (
      IA => rom_comp_Mram_n0680141_5359,
      IB => rom_comp_Mram_n068014_5367,
      O => rom_comp_Mram_n068014_f7_5342,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n0680143 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"711C7960210871C1"
    )
    port map (
      ADR2 => controlador_prog_count(0),
      ADR0 => controlador_prog_count(2),
      ADR5 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(1),
      ADR1 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(4),
      O => rom_comp_Mram_n0680143_5343
    );
  rom_comp_Mram_n0680142 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"2E15E4182A21665D"
    )
    port map (
      ADR0 => controlador_prog_count(4),
      ADR3 => controlador_prog_count(1),
      ADR2 => controlador_prog_count(0),
      ADR1 => controlador_prog_count(3),
      ADR5 => controlador_prog_count(2),
      ADR4 => controlador_prog_count(5),
      O => rom_comp_Mram_n0680142_5351
    );
  rom_comp_Mram_n0680141 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"920884564BEA7D55"
    )
    port map (
      ADR2 => controlador_prog_count(2),
      ADR0 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(1),
      ADR3 => controlador_prog_count(5),
      ADR1 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(0),
      O => rom_comp_Mram_n0680141_5359
    );
  rom_comp_Mram_n068014 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"004B002C000C002D"
    )
    port map (
      ADR3 => controlador_prog_count(5),
      ADR2 => controlador_prog_count(0),
      ADR1 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(2),
      ADR5 => controlador_prog_count(1),
      ADR0 => controlador_prog_count(4),
      O => rom_comp_Mram_n068014_5367
    );
  controlador_CurrentState_2_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => controlador_CurrentState_FSM_FFd1_6926,
      O => controlador_CurrentState_2_inv
    );
  alu_comp_Mmux_reg_acc_tmp_B11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000020000000200"
    )
    port map (
      ADR5 => '1',
      ADR3 => alu_comp_reg_b(0),
      ADR1 => ALU_op(1),
      ADR0 => ALU_op(3),
      ADR4 => ALU_op(2),
      ADR2 => ALU_op(4),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(0)
    );
  alu_comp_Mmux_reg_acc_tmp_B71 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000003000000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => alu_comp_reg_b(6),
      ADR1 => ALU_op(2),
      ADR3 => ALU_op(4),
      ADR4 => ALU_op(1),
      ADR2 => ALU_op(3),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(6)
    );
  alu_comp_Mmux_reg_acc_tmp_B81 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000000010001000"
    )
    port map (
      ADR4 => '1',
      ADR2 => alu_comp_reg_b(7),
      ADR1 => ALU_op(2),
      ADR0 => ALU_op(4),
      ADR5 => ALU_op(1),
      ADR3 => ALU_op(3),
      O => alu_comp_Mmux_reg_acc_tmp_rs_B(7)
    );
  ram_top_periph_ram_contents_ram_55_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN,
      O => ram_top_periph_ram_contents_ram_55(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN,
      O => ram_top_periph_ram_contents_ram_55(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN,
      O => ram_top_periph_ram_contents_ram_55(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1078_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN,
      O => ram_top_periph_ram_contents_ram_55(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN,
      O => ram_top_periph_ram_contents_ram_7(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN,
      O => ram_top_periph_ram_contents_ram_7(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN,
      O => ram_top_periph_ram_contents_ram_7(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0742_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN,
      O => ram_top_periph_ram_contents_ram_7(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN,
      O => ram_top_periph_ram_contents_ram_47(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0742_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"0000000004000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      O => ram_top_periph_ram_n0742_inv
    );
  ram_top_periph_ram_contents_ram_47_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN,
      O => ram_top_periph_ram_contents_ram_47(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN,
      O => ram_top_periph_ram_contents_ram_47(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1022_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN,
      O => ram_top_periph_ram_contents_ram_47(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN,
      O => ram_top_periph_ram_contents_ram_38(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN,
      O => ram_top_periph_ram_contents_ram_38(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN,
      O => ram_top_periph_ram_contents_ram_38(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0959_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN,
      O => ram_top_periph_ram_contents_ram_38(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN,
      O => ram_top_periph_ram_contents_ram_62(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN,
      O => ram_top_periph_ram_contents_ram_62(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN,
      O => ram_top_periph_ram_contents_ram_62(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1127_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN,
      O => ram_top_periph_ram_contents_ram_62(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN,
      O => ram_top_periph_ram_contents_ram_37(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN,
      O => ram_top_periph_ram_contents_ram_37(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN,
      O => ram_top_periph_ram_contents_ram_37(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0959_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"0010000000000000"
    )
    port map (
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(3),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0959_inv
    );
  ram_top_periph_ram_contents_ram_19_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN,
      O => ram_top_periph_ram_contents_ram_19(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_122 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"AFA0FCFCAFA00C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(0),
      ADR3 => ram_top_periph_ram_contents_ram_25(0),
      ADR0 => ram_top_periph_ram_contents_ram_27(0),
      ADR5 => ram_top_periph_ram_contents_ram_26(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_122_8050
    );
  ram_top_periph_ram_contents_ram_19_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN,
      O => ram_top_periph_ram_contents_ram_19(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_13 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_28(0),
      ADR0 => ram_top_periph_ram_contents_ram_29(0),
      ADR2 => ram_top_periph_ram_contents_ram_31(0),
      ADR1 => ram_top_periph_ram_contents_ram_30(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR3 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_13_8051
    );
  ram_top_periph_ram_contents_ram_19_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN,
      O => ram_top_periph_ram_contents_ram_19(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_112 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"AAFFAA00CCF0CCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_16(0),
      ADR1 => ram_top_periph_ram_contents_ram_17(0),
      ADR0 => ram_top_periph_ram_contents_ram_19(0),
      ADR4 => ram_top_periph_ram_contents_ram_18(0),
      ADR3 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_112_8052
    );
  ram_top_periph_ram_contents_ram_19_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0826_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN,
      O => ram_top_periph_ram_contents_ram_19(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => X"D8D8D8D8FF55AA00"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux_122_8050,
      ADR1 => ram_top_periph_ram_mux_13_8051,
      ADR2 => ram_top_periph_ram_mux_121_7803,
      ADR4 => ram_top_periph_ram_mux_112_8052,
      O => ram_top_periph_ram_mux_7_7278
    );
  ram_top_periph_ram_contents_ram_17_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN,
      O => ram_top_periph_ram_contents_ram_17(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_122 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(2),
      ADR4 => ram_top_periph_ram_contents_ram_25(2),
      ADR2 => ram_top_periph_ram_contents_ram_27(2),
      ADR0 => ram_top_periph_ram_contents_ram_26(2),
      ADR5 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_122_8053
    );
  ram_top_periph_ram_contents_ram_17_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN,
      O => ram_top_periph_ram_contents_ram_17(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_13 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"CCF0AAFFCCF0AA00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_28(2),
      ADR0 => ram_top_periph_ram_contents_ram_29(2),
      ADR1 => ram_top_periph_ram_contents_ram_31(2),
      ADR2 => ram_top_periph_ram_contents_ram_30(2),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_13_8054
    );
  ram_top_periph_ram_contents_ram_17_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN,
      O => ram_top_periph_ram_contents_ram_17(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_112 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_16(2),
      ADR0 => ram_top_periph_ram_contents_ram_17(2),
      ADR1 => ram_top_periph_ram_contents_ram_19(2),
      ADR3 => ram_top_periph_ram_contents_ram_18(2),
      ADR2 => RAM_Addr_0_LogicTrst3_7724,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux2_112_8055
    );
  ram_top_periph_ram_contents_ram_17_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0812_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN,
      O => ram_top_periph_ram_contents_ram_17(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"DF8FD585DA8AD080"
    )
    port map (
      ADR2 => RAM_Addr_3_LogicTrst3_7695,
      ADR0 => RAM_Addr(2),
      ADR3 => ram_top_periph_ram_mux2_122_8053,
      ADR1 => ram_top_periph_ram_mux2_13_8054,
      ADR4 => ram_top_periph_ram_mux2_121_7859,
      ADR5 => ram_top_periph_ram_mux2_112_8055,
      O => ram_top_periph_ram_mux2_7_7813
    );
  ram_top_periph_ram_contents_ram_27_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN,
      O => ram_top_periph_ram_contents_ram_27(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN,
      O => ram_top_periph_ram_contents_ram_27(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN,
      O => ram_top_periph_ram_contents_ram_27(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0882_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN,
      O => ram_top_periph_ram_contents_ram_27(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0847_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"0000004000000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR2 => RAM_Addr(4),
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(3),
      ADR0 => RAM_Addr(5),
      O => ram_top_periph_ram_n0847_inv
    );
  ram_top_periph_ram_contents_ram_37_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0952_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN,
      O => ram_top_periph_ram_contents_ram_37(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0833_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"0000000000000200"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      ADR1 => RAM_Addr(3),
      ADR3 => RAM_Addr(2),
      ADR0 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n0833_inv
    );
  RAM_Data_0_LogicTrst5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FFFFFF00FFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => ram_top_gp_ram_n0025_0_0,
      ADR3 => RAM_OE,
      ADR4 => RAM_Data_0_LogicTrst1_7154,
      ADR5 => N65,
      O => RAM_Data(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_wr_pntr_0_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"5FFFA0005FFFA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"6CCCCCCC"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"6666CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv
    );
  ram_top_periph_ram_n0875_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"0000000000200000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(4),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR5 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      O => ram_top_periph_ram_n0875_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6818,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  ram_top_periph_ram_n0882_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"1000000000000000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR0 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(4),
      ADR3 => RAM_Addr(0),
      O => ram_top_periph_ram_n0882_inv
    );
  ram_top_periph_ram_contents_ram_26_4_ram_top_periph_ram_contents_ram_26_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_n0435_inv,
      O => controlador_n0435_inv_0
    );
  controlador_n0445_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"00F0000000F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR4 => controlador_CurrentState_FSM_FFd2_6927,
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR5 => '1',
      O => controlador_n0445_inv
    );
  controlador_n0435_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR4 => controlador_CurrentState_FSM_FFd2_6927,
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      O => controlador_n0435_inv
    );
  ram_top_periph_ram_n0826_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"0100000000000000"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR5 => RAM_Addr(4),
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      O => ram_top_periph_ram_n0826_inv
    );
  ram_top_periph_ram_contents_ram_26_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN,
      O => ram_top_periph_ram_contents_ram_26(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Reg_operand_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_7_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_7_IN,
      O => controlador_Reg_operand(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"FA00D8005000D800"
    )
    port map (
      ADR2 => alu_comp_Index_Reg(4),
      ADR1 => controlador_Reg_operand(4),
      ADR4 => controlador_Reg_instruct(0),
      ADR0 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_0,
      O => RAM_Addr_4_LogicTrst1_8057
    );
  controlador_Reg_operand_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_6_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_6_IN,
      O => controlador_Reg_operand(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0022000000300000"
    )
    port map (
      ADR2 => controlador_Reg_operand(4),
      ADR4 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR1 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      ADR0 => controlador_Index_Reg_7_Reg_operand_7_add_32_OUT_4_0,
      O => RAM_Addr_4_LogicTrst
    );
  controlador_Reg_operand_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_5_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_5_IN,
      O => controlador_Reg_operand(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0924_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0000000000020000"
    )
    port map (
      ADR2 => RAM_Addr(1),
      ADR3 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(5),
      ADR4 => RAM_Addr(0),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0924_inv
    );
  controlador_Reg_operand_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => controlador_n0445_inv,
      CLK => NlwBufferSignal_controlador_Reg_operand_4_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_4_IN,
      O => controlador_Reg_operand(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_4_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"F5F5C5C5F5F5C5C5"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => RAM_Addr_4_LogicTrst1_8057,
      ADR1 => RAM_Addr_4_LogicTrst,
      ADR0 => dma_top_CurrentState_2_GND_48_o_Mux_43_o,
      ADR2 => controlador_CurrentState_2_PWR_21_o_Mux_76_o,
      O => RAM_Addr(4)
    );
  dma_top_Mmux_DMA_RQ11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"FAFAFAFAFAFAFBFB"
    )
    port map (
      ADR3 => '1',
      ADR2 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR4 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR1 => RX_Empty,
      ADR5 => RX_Full,
      O => DMA_RQ
    );
  controlador_CurrentState_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK,
      I => controlador_CurrentState_FSM_FFd3_In,
      O => controlador_CurrentState_FSM_FFd3_6928,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"DDDDCCCC13330222"
    )
    port map (
      ADR1 => controlador_CurrentState_FSM_FFd2_6927,
      ADR0 => controlador_CurrentState_FSM_FFd1_6926,
      ADR3 => controlador_Reg_instruct(6),
      ADR5 => controlador_CurrentState_FSM_FFd3_6928,
      ADR2 => controlador_Reg_instruct(7),
      ADR4 => DMA_RQ,
      O => controlador_CurrentState_FSM_FFd3_In
    );
  RAM_Data_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"FFFFC0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => controlador_CurrentState_2_PWR_81_o_Mux_196_o,
      ADR1 => controlador_Reg_operand(0),
      ADR5 => Data_out(0),
      ADR4 => dma_top_CurrentState_2_GND_56_o_Mux_59_o,
      O => RAM_Data_0_LogicTrst
    );
  ram_top_periph_ram_contents_ram_26_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN,
      O => ram_top_periph_ram_contents_ram_26(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_CurrentState_2_GND_56_o_Mux_59_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"3300CC0033000800"
    )
    port map (
      ADR3 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR4 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR5 => dma_top_data_count_2_RX_Full_AND_272_o,
      ADR0 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      O => dma_top_CurrentState_2_GND_56_o_Mux_59_o
    );
  controlador_Mmux_CurrentState_2_PWR_81_o_Mux_196_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"FFFFFFFFFFFFFF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => controlador_Reg_instruct(2),
      ADR0 => controlador_Reg_instruct(7),
      ADR5 => controlador_Reg_instruct(5),
      ADR3 => controlador_Reg_instruct(6),
      O => N10
    );
  controlador_Mmux_CurrentState_2_PWR_81_o_Mux_196_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"88008C0088008800"
    )
    port map (
      ADR1 => controlador_CurrentState_FSM_FFd3_6928,
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => controlador_Reg_instruct(3),
      ADR2 => controlador_Reg_instruct(4),
      ADR4 => N10,
      ADR0 => controlador_CurrentState_FSM_FFd2_6927,
      O => controlador_CurrentState_2_PWR_81_o_Mux_196_o
    );
  RAM_Data_0_LogicTrst5_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"0010FFEF005CFFA3"
    )
    port map (
      ADR4 => N107,
      ADR5 => alu_comp_Mmux_reg_acc_tmp_A22,
      ADR1 => ALU_op(3),
      ADR2 => ALU_op(4),
      ADR0 => alu_comp_reg_a(0),
      ADR3 => alu_comp_Mmux_reg_acc_tmp_A1021_7186,
      O => N85
    );
  alu_comp_Mmux_reg_acc_tmp_A24_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"00FBFF0400FFFF00"
    )
    port map (
      ADR1 => alu_comp_reg_b(0),
      ADR5 => ALU_op(3),
      ADR0 => ALU_op(1),
      ADR4 => ALU_op(0),
      ADR2 => ALU_op(2),
      ADR3 => ALU_op(4),
      O => N107
    );
  controlador_Mmux_ALU_op71 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"0000020000000000"
    )
    port map (
      ADR4 => controlador_Reg_instruct(6),
      ADR2 => controlador_Reg_instruct(7),
      ADR0 => controlador_CurrentState_FSM_FFd3_6928,
      ADR1 => controlador_CurrentState_FSM_FFd2_6927,
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_3_Q,
      O => ALU_op(3)
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_9_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"0000000000000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR4 => controlador_Reg_instruct(5),
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_3_Q
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_9_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => X"00000000000C000C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR1 => controlador_Reg_instruct(2),
      ADR3 => controlador_Reg_instruct(5),
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_2_Q
    );
  controlador_Mmux_ALU_op6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => X"F0F0F0F010003020"
    )
    port map (
      ADR2 => controlador_n0461_inv1_7177,
      ADR1 => controlador_Reg_instruct(6),
      ADR0 => controlador_Reg_instruct(7),
      ADR4 => N6,
      ADR3 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_2_Q,
      ADR5 => controlador_Mmux_ALU_op221,
      O => controlador_Mmux_ALU_op6_7890
    );
  controlador_Mmux_ALU_op6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y27",
      INIT => X"FFFF1B5FFBF5BAFB"
    )
    port map (
      ADR3 => controlador_Reg_instruct(1),
      ADR5 => controlador_Reg_instruct(4),
      ADR2 => controlador_Reg_instruct(3),
      ADR1 => controlador_Reg_instruct(0),
      ADR0 => controlador_Reg_instruct(2),
      ADR4 => controlador_Reg_instruct(5),
      O => N6
    );
  alu_comp_reg_a_7_GND_34_o_LessThan_18_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"0000000000030007"
    )
    port map (
      ADR5 => alu_comp_reg_a(4),
      ADR2 => alu_comp_reg_a(5),
      ADR3 => alu_comp_reg_a(6),
      ADR0 => alu_comp_reg_a(2),
      ADR4 => alu_comp_reg_a(1),
      ADR1 => alu_comp_reg_a(3),
      O => alu_comp_reg_a_7_GND_34_o_LessThan_18_o1_7229
    );
  controlador_Mmux_ALU_op2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"FFFF33F0FFFFFFC3"
    )
    port map (
      ADR0 => '1',
      ADR2 => controlador_Reg_instruct(1),
      ADR1 => controlador_Reg_instruct(4),
      ADR5 => controlador_Reg_instruct(3),
      ADR3 => controlador_Reg_instruct(2),
      ADR4 => controlador_Reg_instruct(5),
      O => N4
    );
  ram_top_periph_ram_switches_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_7_IN,
      O => ram_top_periph_ram_switches(7),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_6_IN,
      O => ram_top_periph_ram_switches(6),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_5_IN,
      O => ram_top_periph_ram_switches(5),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_4_IN,
      O => ram_top_periph_ram_switches(4),
      RST => GND,
      SET => GND
    );
  RS232_PHY_Receiver_data_count_2_RS232_PHY_Receiver_data_count_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_data_count_1_pack_3,
      O => RS232_PHY_Receiver_data_count(1)
    );
  RS232_PHY_Receiver_data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count2,
      O => RS232_PHY_Receiver_data_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"7777888877778888"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_data_count(0),
      ADR4 => RS232_PHY_Receiver_data_count(2),
      ADR0 => RS232_PHY_Receiver_data_count(1),
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_data_count2
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"66666666"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_data_count(0),
      ADR3 => '1',
      ADR0 => RS232_PHY_Receiver_data_count(1),
      O => RS232_PHY_Receiver_Mcount_data_count1
    );
  RS232_PHY_Receiver_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count1,
      O => RS232_PHY_Receiver_data_count_1_pack_3,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count,
      O => RS232_PHY_Receiver_data_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Receiver_data_count(0),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_data_count
    );
  ram_top_periph_ram_contents_ram_60_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN,
      O => ram_top_periph_ram_contents_ram_60(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN,
      O => ram_top_periph_ram_contents_ram_60(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN,
      O => ram_top_periph_ram_contents_ram_60(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1113_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN,
      O => ram_top_periph_ram_contents_ram_60(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN,
      O => ram_top_periph_ram_contents_ram_23(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN,
      O => ram_top_periph_ram_contents_ram_23(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN,
      O => ram_top_periph_ram_contents_ram_23(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0854_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN,
      O => ram_top_periph_ram_contents_ram_23(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN,
      O => ram_top_periph_ram_contents_ram_21(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN,
      O => ram_top_periph_ram_contents_ram_21(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN,
      O => ram_top_periph_ram_contents_ram_21(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0840_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN,
      O => ram_top_periph_ram_contents_ram_21(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"F0AAF0AAFFCC00CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_20(1),
      ADR0 => ram_top_periph_ram_contents_ram_21(1),
      ADR2 => ram_top_periph_ram_contents_ram_23(1),
      ADR4 => ram_top_periph_ram_contents_ram_22(1),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR3 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_121_7855
    );
  ram_top_periph_ram_contents_ram_26_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN,
      O => ram_top_periph_ram_contents_ram_26(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN,
      O => ram_top_periph_ram_contents_ram_26(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN,
      O => ram_top_periph_ram_contents_ram_26(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0875_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN,
      O => ram_top_periph_ram_contents_ram_26(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_3_ram_top_periph_ram_contents_ram_25_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0
    );
  ram_top_periph_ram_contents_ram_25_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN,
      O => ram_top_periph_ram_contents_ram_25(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN,
      O => ram_top_periph_ram_contents_ram_25(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(4)
    );
  ram_top_periph_ram_contents_ram_25_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN,
      O => ram_top_periph_ram_contents_ram_25(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0868_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN,
      O => ram_top_periph_ram_contents_ram_25(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5924,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_8062,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_7175,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_8063,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_8062,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_5925
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_rt_5925,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_5924,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y20",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6851,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_11_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6851,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6852,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6850,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6851,
      ADR2 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  controlador_CurrentState_FSM_FFd2_In4 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      IA => N119,
      IB => N120,
      O => controlador_CurrentState_FSM_FFd2_In,
      SEL => controlador_CurrentState_FSM_FFd1_6926
    );
  controlador_CurrentState_FSM_FFd2_In4_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0000003300000033"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd3_6928,
      ADR3 => DMA_RQ,
      ADR1 => controlador_CurrentState_FSM_FFd2_6927,
      O => N119
    );
  controlador_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK,
      I => controlador_CurrentState_FSM_FFd2_In,
      O => controlador_CurrentState_FSM_FFd2_6927,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd2_In4_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"FFF5FF01FF05FF00"
    )
    port map (
      ADR2 => controlador_CurrentState_FSM_FFd3_6928,
      ADR4 => controlador_Reg_instruct(6),
      ADR5 => controlador_Reg_instruct(7),
      ADR0 => controlador_CurrentState_FSM_FFd2_6927,
      ADR1 => controlador_GND_14_o_Reg_instruct_5_equal_13_o11_7127,
      ADR3 => controlador_CurrentState_FSM_FFd2_In2_8064,
      O => N120
    );
  controlador_CurrentState_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0000510000000000"
    )
    port map (
      ADR3 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR4 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR0 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR5 => controlador_CurrentState_FSM_FFd2_6927,
      ADR2 => dma_top_data_count(0),
      ADR1 => dma_top_data_count(1),
      O => controlador_CurrentState_FSM_FFd2_In2_8064
    );
  controlador_n0461_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0F0000000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => controlador_CurrentState_FSM_FFd2_6927,
      ADR4 => controlador_CurrentState_FSM_FFd3_6928,
      ADR3 => controlador_CurrentState_FSM_FFd1_6926,
      O => controlador_n0461_inv1_7177
    );
  rom_comp_n0680_11_rom_comp_n0680_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(11),
      O => rom_comp_n0680_11_0
    );
  rom_comp_Mram_n06802_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y23"
    )
    port map (
      IA => rom_comp_Mram_n06802_f71,
      IB => rom_comp_Mram_n06802_f7_5965,
      O => rom_comp_n0680(11),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n06802_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y23"
    )
    port map (
      IA => rom_comp_Mram_n068024_5966,
      IB => rom_comp_Mram_n068023_5974,
      O => rom_comp_Mram_n06802_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n06802_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y23"
    )
    port map (
      IA => rom_comp_Mram_n068022_5982,
      IB => rom_comp_Mram_n068021_5990,
      O => rom_comp_Mram_n06802_f7_5965,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068024 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"1409C4975CC20E9A"
    )
    port map (
      ADR1 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(1),
      ADR4 => controlador_prog_count(3),
      ADR0 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(0),
      O => rom_comp_Mram_n068024_5966
    );
  rom_comp_Mram_n068023 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"1E2E840792F01DED"
    )
    port map (
      ADR5 => controlador_prog_count(4),
      ADR2 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(1),
      ADR1 => controlador_prog_count(5),
      ADR0 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(2),
      O => rom_comp_Mram_n068023_5974
    );
  rom_comp_Mram_n068022 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"80594354860C8B23"
    )
    port map (
      ADR4 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(1),
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(3),
      ADR1 => controlador_prog_count(0),
      O => rom_comp_Mram_n068022_5982
    );
  rom_comp_Mram_n068021 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"0000020F00008310"
    )
    port map (
      ADR4 => controlador_prog_count(5),
      ADR5 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(0),
      ADR1 => controlador_prog_count(3),
      ADR3 => controlador_prog_count(1),
      O => rom_comp_Mram_n068021_5990
    );
  rom_comp_n0680_6_rom_comp_n0680_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(6),
      O => rom_comp_n0680_6_0
    );
  rom_comp_Mram_n068012_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y24"
    )
    port map (
      IA => rom_comp_Mram_n068012_f71,
      IB => rom_comp_Mram_n068012_f7_5999,
      O => rom_comp_n0680(6),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n068012_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y24"
    )
    port map (
      IA => rom_comp_Mram_n0680123_6000,
      IB => rom_comp_Mram_n0680122_6008,
      O => rom_comp_Mram_n068012_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068012_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y24"
    )
    port map (
      IA => rom_comp_Mram_n0680121_6016,
      IB => rom_comp_Mram_n068012_6024,
      O => rom_comp_Mram_n068012_f7_5999,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n0680123 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"B121420C9831146C"
    )
    port map (
      ADR1 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(2),
      ADR5 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(1),
      O => rom_comp_Mram_n0680123_6000
    );
  rom_comp_Mram_n0680122 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"1202344A64900081"
    )
    port map (
      ADR0 => controlador_prog_count(0),
      ADR5 => controlador_prog_count(1),
      ADR3 => controlador_prog_count(4),
      ADR2 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(5),
      O => rom_comp_Mram_n0680122_6008
    );
  rom_comp_Mram_n0680121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"281085E321210418"
    )
    port map (
      ADR4 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(0),
      ADR2 => controlador_prog_count(3),
      ADR0 => controlador_prog_count(1),
      ADR3 => controlador_prog_count(5),
      ADR1 => controlador_prog_count(2),
      O => rom_comp_Mram_n0680121_6016
    );
  rom_comp_Mram_n068012 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"4441000040400001"
    )
    port map (
      ADR0 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(4),
      ADR1 => controlador_prog_count(1),
      ADR2 => controlador_prog_count(0),
      ADR5 => controlador_prog_count(2),
      ADR3 => controlador_prog_count(3),
      O => rom_comp_Mram_n068012_6024
    );
  rom_comp_n0680_7_rom_comp_n0680_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(7),
      O => rom_comp_n0680_7_0
    );
  rom_comp_Mram_n068010_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y25"
    )
    port map (
      IA => rom_comp_Mram_n068010_f71,
      IB => rom_comp_Mram_n068010_f7_6033,
      O => rom_comp_n0680(7),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n068010_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y25"
    )
    port map (
      IA => rom_comp_Mram_n0680103_6034,
      IB => rom_comp_Mram_n0680102_6042,
      O => rom_comp_Mram_n068010_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068010_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y25"
    )
    port map (
      IA => rom_comp_Mram_n0680101_6050,
      IB => rom_comp_Mram_n068010_6058,
      O => rom_comp_Mram_n068010_f7_6033,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n0680103 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"0000101010080120"
    )
    port map (
      ADR5 => controlador_prog_count(3),
      ADR1 => controlador_prog_count(4),
      ADR2 => controlador_prog_count(0),
      ADR0 => controlador_prog_count(1),
      ADR4 => controlador_prog_count(2),
      ADR3 => controlador_prog_count(5),
      O => rom_comp_Mram_n0680103_6034
    );
  rom_comp_Mram_n0680102 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"0084B82200018010"
    )
    port map (
      ADR3 => controlador_prog_count(1),
      ADR4 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(0),
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(3),
      ADR1 => controlador_prog_count(5),
      O => rom_comp_Mram_n0680102_6042
    );
  rom_comp_Mram_n0680101 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"3000122010020040"
    )
    port map (
      ADR1 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(3),
      ADR4 => controlador_prog_count(1),
      ADR5 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(5),
      O => rom_comp_Mram_n0680101_6050
    );
  rom_comp_Mram_n068010 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"0004010003010001"
    )
    port map (
      ADR2 => controlador_prog_count(5),
      ADR1 => controlador_prog_count(1),
      ADR5 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(4),
      ADR4 => controlador_prog_count(3),
      ADR0 => controlador_prog_count(2),
      O => rom_comp_Mram_n068010_6058
    );
  alu_comp_n0171_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"FF00FF00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => ALU_op(0),
      ADR5 => ALU_op(2),
      O => alu_comp_n0171_inv1_7208
    );
  controlador_Mmux_ALU_op6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => X"FFFF130200000000"
    )
    port map (
      ADR5 => controlador_n0461_inv1_7177,
      ADR1 => controlador_Reg_instruct(6),
      ADR0 => controlador_Reg_instruct(7),
      ADR2 => N6,
      ADR3 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_2_Q,
      ADR4 => controlador_Mmux_ALU_op221,
      O => ALU_op(2)
    );
  alu_comp_n0276_alu_comp_n0276_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0281,
      O => alu_comp_n0281_0
    );
  alu_comp_n0276_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => X"0000001000000010"
    )
    port map (
      ADR4 => ALU_op(4),
      ADR0 => ALU_op(3),
      ADR2 => ALU_op(2),
      ADR1 => ALU_op(1),
      ADR3 => ALU_op(0),
      ADR5 => '1',
      O => alu_comp_n0276
    );
  alu_comp_n0281_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => X"00001000"
    )
    port map (
      ADR4 => ALU_op(4),
      ADR0 => ALU_op(3),
      ADR2 => ALU_op(2),
      ADR1 => ALU_op(1),
      ADR3 => ALU_op(0),
      O => alu_comp_n0281
    );
  controlador_Mmux_ALU_op2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => X"F0F0F0F010103000"
    )
    port map (
      ADR2 => controlador_n0461_inv1_7177,
      ADR1 => controlador_Reg_instruct(6),
      ADR4 => controlador_Reg_instruct(7),
      ADR0 => N4,
      ADR3 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_0_Q,
      ADR5 => controlador_Mmux_ALU_op221,
      O => ALU_op(0)
    );
  ram_top_periph_ram_switches_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_3_IN,
      O => ram_top_periph_ram_switches(3),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_2_IN,
      O => ram_top_periph_ram_switches(2),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_1_IN,
      O => ram_top_periph_ram_switches(1),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_0_IN,
      O => ram_top_periph_ram_switches(0),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN,
      O => ram_top_periph_ram_contents_ram_22(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN,
      O => ram_top_periph_ram_contents_ram_28(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN,
      O => ram_top_periph_ram_contents_ram_28(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN,
      O => ram_top_periph_ram_contents_ram_31(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"FCFCAFA00C0CAFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_20(0),
      ADR1 => ram_top_periph_ram_contents_ram_21(0),
      ADR5 => ram_top_periph_ram_contents_ram_23(0),
      ADR0 => ram_top_periph_ram_contents_ram_22(0),
      ADR4 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr(1),
      O => ram_top_periph_ram_mux_121_7803
    );
  ram_top_periph_ram_contents_ram_31_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN,
      O => ram_top_periph_ram_contents_ram_31(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN,
      O => ram_top_periph_ram_contents_ram_31(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0910_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN,
      O => ram_top_periph_ram_contents_ram_31(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN,
      O => ram_top_periph_ram_contents_ram_20(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0854_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"0000000008000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR5 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(2),
      ADR4 => RAM_Addr(4),
      ADR0 => RAM_Addr(0),
      O => ram_top_periph_ram_n0854_inv
    );
  ram_top_periph_ram_contents_ram_20_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN,
      O => ram_top_periph_ram_contents_ram_20(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"CFCFFA0AC0C0FA0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_20(3),
      ADR5 => ram_top_periph_ram_contents_ram_21(3),
      ADR1 => ram_top_periph_ram_contents_ram_23(3),
      ADR3 => ram_top_periph_ram_contents_ram_22(3),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_121_7866
    );
  ram_top_periph_ram_contents_ram_20_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN,
      O => ram_top_periph_ram_contents_ram_20(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"CCF0CCF0FFAA00AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_20(2),
      ADR4 => ram_top_periph_ram_contents_ram_21(2),
      ADR1 => ram_top_periph_ram_contents_ram_23(2),
      ADR2 => ram_top_periph_ram_contents_ram_22(2),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_121_7859
    );
  ram_top_periph_ram_contents_ram_20_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0833_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN,
      O => ram_top_periph_ram_contents_ram_20(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN,
      O => ram_top_periph_ram_contents_ram_22(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN,
      O => ram_top_periph_ram_contents_ram_22(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0847_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN,
      O => ram_top_periph_ram_contents_ram_22(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN,
      O => ram_top_periph_ram_contents_ram_28(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0889_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN,
      O => ram_top_periph_ram_contents_ram_28(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0889_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"0000000000000080"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR0 => RAM_Addr(4),
      ADR4 => RAM_Addr(1),
      ADR2 => RAM_Addr(2),
      ADR5 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      O => ram_top_periph_ram_n0889_inv
    );
  ram_top_periph_ram_n0840_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"0000000000000080"
    )
    port map (
      ADR0 => RAM_Addr(0),
      ADR1 => RAM_Addr(4),
      ADR4 => RAM_Addr(1),
      ADR2 => RAM_Addr(2),
      ADR3 => RAM_Addr(3),
      ADR5 => RAM_Addr(5),
      O => ram_top_periph_ram_n0840_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT91_F : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      O => RS232_PHY_Internal_memory_BU2_N6
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT911 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"CCCCFF00CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      ADR3 => RS232_PHY_Internal_memory_BU2_N6,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"BFFF4000FFFF0000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FFFFFFFFFFAAFFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count(6),
      ADR0 => RS232_PHY_Transmitter_width_count(4),
      ADR5 => RS232_PHY_Transmitter_width_count(0),
      O => N28
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR0 => RS232_PHY_Transmitter_width_count(5),
      ADR2 => RS232_PHY_Transmitter_width_count(3),
      ADR5 => RS232_PHY_Transmitter_width_count(7),
      ADR1 => RS232_PHY_Transmitter_width_count(2),
      ADR4 => N28,
      ADR3 => RS232_PHY_Transmitter_width_count(1),
      O => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_5,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => RS232_PHY_Transmitter_data_count(1),
      ADR3 => RS232_PHY_Transmitter_data_count(0),
      O => N26
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK,
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_6230,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"70F070F0FFFFF0F0"
    )
    port map (
      ADR0 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      ADR1 => RS232_PHY_Transmitter_data_count(2),
      ADR2 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR3 => N26,
      ADR4 => RS232_PHY_StartTX_6940,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_6230
    );
  RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"8888000088880000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"AAAACCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6944,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6946,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK,
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_5,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"4000000000000000"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_width_count(5),
      ADR3 => RS232_PHY_Transmitter_width_count(3),
      ADR2 => RS232_PHY_Transmitter_width_count(7),
      ADR1 => RS232_PHY_Transmitter_width_count(2),
      ADR5 => RS232_PHY_Transmitter_width_count(1),
      ADR0 => N28,
      O => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o
    );
  dma_top_CurrentState_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"AAAF888DAAAFAAAF"
    )
    port map (
      ADR0 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR4 => controlador_CurrentState_FSM_FFd2_6927,
      ADR1 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => controlador_CurrentState_FSM_FFd3_6928,
      ADR2 => RX_Empty,
      ADR3 => RX_Full,
      O => dma_top_CurrentState_FSM_FFd2_In1_8070
    );
  dma_top_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK,
      I => dma_top_CurrentState_FSM_FFd2_In,
      O => dma_top_CurrentState_FSM_FFd2_6872,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"F3F0330033003300"
    )
    port map (
      ADR0 => '1',
      ADR3 => dma_top_CurrentState_FSM_FFd2_In1_8070,
      ADR1 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR5 => dma_top_data_count(0),
      ADR4 => dma_top_data_count(1),
      ADR2 => dma_top_CurrentState_FSM_FFd1_6873,
      O => dma_top_CurrentState_FSM_FFd2_In
    );
  dma_top_CurrentState_FSM_FFd1_In_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"000000FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd1_6926,
      ADR5 => controlador_CurrentState_FSM_FFd3_6928,
      ADR3 => controlador_CurrentState_FSM_FFd2_6927,
      O => N22
    );
  dma_top_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK,
      I => dma_top_CurrentState_FSM_FFd1_In_6275,
      O => dma_top_CurrentState_FSM_FFd1_6873,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd1_In : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"7F3F3F3F55000000"
    )
    port map (
      ADR1 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      ADR0 => dma_top_CurrentState_FSM_FFd3_6934,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6873,
      ADR3 => dma_top_CurrentState_FSM_FFd2_6872,
      ADR4 => N22,
      O => dma_top_CurrentState_FSM_FFd1_In_6275
    );
  ram_top_periph_ram_n0910_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"4000000000000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      O => ram_top_periph_ram_n0910_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6850,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6852,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op2211 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"0A00000000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => controlador_Reg_instruct(6),
      ADR2 => controlador_Reg_instruct(7),
      ADR5 => alu_comp_FlagZ_6986,
      ADR0 => controlador_Reg_instruct(0),
      ADR4 => controlador_GND_14_o_Reg_instruct_5_equal_13_o1,
      O => controlador_Mmux_ALU_op221
    );
  controlador_Mmux_ALU_op91_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"FF003200FF000200"
    )
    port map (
      ADR3 => controlador_n0461_inv1_7177,
      ADR1 => controlador_Reg_instruct(6),
      ADR2 => controlador_Reg_instruct(7),
      ADR0 => controlador_Reg_instruct_5_GND_14_o_wide_mux_9_OUT_4_Q,
      ADR5 => controlador_Mmux_ALU_op9111,
      ADR4 => controlador_Mmux_ALU_op221,
      O => controlador_Mmux_ALU_op91_7689
    );
  RS232_PHY_Receiver_width_count_4_RS232_PHY_Receiver_width_count_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16,
      O => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51
    );
  RS232_PHY_Receiver_width_count_4_RS232_PHY_Receiver_width_count_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_width_count_2_pack_14,
      O => RS232_PHY_Receiver_width_count(2)
    );
  RS232_PHY_Receiver_width_count_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q,
      O => RS232_PHY_Receiver_width_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT52 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"7FFF000080000000"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR2 => RS232_PHY_Receiver_width_count(0),
      ADR0 => RS232_PHY_Receiver_width_count(1),
      ADR5 => RS232_PHY_Receiver_width_count(4),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q
    );
  RS232_PHY_Receiver_width_count_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q,
      O => RS232_PHY_Receiver_width_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"1333133313331333"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR1 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR5 => '1',
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT511 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"0A005FFF"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR1 => '1',
      ADR2 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      O => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16
    );
  RS232_PHY_Receiver_width_count_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q,
      O => RS232_PHY_Receiver_width_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"7F0080007F008000"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR2 => RS232_PHY_Receiver_width_count(0),
      ADR1 => RS232_PHY_Receiver_width_count(1),
      ADR4 => RS232_PHY_Receiver_width_count(3),
      ADR0 => RS232_PHY_Receiver_width_count(2),
      ADR5 => '1',
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"6A006A00"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR2 => RS232_PHY_Receiver_width_count(0),
      ADR1 => RS232_PHY_Receiver_width_count(1),
      ADR4 => '1',
      ADR0 => RS232_PHY_Receiver_width_count(2),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q
    );
  RS232_PHY_Receiver_width_count_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q,
      O => RS232_PHY_Receiver_width_count_2_pack_14,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_width_count_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q,
      O => RS232_PHY_Receiver_width_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"0027000F27000F00"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR5 => RS232_PHY_Receiver_width_count(1),
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR3 => RS232_PHY_Receiver_width_count(0),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13_RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N30,
      O => N30_0
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"4000000040000000"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_width_count(4),
      ADR0 => RS232_PHY_Receiver_width_count(5),
      ADR4 => RS232_PHY_Receiver_width_count(2),
      ADR1 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      ADR5 => '1',
      O => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT6_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Receiver_width_count(2),
      ADR1 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      O => N30
    );
  RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"000F000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => RS232_PHY_Receiver_width_count(6),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      ADR2 => RS232_PHY_Receiver_width_count(7),
      ADR5 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13,
      O => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o
    );
  RS232_PHY_Receiver_width_count_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q,
      O => RS232_PHY_Receiver_width_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"F0FF00000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR5 => RS232_PHY_Receiver_width_count(7),
      ADR2 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11,
      ADR3 => RS232_PHY_Receiver_width_count(6),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_width_count(5),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      ADR4 => RS232_PHY_Receiver_width_count(0),
      ADR0 => RS232_PHY_Receiver_width_count(1),
      ADR5 => RS232_PHY_Receiver_width_count(4),
      O => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11
    );
  RS232_PHY_Receiver_width_count_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q,
      O => RS232_PHY_Receiver_width_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"200270070000F00F"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR5 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR2 => RS232_PHY_Receiver_width_count(6),
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR3 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11,
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q
    );
  RS232_PHY_Receiver_width_count_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q,
      O => RS232_PHY_Receiver_width_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"A2AAAAAA80808080"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR1 => RS232_PHY_Receiver_width_count(3),
      ADR3 => RS232_PHY_Receiver_width_count(4),
      ADR5 => RS232_PHY_Receiver_width_count(5),
      ADR4 => N30_0,
      ADR2 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13,
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1
    );
  ram_top_gp_ram_n0025_3_ram_top_gp_ram_n0025_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(3),
      O => ram_top_gp_ram_n0025_3_0
    );
  ram_top_gp_ram_Mram_contents_ram4_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_F7_B_6390,
      IB => ram_top_gp_ram_Mram_contents_ram4_F7_A_6391,
      O => ram_top_gp_ram_n0025(3),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram4_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_D_6393,
      IB => ram_top_gp_ram_Mram_contents_ram4_C_6403,
      O => ram_top_gp_ram_Mram_contents_ram4_F7_B_6390,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram4_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_B_6411,
      IB => ram_top_gp_ram_Mram_contents_ram4_A_6419,
      O => ram_top_gp_ram_Mram_contents_ram4_F7_A_6391,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram4_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_D_6393,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1,
      WE2 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_C_6403,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_B_6411,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_A_6419,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1
    );
  ram_top_gp_ram_n0025_2_ram_top_gp_ram_n0025_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(2),
      O => ram_top_gp_ram_n0025_2_0
    );
  ram_top_gp_ram_Mram_contents_ram3_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_F7_B_6427,
      IB => ram_top_gp_ram_Mram_contents_ram3_F7_A_6428,
      O => ram_top_gp_ram_n0025(2),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram3_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_D_6430,
      IB => ram_top_gp_ram_Mram_contents_ram3_C_6440,
      O => ram_top_gp_ram_Mram_contents_ram3_F7_B_6427,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram3_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_B_6448,
      IB => ram_top_gp_ram_Mram_contents_ram3_A_6456,
      O => ram_top_gp_ram_Mram_contents_ram3_F7_A_6428,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram3_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_D_6430,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1,
      WE2 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_C_6440,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_B_6448,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_A_6456,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1
    );
  ram_top_gp_ram_n0025_0_ram_top_gp_ram_n0025_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(0),
      O => ram_top_gp_ram_n0025_0_0
    );
  ram_top_gp_ram_Mram_contents_ram1_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_F7_B_6464,
      IB => ram_top_gp_ram_Mram_contents_ram1_F7_A_6465,
      O => ram_top_gp_ram_n0025(0),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram1_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_D_6467,
      IB => ram_top_gp_ram_Mram_contents_ram1_C_6477,
      O => ram_top_gp_ram_Mram_contents_ram1_F7_B_6464,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram1_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_B_6485,
      IB => ram_top_gp_ram_Mram_contents_ram1_A_6493,
      O => ram_top_gp_ram_Mram_contents_ram1_F7_A_6465,
      SEL => RAM_Addr(6)
    );
  ram_top_gp_ram_Mram_contents_ram1_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_D_6467,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1,
      WE2 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_C_6477,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_B_6485,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_A_6493,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5,
      WE1 => RAM_Addr(6),
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT_O_UNCONNECTED
    );
  rom_comp_n0680_8_rom_comp_n0680_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(8),
      O => rom_comp_n0680_8_0
    );
  rom_comp_Mram_n06808_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y23"
    )
    port map (
      IA => rom_comp_Mram_n06808_f71,
      IB => rom_comp_Mram_n06808_f7_6522,
      O => rom_comp_n0680(8),
      SEL => controlador_prog_count(7)
    );
  rom_comp_Mram_n06808_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y23"
    )
    port map (
      IA => rom_comp_Mram_n068083_6523,
      IB => rom_comp_Mram_n068082_6531,
      O => rom_comp_Mram_n06808_f71,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n06808_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y23"
    )
    port map (
      IA => rom_comp_Mram_n068081_6539,
      IB => rom_comp_Mram_n06808_6547,
      O => rom_comp_Mram_n06808_f7_6522,
      SEL => controlador_prog_count(6)
    );
  rom_comp_Mram_n068083 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"40200800028205C1"
    )
    port map (
      ADR5 => controlador_prog_count(2),
      ADR4 => controlador_prog_count(4),
      ADR0 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(0),
      ADR3 => controlador_prog_count(5),
      ADR1 => controlador_prog_count(1),
      O => rom_comp_Mram_n068083_6523
    );
  rom_comp_Mram_n068082 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"41C880804C120805"
    )
    port map (
      ADR4 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(1),
      ADR3 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(5),
      ADR0 => controlador_prog_count(0),
      ADR5 => controlador_prog_count(4),
      O => rom_comp_Mram_n068082_6531
    );
  rom_comp_Mram_n068081 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"6000887002A80150"
    )
    port map (
      ADR0 => controlador_prog_count(1),
      ADR4 => controlador_prog_count(3),
      ADR5 => controlador_prog_count(5),
      ADR3 => controlador_prog_count(2),
      ADR2 => controlador_prog_count(4),
      ADR1 => controlador_prog_count(0),
      O => rom_comp_Mram_n068081_6539
    );
  rom_comp_Mram_n06808 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"0030000000100001"
    )
    port map (
      ADR3 => controlador_prog_count(2),
      ADR1 => controlador_prog_count(5),
      ADR4 => controlador_prog_count(3),
      ADR2 => controlador_prog_count(1),
      ADR0 => controlador_prog_count(4),
      ADR5 => controlador_prog_count(0),
      O => rom_comp_Mram_n06808_6547
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X14Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6858,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X14Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6860,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N34_pack_8,
      O => N34
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_RS232_PHY_Receiver_CurrentState_FSM_FFd2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_n0066_inv,
      O => RS232_PHY_Receiver_n0066_inv_0
    );
  RS232_PHY_Receiver_Valid_out1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"AA000000AA000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR5 => '1',
      O => RS232_PHY_Valid_out
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Receiver_data_count(0),
      ADR3 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR1 => '1',
      ADR4 => '1',
      O => N34_pack_8
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK,
      I => RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6565,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"7F7F0055FFFF0055"
    )
    port map (
      ADR5 => N34,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR2 => RS232_PHY_Receiver_data_count(2),
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR1 => RS232_PHY_Receiver_data_count(1),
      ADR3 => RS232_PHY_LineRD_in_6916,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6565
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK,
      I => RS232_PHY_Receiver_CurrentState_FSM_FFd1_In,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"BBFF2200BBFF2200"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR1 => RS232_PHY_LineRD_in_6916,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR5 => '1',
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd1_In
    );
  RS232_PHY_Receiver_n0066_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"FFFFAAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6887,
      ADR2 => '1',
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6886,
      ADR3 => '1',
      O => RS232_PHY_Receiver_n0066_inv
    );
  RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y7",
      INIT => X"FFFFCCCCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_width_count(6),
      ADR4 => RS232_PHY_Receiver_width_count(0),
      ADR5 => RS232_PHY_Receiver_width_count(1),
      O => N32
    );
  RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y7",
      INIT => X"0000080000000000"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_width_count(5),
      ADR2 => RS232_PHY_Receiver_width_count(4),
      ADR4 => N32,
      ADR3 => RS232_PHY_Receiver_width_count(7),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR5 => RS232_PHY_Receiver_width_count(3),
      O => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o
    );
  RS232_PHY_Shift_i_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_0_CLK,
      I => RS232_PHY_Shift_Result(0),
      O => RS232_PHY_Shift_i(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mcount_i_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Shift_i(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Shift_Result(0)
    );
  ram_top_periph_ram_contents_ram_30_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN,
      O => ram_top_periph_ram_contents_ram_30(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN,
      O => ram_top_periph_ram_contents_ram_30(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN,
      O => ram_top_periph_ram_contents_ram_30(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0903_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN,
      O => ram_top_periph_ram_contents_ram_30(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  ram_top_periph_ram_n0903_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"0008000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(5),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(4),
      ADR5 => RAM_Addr(1),
      O => ram_top_periph_ram_n0903_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(9),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"0000800000008000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT71 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"CCCC6CCC"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"3F3F3F3FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT811 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FFFFFFFF3FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_8075
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FF807780FF807780"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_8075,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR4 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_6652
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_6652,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FF7F0080FFFF0000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FFFF3F3FFFFF3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"CCCC3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FF007788FF00FF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q
    );
  RS232_PHY_Transmitter_data_count_2_RS232_PHY_Transmitter_data_count_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_data_count_1_pack_3,
      O => RS232_PHY_Transmitter_data_count(1)
    );
  RS232_PHY_Transmitter_data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count2,
      O => RS232_PHY_Transmitter_data_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"7777888877778888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => RS232_PHY_Transmitter_data_count(0),
      ADR4 => RS232_PHY_Transmitter_data_count(2),
      ADR1 => RS232_PHY_Transmitter_data_count(1),
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_data_count2
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"66666666"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => RS232_PHY_Transmitter_data_count(0),
      ADR3 => '1',
      ADR1 => RS232_PHY_Transmitter_data_count(1),
      O => RS232_PHY_Transmitter_Mcount_data_count1
    );
  RS232_PHY_Transmitter_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count1,
      O => RS232_PHY_Transmitter_data_count_1_pack_3,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count,
      O => RS232_PHY_Transmitter_data_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Transmitter_data_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Transmitter_Mcount_data_count
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X15Y24",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6859,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_11_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"4444444444444444"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6859,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6860,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6858,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6859,
      ADR2 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"F0F03CF0F0F03CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"AAAA6AAA"
    )
    port map (
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"AAAAAAAA55555555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_N4_pack_8,
      O => RS232_PHY_Internal_memory_BU2_N4
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT91_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_N2
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT101_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"55FFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => RS232_PHY_Internal_memory_BU2_N4_pack_8
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"FFFF0000BFFF4000"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      ADR5 => RS232_PHY_Internal_memory_BU2_N2,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"FFFFBFFF00004000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      ADR0 => RS232_PHY_Internal_memory_BU2_N4,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q

    );
  NlwBufferBlock_controlador_prog_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_3_CLK
    );
  NlwBufferBlock_controlador_prog_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_2_CLK
    );
  NlwBufferBlock_controlador_prog_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_1_CLK
    );
  NlwBufferBlock_controlador_prog_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_0_CLK
    );
  NlwBufferBlock_controlador_prog_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_7_CLK
    );
  NlwBufferBlock_controlador_prog_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_6_CLK
    );
  NlwBufferBlock_controlador_prog_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_5_CLK
    );
  NlwBufferBlock_controlador_prog_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_4_CLK
    );
  NlwBufferBlock_controlador_prog_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_11_CLK
    );
  NlwBufferBlock_controlador_prog_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_10_CLK
    );
  NlwBufferBlock_controlador_prog_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_9_CLK
    );
  NlwBufferBlock_controlador_prog_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_8_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_2_CLK
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(1),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(2),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_2_Q
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(3),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_cy_3_DI_3_Q
    );
  NlwBufferBlock_alu_comp_reg_acc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_0_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_6_CLK
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(4),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_0_Q
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(5),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_reg_acc_tmp_rs_A(6),
      O => NlwBufferSignal_alu_comp_Mmux_reg_acc_tmp_rs_xor_7_DI_2_Q
    );
  NlwBufferBlock_alu_comp_reg_acc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_acc_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK
    );
  NlwBufferBlock_switches_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(0),
      O => NlwBufferSignal_switches_0_OBUF_I
    );
  NlwBufferBlock_switches_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(1),
      O => NlwBufferSignal_switches_1_OBUF_I
    );
  NlwBufferBlock_switches_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(2),
      O => NlwBufferSignal_switches_2_OBUF_I
    );
  NlwBufferBlock_switches_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(3),
      O => NlwBufferSignal_switches_3_OBUF_I
    );
  NlwBufferBlock_switches_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(4),
      O => NlwBufferSignal_switches_4_OBUF_I
    );
  NlwBufferBlock_switches_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(5),
      O => NlwBufferSignal_switches_5_OBUF_I
    );
  NlwBufferBlock_switches_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(6),
      O => NlwBufferSignal_switches_6_OBUF_I
    );
  NlwBufferBlock_switches_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(7),
      O => NlwBufferSignal_switches_7_OBUF_I
    );
  NlwBufferBlock_Temp_H_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h_0_0,
      O => NlwBufferSignal_Temp_H_0_OBUF_I
    );
  NlwBufferBlock_Temp_H_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(1),
      O => NlwBufferSignal_Temp_H_1_OBUF_I
    );
  NlwBufferBlock_Temp_H_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(2),
      O => NlwBufferSignal_Temp_H_2_OBUF_I
    );
  NlwBufferBlock_Temp_H_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(3),
      O => NlwBufferSignal_Temp_H_3_OBUF_I
    );
  NlwBufferBlock_Temp_H_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h_4_0,
      O => NlwBufferSignal_Temp_H_4_OBUF_I
    );
  NlwBufferBlock_Temp_H_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h(5),
      O => NlwBufferSignal_Temp_H_5_OBUF_I
    );
  NlwBufferBlock_Temp_H_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_h_6_0,
      O => NlwBufferSignal_Temp_H_6_OBUF_I
    );
  NlwBufferBlock_Temp_L_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l_0_0,
      O => NlwBufferSignal_Temp_L_0_OBUF_I
    );
  NlwBufferBlock_Temp_L_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(1),
      O => NlwBufferSignal_Temp_L_1_OBUF_I
    );
  NlwBufferBlock_Temp_L_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(2),
      O => NlwBufferSignal_Temp_L_2_OBUF_I
    );
  NlwBufferBlock_Temp_L_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(3),
      O => NlwBufferSignal_Temp_L_3_OBUF_I
    );
  NlwBufferBlock_Temp_L_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l_4_0,
      O => NlwBufferSignal_Temp_L_4_OBUF_I
    );
  NlwBufferBlock_Temp_L_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l(5),
      O => NlwBufferSignal_Temp_L_5_OBUF_I
    );
  NlwBufferBlock_Temp_L_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_temp_l_6_0,
      O => NlwBufferSignal_Temp_L_6_OBUF_I
    );
  NlwBufferBlock_RS232_TX_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_TX_OBUF_6942,
      O => NlwBufferSignal_RS232_TX_OBUF_I
    );
  NlwBufferBlock_Clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_Clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_6_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(6),
      O => NlwBufferSignal_alu_comp_Index_reg_reg_6_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_7_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN
    );
  NlwBufferBlock_alu_comp_reg_a_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(7),
      O => NlwBufferSignal_alu_comp_reg_a_7_IN
    );
  NlwBufferBlock_alu_comp_reg_a_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_6_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(4),
      O => NlwBufferSignal_alu_comp_reg_a_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_l_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_l_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_7_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(7),
      O => NlwBufferSignal_alu_comp_Index_Reg_7_IN
    );
  NlwBufferBlock_alu_comp_Index_Reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_6_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(6),
      O => NlwBufferSignal_alu_comp_Index_Reg_6_IN
    );
  NlwBufferBlock_alu_comp_Index_Reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_5_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_5_IN
    );
  NlwBufferBlock_alu_comp_Index_Reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_4_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(4),
      O => NlwBufferSignal_alu_comp_Index_Reg_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(7),
      O => NlwBufferSignal_alu_comp_reg_b_7_IN
    );
  NlwBufferBlock_alu_comp_reg_b_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_6_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(6),
      O => NlwBufferSignal_alu_comp_reg_b_6_IN
    );
  NlwBufferBlock_alu_comp_reg_b_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(5),
      O => NlwBufferSignal_alu_comp_reg_b_5_IN
    );
  NlwBufferBlock_alu_comp_reg_b_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(4),
      O => NlwBufferSignal_alu_comp_reg_b_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_temp_h_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_temp_h_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN
    );
  NlwBufferBlock_controlador_Reg_operand_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_2_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_1_CLK
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(0),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(1),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(2),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(3),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_controlador_Reg_operand_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_0_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(0),
      O => NlwBufferSignal_controlador_Reg_operand_0_IN
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(4),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(5),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg(6),
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_32_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_alu_comp_Index_Reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_1_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_3_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(3),
      O => NlwBufferSignal_alu_comp_Index_Reg_3_IN
    );
  NlwBufferBlock_alu_comp_Index_Reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_0_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_Reg_2_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(2),
      O => NlwBufferSignal_alu_comp_Index_Reg_2_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_2_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_1_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(1),
      O => NlwBufferSignal_alu_comp_Index_reg_reg_1_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_0_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(0),
      O => NlwBufferSignal_alu_comp_Index_reg_reg_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN
    );
  NlwBufferBlock_dma_top_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_data_count_1_CLK
    );
  NlwBufferBlock_dma_top_data_count_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => dma_top_data_count_tmp(1),
      O => NlwBufferSignal_dma_top_data_count_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_4_CLK
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_reg_tmp(4),
      O => NlwBufferSignal_alu_comp_Index_reg_reg_4_IN
    );
  NlwBufferBlock_alu_comp_Index_reg_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_Index_reg_reg_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN
    );
  NlwBufferBlock_dma_top_data_count_1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_data_count_1_1_CLK
    );
  NlwBufferBlock_dma_top_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_data_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_5_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(5),
      O => NlwBufferSignal_controlador_Reg_instruct_5_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_3_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(3),
      O => NlwBufferSignal_controlador_Reg_instruct_3_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_7_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_FSM_FFd1_In,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_1_IN
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_FSM_FFd1_In,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN
    );
  NlwBufferBlock_alu_comp_FlagZ_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_FlagZ_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(3),
      O => NlwBufferSignal_alu_comp_reg_b_3_IN
    );
  NlwBufferBlock_alu_comp_reg_b_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_2_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(2),
      O => NlwBufferSignal_alu_comp_reg_b_2_IN
    );
  NlwBufferBlock_alu_comp_reg_b_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(1),
      O => NlwBufferSignal_alu_comp_reg_b_1_IN
    );
  NlwBufferBlock_alu_comp_reg_b_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_b_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Ack_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Ack_in_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_0_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(0),
      O => NlwBufferSignal_controlador_Reg_instruct_0_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_2_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(2),
      O => NlwBufferSignal_controlador_Reg_instruct_2_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_5_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_5_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_5_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(5),
      O => NlwBufferSignal_controlador_Reg_instruct_5_1_IN
    );
  NlwBufferBlock_controlador_Reg_operand_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_3_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(3),
      O => NlwBufferSignal_controlador_Reg_operand_3_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(1),
      O => NlwBufferSignal_controlador_Reg_instruct_1_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_2_2_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_2_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(2),
      O => NlwBufferSignal_controlador_Reg_instruct_2_2_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_2_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(2),
      O => NlwBufferSignal_controlador_Reg_instruct_2_1_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_0_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_instruct_4_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(4),
      O => NlwBufferSignal_controlador_Reg_instruct_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN
    );
  NlwBufferBlock_alu_comp_reg_a_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_2_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(2),
      O => NlwBufferSignal_alu_comp_reg_a_2_IN
    );
  NlwBufferBlock_alu_comp_reg_a_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_alu_comp_reg_a_0_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0176(0),
      O => NlwBufferSignal_alu_comp_reg_a_0_IN
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_CLK
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_0,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN
    );
  NlwBufferBlock_RS232_PHY_StartTX_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_StartTX_CLK
    );
  NlwBufferBlock_RS232_PHY_StartTX_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      O => NlwBufferSignal_RS232_PHY_StartTX_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_i_IN
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN
    );
  NlwBufferBlock_controlador_Reg_operand_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_7_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(7),
      O => NlwBufferSignal_controlador_Reg_operand_7_IN
    );
  NlwBufferBlock_controlador_Reg_operand_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_6_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(6),
      O => NlwBufferSignal_controlador_Reg_operand_6_IN
    );
  NlwBufferBlock_controlador_Reg_operand_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_5_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(5),
      O => NlwBufferSignal_controlador_Reg_operand_5_IN
    );
  NlwBufferBlock_controlador_Reg_operand_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_Reg_operand_4_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(4),
      O => NlwBufferSignal_controlador_Reg_operand_4_IN
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_23(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_22(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_21(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_20(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_4_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_7175,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_8063,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_19(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_18(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_17(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6852,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6851,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6860,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6859,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK
    );
  NlwBlock_PICtop_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_PICtop_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

