Start time: 14:47:56 on Dec 23,2025
qverilog task_test.sv 
-- Compiling module test

Top level modules:
	test
# vsim -lib work work.test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test(fast)
# run -all
# fibo[0]=0
# fibo[1]=1
# fibo[2]=1
# fibo[3]=2
# fibo[4]=3
# fibo[5]=5
# fibo[6]=8
# fibo[7]=13
# fibo[8]=21
# fibo[9]=34
# fibo[10]=55
# fibo[11]=89
# fibo[12]=144
# fibo[13]=233
# fibo[14]=377
# fibo[15]=610
# fibo[16]=987
# fibo[17]=1597
# fibo[18]=2584
# fibo[19]=4181
# fibo[20]=6765
# fibo[21]=10946
# fibo[22]=17711
# fibo[23]=28657
# fibo[24]=46368
# fibo[25]=75025
#  quit -f
# End time: 14:47:59 on Dec 23,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
