chdl_compile.coffee --autoClock ./assign/assign_cond.chdl --output=test_result/assign_cond
chdl_compile.coffee --autoClock ./assign/assign_in_always.chdl --output=test_result/assign_in_always
chdl_compile.coffee --autoClock ./assign/assign_in_function.chdl --output=test_result/assign_in_function
chdl_compile.coffee --autoClock ./assign/assign_simple.chdl --output=test_result/assign_simple
chdl_compile.coffee --autoClock ./channel/channel_bind_extend.chdl --output=test_result/channel_bind_extend
chdl_compile.coffee --autoClock ./channel/channel_bind_port_map.chdl --output=test_result/channel_bind_port_map
chdl_compile.coffee --autoClock ./channel/channel_bind_port.chdl --output=test_result/channel_bind_port
chdl_compile.coffee --autoClock ./channel/channel_complex.chdl --output=test_result/channel_complex
chdl_compile.coffee --autoClock ./channel/channel_connect.chdl --output=test_result/channel_connect
chdl_compile.coffee --autoClock ./channel/channel_drag.chdl --output=test_result/channel_drag
chdl_compile.coffee --autoClock ./channel/channel_getwire.chdl --output=test_result/channel_getwire
chdl_compile.coffee --autoClock ./clock/default_clock.chdl --output=test_result/default_clock
chdl_compile.coffee --autoClock ./clock/disable_auto_clock.chdl --output=test_result/disable_auto_clock
chdl_compile.coffee --autoClock ./clock/specify_clock.chdl --output=test_result/specify_clock
chdl_compile.coffee --autoClock ./control/branch_test.chdl --output=test_result/branch_test
chdl_compile.coffee --autoClock ./data_type/const_data.chdl --output=test_result/const_data
chdl_compile.coffee --autoClock ./data_type/data_array.chdl --output=test_result/data_array
chdl_compile.coffee --autoClock ./data_type/data_map.chdl --output=test_result/data_map
chdl_compile.coffee --autoClock ./data_type/vec_simple.chdl --output=test_result/vec_simple
chdl_compile.coffee --autoClock ./express/expr_simple.chdl --output=test_result/expr_simple
chdl_compile.coffee --autoClock ./function/func_test.chdl --output=test_result/func_test
chdl_compile.coffee --autoClock ./integration/hub_simple.chdl --output=test_result/hub_simple
chdl_compile.coffee --autoClock ./integration/import_simple.chdl --output=test_result/import_simple
chdl_compile.coffee --autoClock ./integration/verilogParameter.chdl --output=test_result/verilogParameter
chdl_compile.coffee --autoClock ./pipeline/pipe_test.chdl --output=test_result/pipe_test
chdl_compile.coffee --autoClock ./port/port_array.chdl --output=test_result/port_array
chdl_compile.coffee --autoClock ./port/port_complex.chdl --output=test_result/port_complex
chdl_compile.coffee --autoClock ./port/port_map.chdl --output=test_result/port_map
chdl_compile.coffee --autoClock ./port/port_simple.chdl --output=test_result/port_simple
chdl_compile.coffee --autoClock ./port/port_slice.chdl --output=test_result/port_slice
chdl_compile.coffee --autoClock ./reg/reg_array.chdl --output=test_result/reg_array
chdl_compile.coffee --autoClock ./reg/reg_complex.chdl --output=test_result/reg_complex
chdl_compile.coffee --autoClock ./reg/reg_enable.chdl --output=test_result/reg_enable
chdl_compile.coffee --autoClock ./reg/reg_map.chdl --output=test_result/reg_map
chdl_compile.coffee --autoClock ./reg/reg_simple.chdl --output=test_result/reg_simple
chdl_compile.coffee --autoClock ./reg/reg_state.chdl --output=test_result/reg_state
chdl_compile.coffee --autoClock ./wire/wire_array.chdl --output=test_result/wire_array
chdl_compile.coffee --autoClock ./wire/wire_complex.chdl --output=test_result/wire_complex
chdl_compile.coffee --autoClock ./wire/wire_map.chdl --output=test_result/wire_map
chdl_compile.coffee --autoClock ./wire/wire_simple.chdl --output=test_result/wire_simple
echo "========================================="
echo "generate verilog code in ./test_result"
echo "========================================="
