[{"DBLP title": "Interpolation-sequence based model checking.", "DBLP authors": ["Yakir Vizel", "Orna Grumberg"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351148", "OA papers": [{"PaperId": "https://openalex.org/W2139720682", "PaperTitle": "Interpolation-sequence based model checking", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Yakir Vizel", "Orna Grumberg"]}]}, {"DBLP title": "Structure-aware computation of predicate abstraction.", "DBLP authors": ["Alessandro Cimatti", "Jori Dubrovin", "Tommi A. Junttila", "Marco Roveri"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351149", "OA papers": [{"PaperId": "https://openalex.org/W2158277132", "PaperTitle": "Structure-aware computation of predicate abstraction", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"FBK-irst, Embedded Systems Unit, Via Sommarive 18, I-38123 Povo, Trento, Italy": 2.0, "Helsinki University of Technology TKK, P.O. Box 5400, FI-02015 TKK, Finland": 2.0}, "Authors": ["Alessandro Cimatti", "Jori Dubrovin", "Tommi Junttila", "Marco Roveri"]}]}, {"DBLP title": "Enhanced verification by temporal decomposition.", "DBLP authors": ["Michael L. Case", "Hari Mony", "Jason Baumgartner", "Robert Kanzelman"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351146", "OA papers": [{"PaperId": "https://openalex.org/W2033727283", "PaperTitle": "Enhanced verification by temporal decomposition", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 4.0}, "Authors": ["Michael Case", "Hari Mony", "Jason R. Baumgartner", "Robert L. Kanzelman"]}]}, {"DBLP title": "Software model checking via large-block encoding.", "DBLP authors": ["Dirk Beyer", "Alessandro Cimatti", "Alberto Griggio", "M. Erkan Keremoglu", "Roberto Sebastiani"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351147", "OA papers": [{"PaperId": "https://openalex.org/W2120484044", "PaperTitle": "Software model checking via large-block encoding", "Year": 2009, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"Simon Fraser University": 2.5, "FBK-irst, Trento": 1.0, "University of Trento": 1.5}, "Authors": ["Dirk Beyer", "Alessandro Cimatti", "Alberto Griggio", "M. Erkan Keremoglu", "Roberto Sebastiani"]}]}, {"DBLP title": "Verification of recursive methods on tree-like data structures.", "DBLP authors": ["Jyotirmoy V. Deshmukh", "E. Allen Emerson"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351144", "OA papers": [{"PaperId": "https://openalex.org/W2129830933", "PaperTitle": "Verification of recursive methods on tree-like data structures", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Jyotirmoy V. Deshmukh", "E. Allen Emerson"]}]}, {"DBLP title": "MCC: A runtime verification tool for MCAPI user applications.", "DBLP authors": ["Subodh Sharma", "Ganesh Gopalakrishnan", "Eric Mercer", "Jim Holt"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351145", "OA papers": [{"PaperId": "https://openalex.org/W2138966782", "PaperTitle": "MCC: A runtime verification tool for MCAPI user applications", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Utah": 2.0, "Brigham Young University": 1.0, "Networking and Multimedia Group, Freescale Semiconductor, Inc., 7700 West Parmer Lane, MD:PL51, Austin, TX 78749": 1.0}, "Authors": ["Subodh Sharma", "Ganesh Gopalakrishnan", "Eric Mercer", "J. Holt"]}]}, {"DBLP title": "Generalized, efficient array decision procedures.", "DBLP authors": ["Leonardo Mendon\u00e7a de Moura", "Nikolaj S. Bj\u00f8rner"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351142", "OA papers": [{"PaperId": "https://openalex.org/W2115134174", "PaperTitle": "Generalized, efficient array decision procedures", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"Microsoft (United States)": 2.0}, "Authors": ["Leonardo de Moura", "Nikolaj Bj\u00f8rner"]}]}, {"DBLP title": "Decision diagrams for linear arithmetic.", "DBLP authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351143", "OA papers": [{"PaperId": "https://openalex.org/W2122719199", "PaperTitle": "Decision diagrams for linear arithmetic", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"[SEI, CMU]": 2.0, "Technion": 1.0}, "Authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"]}]}, {"DBLP title": "Efficient decision procedure for non-linear arithmetic constraints using CORDIC.", "DBLP authors": ["Malay K. Ganai", "Franjo Ivancic"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351140", "OA papers": [{"PaperId": "https://openalex.org/W2152690351", "PaperTitle": "Efficient decision procedure for non-linear arithmetic constraints using CORDIC", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"NEC (United States)": 1.0, "Princeton, NJ, USA.": 1.0}, "Authors": ["Malay K. Ganai", "Franjo Ivancic"]}]}, {"DBLP title": "Mixed abstractions for floating-point arithmetic.", "DBLP authors": ["Angelo Brillout", "Daniel Kroening", "Thomas Wahl"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351141", "OA papers": [{"PaperId": "https://openalex.org/W2098156778", "PaperTitle": "Mixed abstractions for floating-point arithmetic", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Systems Research Institute": 0.5, "ETH Zurich": 0.5, "University of Oxford": 2.0}, "Authors": ["Angelo Brillout", "Daniel Kroening", "Thomas I. Wahl"]}]}, {"DBLP title": "Safety first: A two-stage algorithm for LTL games.", "DBLP authors": ["Saqib Sohail", "Fabio Somenzi"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351138", "OA papers": [{"PaperId": "https://openalex.org/W2157839056", "PaperTitle": "Safety first: A two-stage algorithm for LTL games", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"UNIVERSITY OF COLORADO AT BOULDER": 2.0}, "Authors": ["Saqib Sohail", "Fabio Somenzi"]}]}, {"DBLP title": "Synthesizing robust systems.", "DBLP authors": ["Roderick Bloem", "Karin Greimel", "Thomas A. Henzinger", "Barbara Jobstmann"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351139", "OA papers": [{"PaperId": "https://openalex.org/W2073788194", "PaperTitle": "Synthesizing robust systems", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Graz University of Technology": 2.0, "Swiss Epilepsy Center": 2.0}, "Authors": ["Roderick Bloem", "Karin Greimel", "Thomas A. Henzinger", "Barbara Jobstmann"]}]}, {"DBLP title": "Formal verification of analog designs using MetiTarski.", "DBLP authors": ["William Denman", "Behzad Akbarpour", "Sofi\u00e8ne Tahar", "Mohamed H. Zaki", "Lawrence C. Paulson"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351136", "OA papers": [{"PaperId": "https://openalex.org/W2153160343", "PaperTitle": "Formal verification of analog designs using MetiTarski", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Concordia University": 3.0, "University of British Columbia": 1.0, "University of Cambridge": 1.0}, "Authors": ["William Denman", "Behzad Akbarpour", "Sofi\u00e8ne Tahar", "Mohamed H. Zaki", "Lawrence C. Paulson"]}]}, {"DBLP title": "Formal verification of correctness and performance of random priority-based arbiters.", "DBLP authors": ["Krishnan Kailas", "Viresh Paruthi", "Brian Monwai"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351137", "OA papers": [{"PaperId": "https://openalex.org/W2119599393", "PaperTitle": "Formal verification of correctness and performance of random priority-based arbiters", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "IBM Systems & Technology Group, Austin, TX#TAB#": 2.0}, "Authors": ["Krishnan K. Kailas", "Viresh Paruthi", "Brian Chan Monwai"]}]}, {"DBLP title": "Assume-guarantee validation for STE properties within an SVA environment.", "DBLP authors": ["Zurab Khasidashvili", "Gavriel Gavrielov", "Tom Melham"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351133", "OA papers": [{"PaperId": "https://openalex.org/W2112739614", "PaperTitle": "Assume-guarantee validation for STE properties within an SVA environment", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (Israel)": 2.0, "University of Oxford": 1.0}, "Authors": ["Zurab Khasidashvili", "Gavriel Gavrielov", "Tom Melham"]}]}, {"DBLP title": "Data mining based decomposition for assume-guarantee reasoning.", "DBLP authors": ["He Zhu", "Fei He", "William N. N. Hung", "Xiaoyu Song", "Ming Gu"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351134", "OA papers": [{"PaperId": "https://openalex.org/W2124231388", "PaperTitle": "Data mining based decomposition for assume-guarantee reasoning", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 3.0, "Synopsys (United States)": 1.0, "Portland State University": 1.0}, "Authors": ["He Zhu", "Fei He", "William N. N. Hung", "Xiaoyu Song", "Ming Gu"]}]}, {"DBLP title": "Scalable conditional equivalence checking: An automated invariant-generation based approach.", "DBLP authors": ["Jason Baumgartner", "Hari Mony", "Michael L. Case", "Jun Sawada", "Karen Yorav"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351131", "OA papers": [{"PaperId": "https://openalex.org/W2109744329", "PaperTitle": "Scalable conditional equivalence checking: An automated invariant-generation based approach", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 3.0, "IBM Research - Austin": 1.0, "IBM Research - Haifa": 1.0}, "Authors": ["Jason R. Baumgartner", "Hari Mony", "Michael Case", "Jun-ichi Sawada", "Karen Yorav"]}]}, {"DBLP title": "Verifying equivalence of memories using a first order logic theorem prover.", "DBLP authors": ["Zurab Khasidashvili", "Mahmoud Kinanah", "Andrei Voronkov"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351132", "OA papers": [{"PaperId": "https://openalex.org/W2160719024", "PaperTitle": "Verifying equivalence of memories using a first order logic theorem prover", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (Israel)": 2.0, "University of Manchester": 1.0}, "Authors": ["Zurab Khasidashvili", "Mahmoud Kinanah", "Andrei Voronkov"]}]}, {"DBLP title": "A compositional theory for post-reboot observational equivalence checking of hardware.", "DBLP authors": ["Zurab Khasidashvili", "Daher Kaiss", "Doron Bustan"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351129", "OA papers": [{"PaperId": "https://openalex.org/W2108120135", "PaperTitle": "A compositional theory for post-reboot observational equivalence checking of hardware", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Intel (Israel)": 3.0}, "Authors": ["Zurab Khasidashvili", "Daher Kaiss", "Doron Bustan"]}]}, {"DBLP title": "Scaling VLSI design debugging with interpolation.", "DBLP authors": ["Brian Keng", "Andreas G. Veneris"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351130", "OA papers": [{"PaperId": "https://openalex.org/W2151387544", "PaperTitle": "Scaling VLSI design debugging with interpolation", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 1.0, "University of Toronto, Toronto, ON, CA": 1.0}, "Authors": ["Brian Keng", "Andreas Veneris"]}]}, {"DBLP title": "Debugging formal specifications using simple counterstrategies.", "DBLP authors": ["Robert K\u00f6nighofer", "Georg Hofferek", "Roderick Bloem"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351127", "OA papers": [{"PaperId": "https://openalex.org/W2152924401", "PaperTitle": "Debugging formal specifications using simple counterstrategies", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Institute for Applied Information Processing and Communications IAIK, Graz University of Technology, Austria": 3.0}, "Authors": ["Robert K\u00f6nighofer", "Georg Hofferek", "Roderick Bloem"]}]}, {"DBLP title": "Connecting pre-silicon and post-silicon verification.", "DBLP authors": ["Sandip Ray", "Warren A. Hunt Jr."], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351128", "OA papers": [{"PaperId": "https://openalex.org/W2169617819", "PaperTitle": "Connecting pre-silicon and post-silicon verification", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Sandip Ray", "Warren A. Hunt"]}]}, {"DBLP title": "A verified platform for a gate-level electronic control unit.", "DBLP authors": ["Sergey Tverdyshev"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351125", "OA papers": [{"PaperId": "https://openalex.org/W2127958213", "PaperTitle": "A verified platform for a gate-level electronic control unit", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Saarland University": 1.0}, "Authors": ["Sergey Tverdyshev"]}]}, {"DBLP title": "Protocol verification using flows: An industrial experience.", "DBLP authors": ["John W. O'Leary", "Murali Talupur", "Mark R. Tuttle"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351126", "OA papers": [{"PaperId": "https://openalex.org/W2166423938", "PaperTitle": "Protocol verification using flows: An industrial experience", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["John J. O'Leary", "Muralidhar Talupur", "Mark S. Tuttle"]}]}, {"DBLP title": "Industrial strength refinement checking.", "DBLP authors": ["Jesse D. Bingham", "John Erickson", "Gaurav Singh", "Flemming Andersen"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351123", "OA papers": [{"PaperId": "https://openalex.org/W2109217033", "PaperTitle": "Industrial strength refinement checking", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Jesse Bingham", "John E. Erickson", "Gaurav Singh", "Flemming L. Andersen"]}]}, {"DBLP title": "Towards a formally verified network-on-chip.", "DBLP authors": ["Tom van den Broek", "Julien Schmaltz"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351124", "OA papers": [{"PaperId": "https://openalex.org/W2128939182", "PaperTitle": "Towards a formally verified network-on-chip", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Radboud University Nijmegen": 2.0}, "Authors": ["Tom van den Broek", "Julien Schmaltz"]}]}, {"DBLP title": "Hardware/software co-verification of cryptographic algorithms using Cryptol.", "DBLP authors": ["Levent Erk\u00f6k", "Magnus Carlsson", "Adam Wick"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351121", "OA papers": [{"PaperId": "https://openalex.org/W2105506683", "PaperTitle": "Hardware/software co-verification of cryptographic algorithms using Cryptol", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Galois (United States)": 3.0}, "Authors": ["Levent Erkok", "Magnus Carlsson", "Adam Wick"]}]}, {"DBLP title": "Retiming and resynthesis with sweep are complete for sequential transformation.", "DBLP authors": ["Hai Zhou"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351122", "OA papers": [{"PaperId": "https://openalex.org/W2146978165", "PaperTitle": "Retiming and resynthesis with sweep are complete for sequential transformation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 1.0}, "Authors": ["Hai Zhou"]}]}, {"DBLP title": "SAT-based synthesis of clock gating functions using 3-valued abstraction.", "DBLP authors": ["Eli Arbel", "Oleg Rokhlenko", "Karen Yorav"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351118", "OA papers": [{"PaperId": "https://openalex.org/W2152849223", "PaperTitle": "SAT-based synthesis of clock gating functions using 3-valued abstraction", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Haifa": 3.0}, "Authors": ["Eli Arbel", "Oleg Rokhlenko", "Karen Yorav"]}]}, {"DBLP title": "Finding heap-bounds for hardware synthesis.", "DBLP authors": ["Byron Cook", "Ashutosh Gupta", "Stephen Magill", "Andrey Rybalchenko", "Jir\u00ed Simsa", "Satnam Singh", "Viktor Vafeiadis"], "year": 2009, "doi": "https://doi.org/10.1109/FMCAD.2009.5351120", "OA papers": [{"PaperId": "https://openalex.org/W2107698458", "PaperTitle": "Finding heap-bounds for hardware synthesis", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"MSR#TAB#": 3.0, "MPI-SWS": 2.0, "CMU": 2.0}, "Authors": ["Benjamin I. Cook", "Anik Gupta", "S. Magill", "Andrey Rybalchenko", "J. Simsa", "S. K. Singh", "Viktor Vafeiadis"]}]}]