Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx-Vitis/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8a298aa2e4a04268b1fb9d2a493aa941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot bench2_func_synth xil_defaultlib.bench2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'trap_filter_2' does not have a parameter named L [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 14 for port 'new_data' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v:45]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 15 for port 'filtered_data' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.trap_filter_2
Compiling module xil_defaultlib.bench2
Compiling module xil_defaultlib.glbl
Built simulation snapshot bench2_func_synth
