{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:17:58 2022 " "Info: Processing started: Tue Nov 29 23:17:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[0\] " "Info: Assuming node \"in_slave\[0\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[1\] " "Info: Assuming node \"in_slave\[1\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[2\] " "Info: Assuming node \"in_slave\[2\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst7 " "Info: Detected gated clock \"arbitrator:inst8\|inst7\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 112 648 712 160 "inst7" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst5 " "Info: Detected gated clock \"arbitrator:inst8\|inst5\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 48 648 712 96 "inst5" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst3 " "Info: Detected gated clock \"arbitrator:inst8\|inst3\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { -16 648 712 32 "inst3" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register arbitrator:inst8\|inst12 register arbitrator:inst8\|inst35 387.6 MHz 2.58 ns Internal " "Info: Clock \"clk\" has Internal fmax of 387.6 MHz between source register \"arbitrator:inst8\|inst12\" and destination register \"arbitrator:inst8\|inst35\" (period= 2.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns arbitrator:inst8\|inst12 1 REG LCFF_X19_Y7_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst12'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbitrator:inst8|inst12 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.268 ns arbitrator:inst8\|inst32 2 COMB LCCOMB_X19_Y7_N20 4 " "Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 4; COMB Node = 'arbitrator:inst8\|inst32'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { arbitrator:inst8|inst12 arbitrator:inst8|inst32 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 664 232 296 712 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.053 ns) 1.614 ns arbitrator:inst8\|in\[1\]~2 3 COMB LCCOMB_X13_Y13_N0 1 " "Info: 3: + IC(1.293 ns) + CELL(0.053 ns) = 1.614 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 1; COMB Node = 'arbitrator:inst8\|in\[1\]~2'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.769 ns arbitrator:inst8\|inst35 4 REG LCFF_X13_Y13_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.769 ns; Loc. = LCFF_X13_Y13_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 14.75 % ) " "Info: Total cell delay = 0.261 ns ( 14.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.508 ns ( 85.25 % ) " "Info: Total interconnect delay = 1.508 ns ( 85.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { arbitrator:inst8|inst12 arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { arbitrator:inst8|inst12 {} arbitrator:inst8|inst32 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.215ns 1.293ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.627 ns - Smallest " "Info: - Smallest clock skew is -0.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.340 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.143 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y23_N5 11 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.143 ns; Loc. = LCFF_X18_Y23_N5; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.225 ns) 3.723 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N12 1 " "Info: 3: + IC(0.355 ns) + CELL(0.225 ns) = 3.723 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.000 ns) 5.075 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.352 ns) + CELL(0.000 ns) = 5.075 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 6.340 ns arbitrator:inst8\|inst35 5 REG LCFF_X13_Y13_N1 4 " "Info: 5: + IC(0.647 ns) + CELL(0.618 ns) = 6.340 ns; Loc. = LCFF_X13_Y13_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 37.29 % ) " "Info: Total cell delay = 2.364 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 62.71 % ) " "Info: Total interconnect delay = 3.976 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 1.622ns 0.355ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.967 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.143 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y23_N1 12 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.143 ns; Loc. = LCFF_X18_Y23_N1; Fanout = 12; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.228 ns) 3.656 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 3 COMB LCCOMB_X18_Y23_N10 1 " "Info: 3: + IC(0.285 ns) + CELL(0.228 ns) = 3.656 ns; Loc. = LCCOMB_X18_Y23_N10; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.000 ns) 5.711 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl 4 COMB CLKCTRL_G3 3 " "Info: 4: + IC(2.055 ns) + CELL(0.000 ns) = 5.711 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 6.967 ns arbitrator:inst8\|inst12 5 REG LCFF_X19_Y7_N1 2 " "Info: 5: + IC(0.638 ns) + CELL(0.618 ns) = 6.967 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst12'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.367 ns ( 33.97 % ) " "Info: Total cell delay = 2.367 ns ( 33.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 66.03 % ) " "Info: Total interconnect delay = 4.600 ns ( 66.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 1.622ns 0.285ns 2.055ns 0.638ns } { 0.000ns 0.809ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 1.622ns 0.355ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 1.622ns 0.285ns 2.055ns 0.638ns } { 0.000ns 0.809ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { arbitrator:inst8|inst12 arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { arbitrator:inst8|inst12 {} arbitrator:inst8|inst32 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.215ns 1.293ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 1.622ns 0.355ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 1.622ns 0.285ns 2.055ns 0.638ns } { 0.000ns 0.809ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[0\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[1\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[2\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "arbitrator:inst8\|inst35 in_req\[2\] clk 0.719 ns register " "Info: tsu for register \"arbitrator:inst8\|inst35\" (data pin = \"in_req\[2\]\", clock pin = \"clk\") is 0.719 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.969 ns + Longest pin register " "Info: + Longest pin to register delay is 6.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns in_req\[2\] 1 PIN PIN_U19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 1; PIN Node = 'in_req\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_req[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 160 152 320 176 "in_req\[2..0\]" "" } { 312 248 290 328 "in_req\[0\]" "" } { 424 248 290 440 "in_req\[1\]" "" } { 536 248 290 552 "in_req\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.270 ns) + CELL(0.378 ns) 5.468 ns arbitrator:inst8\|inst32 2 COMB LCCOMB_X19_Y7_N20 4 " "Info: 2: + IC(4.270 ns) + CELL(0.378 ns) = 5.468 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 4; COMB Node = 'arbitrator:inst8\|inst32'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { in_req[2] arbitrator:inst8|inst32 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 664 232 296 712 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.053 ns) 6.814 ns arbitrator:inst8\|in\[1\]~2 3 COMB LCCOMB_X13_Y13_N0 1 " "Info: 3: + IC(1.293 ns) + CELL(0.053 ns) = 6.814 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 1; COMB Node = 'arbitrator:inst8\|in\[1\]~2'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.969 ns arbitrator:inst8\|inst35 4 REG LCFF_X13_Y13_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.969 ns; Loc. = LCFF_X13_Y13_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 20.18 % ) " "Info: Total cell delay = 1.406 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.563 ns ( 79.82 % ) " "Info: Total interconnect delay = 5.563 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { in_req[2] arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { in_req[2] {} in_req[2]~combout {} arbitrator:inst8|inst32 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 4.270ns 1.293ns 0.000ns } { 0.000ns 0.820ns 0.378ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.340 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.143 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y23_N5 11 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.143 ns; Loc. = LCFF_X18_Y23_N5; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.225 ns) 3.723 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N12 1 " "Info: 3: + IC(0.355 ns) + CELL(0.225 ns) = 3.723 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.000 ns) 5.075 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.352 ns) + CELL(0.000 ns) = 5.075 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 6.340 ns arbitrator:inst8\|inst35 5 REG LCFF_X13_Y13_N1 4 " "Info: 5: + IC(0.647 ns) + CELL(0.618 ns) = 6.340 ns; Loc. = LCFF_X13_Y13_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 37.29 % ) " "Info: Total cell delay = 2.364 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 62.71 % ) " "Info: Total interconnect delay = 3.976 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 1.622ns 0.355ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { in_req[2] arbitrator:inst8|inst32 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { in_req[2] {} in_req[2]~combout {} arbitrator:inst8|inst32 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 4.270ns 1.293ns 0.000ns } { 0.000ns 0.820ns 0.378ns 0.053ns 0.155ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 1.622ns 0.355ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[3\] arbitrator:inst8\|inst36 14.729 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[3\]\" through register \"arbitrator:inst8\|inst36\" is 14.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.443 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.143 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y23_N3 12 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.143 ns; Loc. = LCFF_X18_Y23_N3; Fanout = 12; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.366 ns) 3.826 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N12 1 " "Info: 3: + IC(0.317 ns) + CELL(0.366 ns) = 3.826 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.000 ns) 5.178 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.352 ns) + CELL(0.000 ns) = 5.178 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 6.443 ns arbitrator:inst8\|inst36 5 REG LCFF_X13_Y13_N7 4 " "Info: 5: + IC(0.647 ns) + CELL(0.618 ns) = 6.443 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 4; REG Node = 'arbitrator:inst8\|inst36'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.505 ns ( 38.88 % ) " "Info: Total cell delay = 2.505 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 61.12 % ) " "Info: Total interconnect delay = 3.938 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.443 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst36 {} } { 0.000ns 0.000ns 1.622ns 0.317ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.192 ns + Longest register pin " "Info: + Longest register to pin delay is 8.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns arbitrator:inst8\|inst36 1 REG LCFF_X13_Y13_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 4; REG Node = 'arbitrator:inst8\|inst36'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbitrator:inst8|inst36 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.272 ns) 1.744 ns arbitrator:inst8\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 2 COMB LCCOMB_X18_Y23_N28 10 " "Info: 2: + IC(1.472 ns) + CELL(0.272 ns) = 1.744 ns; Loc. = LCCOMB_X18_Y23_N28; Fanout = 10; COMB Node = 'arbitrator:inst8\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.324 ns) + CELL(2.124 ns) 8.192 ns data\[3\] 3 PIN PIN_H5 0 " "Info: 3: + IC(4.324 ns) + CELL(2.124 ns) = 8.192 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 data[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 600 608 784 616 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.396 ns ( 29.25 % ) " "Info: Total cell delay = 2.396 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.796 ns ( 70.75 % ) " "Info: Total interconnect delay = 5.796 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 data[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { arbitrator:inst8|inst36 {} arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 {} data[3] {} } { 0.000ns 1.472ns 4.324ns } { 0.000ns 0.272ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.443 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst36 {} } { 0.000ns 0.000ns 1.622ns 0.317ns 1.352ns 0.647ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 data[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { arbitrator:inst8|inst36 {} arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 {} data[3] {} } { 0.000ns 1.472ns 4.324ns } { 0.000ns 0.272ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_slave\[2\] slave_grant\[2\] 6.410 ns Longest " "Info: Longest tpd from source pin \"in_slave\[2\]\" to destination pin \"slave_grant\[2\]\" is 6.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns in_slave\[2\] 1 CLK PIN_F5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F5; Fanout = 1; CLK Node = 'in_slave\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_slave[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.053 ns) 2.115 ns arbitrator:inst8\|inst7 2 COMB LCCOMB_X18_Y23_N24 2 " "Info: 2: + IC(1.252 ns) + CELL(0.053 ns) = 2.115 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 2; COMB Node = 'arbitrator:inst8\|inst7'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { in_slave[2] arbitrator:inst8|inst7 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 112 648 712 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.303 ns) + CELL(1.992 ns) 6.410 ns slave_grant\[2\] 3 PIN PIN_AB16 0 " "Info: 3: + IC(2.303 ns) + CELL(1.992 ns) = 6.410 ns; Loc. = PIN_AB16; Fanout = 0; PIN Node = 'slave_grant\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { arbitrator:inst8|inst7 slave_grant[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 608 786 144 "slave_grant\[2..0\]" "" } { 312 552 622 328 "slave_grant\[0\]" "" } { 424 552 622 440 "slave_grant\[1\]" "" } { 536 552 622 552 "slave_grant\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.855 ns ( 44.54 % ) " "Info: Total cell delay = 2.855 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.555 ns ( 55.46 % ) " "Info: Total interconnect delay = 3.555 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.410 ns" { in_slave[2] arbitrator:inst8|inst7 slave_grant[2] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.410 ns" { in_slave[2] {} in_slave[2]~combout {} arbitrator:inst8|inst7 {} slave_grant[2] {} } { 0.000ns 0.000ns 1.252ns 2.303ns } { 0.000ns 0.810ns 0.053ns 1.992ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "arbitrator:inst8\|inst10 in_req\[1\] clk 1.390 ns register " "Info: th for register \"arbitrator:inst8\|inst10\" (data pin = \"in_req\[1\]\", clock pin = \"clk\") is 1.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.988 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.712 ns) 3.143 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y23_N1 12 " "Info: 2: + IC(1.622 ns) + CELL(0.712 ns) = 3.143 ns; Loc. = LCFF_X18_Y23_N1; Fanout = 12; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.228 ns) 3.656 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 3 COMB LCCOMB_X18_Y23_N10 1 " "Info: 3: + IC(0.285 ns) + CELL(0.228 ns) = 3.656 ns; Loc. = LCCOMB_X18_Y23_N10; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.000 ns) 5.711 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl 4 COMB CLKCTRL_G3 3 " "Info: 4: + IC(2.055 ns) + CELL(0.000 ns) = 5.711 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 6.988 ns arbitrator:inst8\|inst10 5 REG LCFF_X22_Y16_N1 2 " "Info: 5: + IC(0.659 ns) + CELL(0.618 ns) = 6.988 ns; Loc. = LCFF_X22_Y16_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst10'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst10 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 888 952 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.367 ns ( 33.87 % ) " "Info: Total cell delay = 2.367 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.621 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.621 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst10 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst10 {} } { 0.000ns 0.000ns 1.622ns 0.285ns 2.055ns 0.659ns } { 0.000ns 0.809ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 888 952 664 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.747 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns in_req\[1\] 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'in_req\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_req[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 160 152 320 176 "in_req\[2..0\]" "" } { 312 248 290 328 "in_req\[0\]" "" } { 424 248 290 440 "in_req\[1\]" "" } { 536 248 290 552 "in_req\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.381 ns) + CELL(0.154 ns) 5.334 ns arbitrator:inst8\|inst30 2 COMB LCCOMB_X22_Y16_N4 4 " "Info: 2: + IC(4.381 ns) + CELL(0.154 ns) = 5.334 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 4; COMB Node = 'arbitrator:inst8\|inst30'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.535 ns" { in_req[1] arbitrator:inst8|inst30 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 616 232 296 664 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.592 ns arbitrator:inst8\|inst10~feeder 3 COMB LCCOMB_X22_Y16_N0 1 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 5.592 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'arbitrator:inst8\|inst10~feeder'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { arbitrator:inst8|inst30 arbitrator:inst8|inst10~feeder } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 888 952 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.747 ns arbitrator:inst8\|inst10 4 REG LCFF_X22_Y16_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.747 ns; Loc. = LCFF_X22_Y16_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst10'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|inst10~feeder arbitrator:inst8|inst10 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 888 952 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.161 ns ( 20.20 % ) " "Info: Total cell delay = 1.161 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.586 ns ( 79.80 % ) " "Info: Total interconnect delay = 4.586 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { in_req[1] arbitrator:inst8|inst30 arbitrator:inst8|inst10~feeder arbitrator:inst8|inst10 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { in_req[1] {} in_req[1]~combout {} arbitrator:inst8|inst30 {} arbitrator:inst8|inst10~feeder {} arbitrator:inst8|inst10 {} } { 0.000ns 0.000ns 4.381ns 0.205ns 0.000ns } { 0.000ns 0.799ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst10 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst10 {} } { 0.000ns 0.000ns 1.622ns 0.285ns 2.055ns 0.659ns } { 0.000ns 0.809ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { in_req[1] arbitrator:inst8|inst30 arbitrator:inst8|inst10~feeder arbitrator:inst8|inst10 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { in_req[1] {} in_req[1]~combout {} arbitrator:inst8|inst30 {} arbitrator:inst8|inst10~feeder {} arbitrator:inst8|inst10 {} } { 0.000ns 0.000ns 4.381ns 0.205ns 0.000ns } { 0.000ns 0.799ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:17:59 2022 " "Info: Processing ended: Tue Nov 29 23:17:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
