module SPI_slave #(
    parameter DATALENGTH = 16,
)(
    input cs_n,
    input sclk,
    input mosi,
    output reg miso,
    output reg [DATALENGTH-1:0] data_out
)

reg [DATALENGTH-1:0] shift_reg = 0;
reg [3:0] bit_count;

always @(posedge sclk, negdge cs_n) begin
    if(~cs_n) begin
        shift_reg <= 0;
        bit_count <= DATALENGTH - 1;
    end else begin
        shift_reg[bit_count] <= mosi;
        bit_count <= bit_count - 1;
        if(bit_count == 0) begin
            data_out <= shift_reg;
        end else begin
            miso <= shift_reg[bit_count];
        end
    end
end 
