# TCL File Generated by Component Editor 18.1
# Wed Mar 04 13:25:58 GMT 2020
# DO NOT MODIFY


# 
# fp32mult "fp32mult" v1.0
#  2020.03.04.13:25:58
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fp32mult
# 
set_module_property DESCRIPTION ""
set_module_property NAME fp32mult
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fp32mult
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fpmult
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fpmult.v VERILOG PATH ip/fp_mult/fpmult.v TOP_LEVEL_FILE
add_fileset_file fp32Bit_mult.v VERILOG PATH ip/fp_mult/fp32Bit_mult.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave_0_1
# 
add_interface avalon_slave_0_1 nios_custom_instruction end
set_interface_property avalon_slave_0_1 clockCycle 0
set_interface_property avalon_slave_0_1 operands 2
set_interface_property avalon_slave_0_1 ENABLED true
set_interface_property avalon_slave_0_1 EXPORT_OF ""
set_interface_property avalon_slave_0_1 PORT_NAME_MAP ""
set_interface_property avalon_slave_0_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0_1 dataa dataa Input 32
add_interface_port avalon_slave_0_1 datab datab Input 32
add_interface_port avalon_slave_0_1 result result Output 32


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clock clk Input 1

