#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x613172ce8800 .scope module, "processor_tb" "processor_tb" 2 2;
 .timescale -9 -12;
S_0x613172ce8540 .scope module, "myProcessor" "processor" 2 12, 3 1 0, S_0x613172ce8800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "initial_pc";
L_0x613172d16bc0 .functor BUFZ 32, v0x613172d13d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x613172d16c30 .functor BUFZ 32, v0x613172d14040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x613172d16cd0 .functor BUFZ 32, v0x613172d13900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x613172d16ee0 .functor BUFZ 32, v0x613172d14e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x613172d16f80 .functor BUFZ 1, v0x613172d159a0_0, C4<0>, C4<0>, C4<0>;
v0x613172d13900_0 .var "ADDI_in", 31 0;
v0x613172d13a00_0 .net "ADDI_in_wire", 31 0, L_0x613172d16cd0;  1 drivers
v0x613172d13ac0_0 .net "ADDI_out_wire", 31 0, v0x613172d0de00_0;  1 drivers
v0x613172d13bb0_0 .var "ALU_Sel", 2 0;
v0x613172d13c70_0 .net "ALU_out_wire", 31 0, v0x613172d0edb0_0;  1 drivers
v0x613172d13d60_0 .var "ANDI_in", 31 0;
v0x613172d13e20_0 .net "ANDI_in_wire", 31 0, L_0x613172d16bc0;  1 drivers
v0x613172d13f30_0 .net "ANDI_out_wire", 31 0, v0x613172d0fad0_0;  1 drivers
v0x613172d14040_0 .var "ORI_in", 31 0;
v0x613172d14120_0 .net "ORI_in_wire", 31 0, L_0x613172d16c30;  1 drivers
v0x613172d141e0_0 .net "ORI_out_wire", 31 0, v0x613172d112f0_0;  1 drivers
v0x613172d142f0_0 .var "a", 31 0;
v0x613172d143b0_0 .var "b", 31 0;
v0x613172d14450_0 .var "base", 4 0;
v0x613172d14510_0 .net "clk", 0 0, v0x613172d10620_0;  1 drivers
v0x613172d145b0_0 .var "funct", 5 0;
v0x613172d14670_0 .net "immediate_wire", 15 0, L_0x613172d16d70;  1 drivers
L_0x7b423ce6c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x613172d14840_0 .net "initial_pc", 31 0, L_0x7b423ce6c0f0;  1 drivers
v0x613172d14920_0 .net "instruction", 31 0, v0x613172d12090_0;  1 drivers
v0x613172d149e0_0 .net "instruction_wire", 0 0, L_0x613172d16e10;  1 drivers
v0x613172d14a80_0 .var "mem_address", 31 0;
v0x613172d14b40_0 .var "mem_data", 31 0;
v0x613172d14c10_0 .var "opcode", 5 0;
v0x613172d14cd0_0 .var "pc", 31 0;
v0x613172d14dc0_0 .var "rd", 4 0;
v0x613172d14e80_0 .var "read_data", 31 0;
RS_0x7b423ceb50a8 .resolv tri, v0x613172ca2950_0, L_0x613172d16ee0;
v0x613172d14f60_0 .net8 "read_data_wire", 31 0, RS_0x7b423ceb50a8;  2 drivers
v0x613172d15050_0 .var "read_reg1", 4 0;
v0x613172d15120_0 .var "read_reg2", 4 0;
v0x613172d151f0_0 .net "reg_data1", 31 0, v0x613172d12cc0_0;  1 drivers
v0x613172d152c0_0 .net "reg_data2", 31 0, v0x613172d12da0_0;  1 drivers
v0x613172d15390_0 .var "rs", 4 0;
v0x613172d15450_0 .var "rt", 4 0;
v0x613172d15740_0 .var "write_data", 31 0;
v0x613172d15830_0 .net "write_enable", 0 0, L_0x613172d16f80;  1 drivers
v0x613172d158d0_0 .var "write_enable_mem", 0 0;
v0x613172d159a0_0 .var "write_enable_reg", 0 0;
v0x613172d15a70_0 .var "write_reg", 4 0;
E_0x613172c67ae0/0 .event edge, v0x613172d11f90_0, v0x613172d14c10_0, v0x613172d15390_0, v0x613172d15450_0;
E_0x613172c67ae0/1 .event edge, v0x613172d12cc0_0, v0x613172d12da0_0, v0x613172d14dc0_0, v0x613172d145b0_0;
E_0x613172c67ae0/2 .event edge, v0x613172d0ecb0_0, v0x613172d0ef80_0, v0x613172d0edb0_0, v0x613172d0de00_0;
E_0x613172c67ae0/3 .event edge, v0x613172d14450_0, v0x613172d14e80_0, v0x613172d0fad0_0, v0x613172d112f0_0;
E_0x613172c67ae0/4 .event edge, v0x613172d12640_0;
E_0x613172c67ae0 .event/or E_0x613172c67ae0/0, E_0x613172c67ae0/1, E_0x613172c67ae0/2, E_0x613172c67ae0/3, E_0x613172c67ae0/4;
E_0x613172c67ef0 .event posedge, v0x613172d10620_0;
L_0x613172d16d70 .part v0x613172d12090_0, 0, 16;
L_0x613172d16e10 .part v0x613172d12090_0, 0, 1;
S_0x613172ce7f00 .scope module, "mem" "memoryFile" 3 26, 4 1 0, S_0x613172ce8540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /OUTPUT 32 "read_data";
v0x613172cb3390_0 .net *"_ivl_2", 0 0, L_0x613172d15c00;  1 drivers
v0x613172ca30d0_0 .net "address", 31 0, v0x613172d14a80_0;  1 drivers
v0x613172ca2c50_0 .var/i "i", 31 0;
v0x613172ca2f50 .array "memory", 255 0, 31 0;
v0x613172ca2950_0 .var "read_data", 31 0;
v0x613172ca2ad0_0 .net "write_data", 31 0, v0x613172d14b40_0;  1 drivers
v0x613172ca27d0_0 .net "write_enable", 0 0, v0x613172d158d0_0;  1 drivers
E_0x613172ca0400 .event edge, v0x613172ca27d0_0;
E_0x613172c8afb0 .event edge, L_0x613172d15c00;
L_0x613172d15c00 .reduce/nor v0x613172d158d0_0;
S_0x613172d0d520 .scope module, "myADDI" "addi" 3 32, 5 1 0, S_0x613172ce8540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x613172d0e100_0 .net *"_ivl_1", 0 0, L_0x613172d16190;  1 drivers
v0x613172d0e200_0 .net *"_ivl_2", 15 0, L_0x613172d16230;  1 drivers
v0x613172d0e2e0_0 .net "immediate", 15 0, L_0x613172d16d70;  alias, 1 drivers
v0x613172d0e3a0_0 .net "reg_in", 31 0, L_0x613172d16cd0;  alias, 1 drivers
v0x613172d0e460_0 .net "reg_out", 31 0, v0x613172d0de00_0;  alias, 1 drivers
v0x613172d0e550_0 .net "sign_extended_value", 31 0, L_0x613172d16530;  1 drivers
L_0x613172d16190 .part L_0x613172d16d70, 15, 1;
LS_0x613172d16230_0_0 .concat [ 1 1 1 1], L_0x613172d16190, L_0x613172d16190, L_0x613172d16190, L_0x613172d16190;
LS_0x613172d16230_0_4 .concat [ 1 1 1 1], L_0x613172d16190, L_0x613172d16190, L_0x613172d16190, L_0x613172d16190;
LS_0x613172d16230_0_8 .concat [ 1 1 1 1], L_0x613172d16190, L_0x613172d16190, L_0x613172d16190, L_0x613172d16190;
LS_0x613172d16230_0_12 .concat [ 1 1 1 1], L_0x613172d16190, L_0x613172d16190, L_0x613172d16190, L_0x613172d16190;
L_0x613172d16230 .concat [ 4 4 4 4], LS_0x613172d16230_0_0, LS_0x613172d16230_0_4, LS_0x613172d16230_0_8, LS_0x613172d16230_0_12;
L_0x613172d16530 .concat [ 16 16 0 0], L_0x613172d16d70, L_0x613172d16230;
S_0x613172d0d770 .scope module, "myADDI_ALU" "alu" 5 7, 6 1 0, S_0x613172d0d520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x613172cda220 .param/l "ADD" 0 6 2, C4<000>;
P_0x613172cda260 .param/l "AND" 0 6 4, C4<010>;
P_0x613172cda2a0 .param/l "MUL" 0 6 3, C4<001>;
P_0x613172cda2e0 .param/l "NOR" 0 6 7, C4<101>;
P_0x613172cda320 .param/l "OR" 0 6 5, C4<011>;
P_0x613172cda360 .param/l "SLL" 0 6 8, C4<110>;
P_0x613172cda3a0 .param/l "SRL" 0 6 9, C4<111>;
P_0x613172cda3e0 .param/l "XOR" 0 6 6, C4<100>;
v0x613172cb4ba0_0 .net "A", 31 0, L_0x613172d16cd0;  alias, 1 drivers
v0x613172d0de00_0 .var "ALU_Out", 31 0;
L_0x7b423ce6c060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x613172d0dee0_0 .net "ALU_Sel", 2 0, L_0x7b423ce6c060;  1 drivers
v0x613172d0dfa0_0 .net "B", 31 0, L_0x613172d16530;  alias, 1 drivers
E_0x613172cf3780 .event edge, v0x613172d0dee0_0, v0x613172cb4ba0_0, v0x613172d0dfa0_0;
S_0x613172d0e680 .scope module, "myALU" "alu" 3 30, 6 1 0, S_0x613172ce8540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x613172cde6b0 .param/l "ADD" 0 6 2, C4<000>;
P_0x613172cde6f0 .param/l "AND" 0 6 4, C4<010>;
P_0x613172cde730 .param/l "MUL" 0 6 3, C4<001>;
P_0x613172cde770 .param/l "NOR" 0 6 7, C4<101>;
P_0x613172cde7b0 .param/l "OR" 0 6 5, C4<011>;
P_0x613172cde7f0 .param/l "SLL" 0 6 8, C4<110>;
P_0x613172cde830 .param/l "SRL" 0 6 9, C4<111>;
P_0x613172cde870 .param/l "XOR" 0 6 6, C4<100>;
v0x613172d0ecb0_0 .net "A", 31 0, v0x613172d142f0_0;  1 drivers
v0x613172d0edb0_0 .var "ALU_Out", 31 0;
v0x613172d0ee90_0 .net "ALU_Sel", 2 0, v0x613172d13bb0_0;  1 drivers
v0x613172d0ef80_0 .net "B", 31 0, v0x613172d143b0_0;  1 drivers
E_0x613172cf3740 .event edge, v0x613172d0ee90_0, v0x613172d0ecb0_0, v0x613172d0ef80_0;
S_0x613172d0f110 .scope module, "myANDI" "andi" 3 31, 7 1 0, S_0x613172ce8540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x613172d0fe30_0 .net *"_ivl_1", 0 0, L_0x613172d15d20;  1 drivers
v0x613172d0ff30_0 .net *"_ivl_2", 15 0, L_0x613172d15dc0;  1 drivers
v0x613172d10010_0 .net "immediate", 15 0, L_0x613172d16d70;  alias, 1 drivers
v0x613172d100e0_0 .net "reg_in", 31 0, L_0x613172d16bc0;  alias, 1 drivers
v0x613172d101b0_0 .net "reg_out", 31 0, v0x613172d0fad0_0;  alias, 1 drivers
v0x613172d102a0_0 .net "sign_extended_value", 31 0, L_0x613172d160a0;  1 drivers
L_0x613172d15d20 .part L_0x613172d16d70, 15, 1;
LS_0x613172d15dc0_0_0 .concat [ 1 1 1 1], L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20;
LS_0x613172d15dc0_0_4 .concat [ 1 1 1 1], L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20;
LS_0x613172d15dc0_0_8 .concat [ 1 1 1 1], L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20;
LS_0x613172d15dc0_0_12 .concat [ 1 1 1 1], L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20, L_0x613172d15d20;
L_0x613172d15dc0 .concat [ 4 4 4 4], LS_0x613172d15dc0_0_0, LS_0x613172d15dc0_0_4, LS_0x613172d15dc0_0_8, LS_0x613172d15dc0_0_12;
L_0x613172d160a0 .concat [ 16 16 0 0], L_0x613172d16d70, L_0x613172d15dc0;
S_0x613172d0f360 .scope module, "myALU" "alu" 7 6, 6 1 0, S_0x613172d0f110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x613172cd99e0 .param/l "ADD" 0 6 2, C4<000>;
P_0x613172cd9a20 .param/l "AND" 0 6 4, C4<010>;
P_0x613172cd9a60 .param/l "MUL" 0 6 3, C4<001>;
P_0x613172cd9aa0 .param/l "NOR" 0 6 7, C4<101>;
P_0x613172cd9ae0 .param/l "OR" 0 6 5, C4<011>;
P_0x613172cd9b20 .param/l "SLL" 0 6 8, C4<110>;
P_0x613172cd9b60 .param/l "SRL" 0 6 9, C4<111>;
P_0x613172cd9ba0 .param/l "XOR" 0 6 6, C4<100>;
v0x613172d0f9d0_0 .net "A", 31 0, L_0x613172d16bc0;  alias, 1 drivers
v0x613172d0fad0_0 .var "ALU_Out", 31 0;
L_0x7b423ce6c018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x613172d0fbb0_0 .net "ALU_Sel", 2 0, L_0x7b423ce6c018;  1 drivers
v0x613172d0fca0_0 .net "B", 31 0, L_0x613172d160a0;  alias, 1 drivers
E_0x613172d0f970 .event edge, v0x613172d0fbb0_0, v0x613172d0f9d0_0, v0x613172d0fca0_0;
S_0x613172d103d0 .scope module, "myClock" "clock" 3 17, 8 2 0, S_0x613172ce8540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x613172d10620_0 .var "clk", 0 0;
S_0x613172d10740 .scope module, "myORI" "ori" 3 33, 9 1 0, S_0x613172ce8540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x613172d11650_0 .net *"_ivl_1", 0 0, L_0x613172d16620;  1 drivers
v0x613172d11750_0 .net *"_ivl_2", 15 0, L_0x613172d166c0;  1 drivers
v0x613172d11830_0 .net "immediate", 15 0, L_0x613172d16d70;  alias, 1 drivers
v0x613172d11920_0 .net "reg_in", 31 0, L_0x613172d16c30;  alias, 1 drivers
v0x613172d119e0_0 .net "reg_out", 31 0, v0x613172d112f0_0;  alias, 1 drivers
v0x613172d11ad0_0 .net "sign_extended_immediate", 31 0, L_0x613172d16ad0;  1 drivers
L_0x613172d16620 .part L_0x613172d16d70, 15, 1;
LS_0x613172d166c0_0_0 .concat [ 1 1 1 1], L_0x613172d16620, L_0x613172d16620, L_0x613172d16620, L_0x613172d16620;
LS_0x613172d166c0_0_4 .concat [ 1 1 1 1], L_0x613172d16620, L_0x613172d16620, L_0x613172d16620, L_0x613172d16620;
LS_0x613172d166c0_0_8 .concat [ 1 1 1 1], L_0x613172d16620, L_0x613172d16620, L_0x613172d16620, L_0x613172d16620;
LS_0x613172d166c0_0_12 .concat [ 1 1 1 1], L_0x613172d16620, L_0x613172d16620, L_0x613172d16620, L_0x613172d16620;
L_0x613172d166c0 .concat [ 4 4 4 4], LS_0x613172d166c0_0_0, LS_0x613172d166c0_0_4, LS_0x613172d166c0_0_8, LS_0x613172d166c0_0_12;
L_0x613172d16ad0 .concat [ 16 16 0 0], L_0x613172d16d70, L_0x613172d166c0;
S_0x613172d10970 .scope module, "myALU" "alu" 9 6, 6 1 0, S_0x613172d10740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x613172d10b70 .param/l "ADD" 0 6 2, C4<000>;
P_0x613172d10bb0 .param/l "AND" 0 6 4, C4<010>;
P_0x613172d10bf0 .param/l "MUL" 0 6 3, C4<001>;
P_0x613172d10c30 .param/l "NOR" 0 6 7, C4<101>;
P_0x613172d10c70 .param/l "OR" 0 6 5, C4<011>;
P_0x613172d10cb0 .param/l "SLL" 0 6 8, C4<110>;
P_0x613172d10cf0 .param/l "SRL" 0 6 9, C4<111>;
P_0x613172d10d30 .param/l "XOR" 0 6 6, C4<100>;
v0x613172d111f0_0 .net "A", 31 0, L_0x613172d16c30;  alias, 1 drivers
v0x613172d112f0_0 .var "ALU_Out", 31 0;
L_0x7b423ce6c0a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x613172d113d0_0 .net "ALU_Sel", 2 0, L_0x7b423ce6c0a8;  1 drivers
v0x613172d114c0_0 .net "B", 31 0, L_0x613172d16ad0;  alias, 1 drivers
E_0x613172d11190 .event edge, v0x613172d113d0_0, v0x613172d111f0_0, v0x613172d114c0_0;
S_0x613172d11c00 .scope module, "prog_mem" "programMem" 3 24, 10 1 0, S_0x613172ce8540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x613172d11f90_0 .net "instruction", 31 0, v0x613172d12090_0;  alias, 1 drivers
v0x613172d12090_0 .var "instruction_reg", 31 0;
v0x613172d12170 .array "instructions", 0 31, 31 0;
v0x613172d12640_0 .net "pc", 31 0, v0x613172d14cd0_0;  1 drivers
v0x613172d12170_0 .array/port v0x613172d12170, 0;
v0x613172d12170_1 .array/port v0x613172d12170, 1;
v0x613172d12170_2 .array/port v0x613172d12170, 2;
E_0x613172d11e20/0 .event edge, v0x613172d12640_0, v0x613172d12170_0, v0x613172d12170_1, v0x613172d12170_2;
v0x613172d12170_3 .array/port v0x613172d12170, 3;
v0x613172d12170_4 .array/port v0x613172d12170, 4;
v0x613172d12170_5 .array/port v0x613172d12170, 5;
v0x613172d12170_6 .array/port v0x613172d12170, 6;
E_0x613172d11e20/1 .event edge, v0x613172d12170_3, v0x613172d12170_4, v0x613172d12170_5, v0x613172d12170_6;
v0x613172d12170_7 .array/port v0x613172d12170, 7;
v0x613172d12170_8 .array/port v0x613172d12170, 8;
v0x613172d12170_9 .array/port v0x613172d12170, 9;
v0x613172d12170_10 .array/port v0x613172d12170, 10;
E_0x613172d11e20/2 .event edge, v0x613172d12170_7, v0x613172d12170_8, v0x613172d12170_9, v0x613172d12170_10;
v0x613172d12170_11 .array/port v0x613172d12170, 11;
v0x613172d12170_12 .array/port v0x613172d12170, 12;
v0x613172d12170_13 .array/port v0x613172d12170, 13;
v0x613172d12170_14 .array/port v0x613172d12170, 14;
E_0x613172d11e20/3 .event edge, v0x613172d12170_11, v0x613172d12170_12, v0x613172d12170_13, v0x613172d12170_14;
v0x613172d12170_15 .array/port v0x613172d12170, 15;
v0x613172d12170_16 .array/port v0x613172d12170, 16;
v0x613172d12170_17 .array/port v0x613172d12170, 17;
v0x613172d12170_18 .array/port v0x613172d12170, 18;
E_0x613172d11e20/4 .event edge, v0x613172d12170_15, v0x613172d12170_16, v0x613172d12170_17, v0x613172d12170_18;
v0x613172d12170_19 .array/port v0x613172d12170, 19;
v0x613172d12170_20 .array/port v0x613172d12170, 20;
v0x613172d12170_21 .array/port v0x613172d12170, 21;
v0x613172d12170_22 .array/port v0x613172d12170, 22;
E_0x613172d11e20/5 .event edge, v0x613172d12170_19, v0x613172d12170_20, v0x613172d12170_21, v0x613172d12170_22;
v0x613172d12170_23 .array/port v0x613172d12170, 23;
v0x613172d12170_24 .array/port v0x613172d12170, 24;
v0x613172d12170_25 .array/port v0x613172d12170, 25;
v0x613172d12170_26 .array/port v0x613172d12170, 26;
E_0x613172d11e20/6 .event edge, v0x613172d12170_23, v0x613172d12170_24, v0x613172d12170_25, v0x613172d12170_26;
v0x613172d12170_27 .array/port v0x613172d12170, 27;
v0x613172d12170_28 .array/port v0x613172d12170, 28;
v0x613172d12170_29 .array/port v0x613172d12170, 29;
v0x613172d12170_30 .array/port v0x613172d12170, 30;
E_0x613172d11e20/7 .event edge, v0x613172d12170_27, v0x613172d12170_28, v0x613172d12170_29, v0x613172d12170_30;
v0x613172d12170_31 .array/port v0x613172d12170, 31;
E_0x613172d11e20/8 .event edge, v0x613172d12170_31;
E_0x613172d11e20 .event/or E_0x613172d11e20/0, E_0x613172d11e20/1, E_0x613172d11e20/2, E_0x613172d11e20/3, E_0x613172d11e20/4, E_0x613172d11e20/5, E_0x613172d11e20/6, E_0x613172d11e20/7, E_0x613172d11e20/8;
S_0x613172d12780 .scope module, "regFile" "registerFile" 3 28, 11 1 0, S_0x613172ce8540;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x613172d12bc0_0 .var/i "i", 31 0;
v0x613172d12cc0_0 .var "readData1", 31 0;
v0x613172d12da0_0 .var "readData2", 31 0;
v0x613172d12e90_0 .net "readReg1", 4 0, v0x613172d15050_0;  1 drivers
v0x613172d12f70_0 .net "readReg2", 4 0, v0x613172d15120_0;  1 drivers
v0x613172d130a0 .array "registers", 0 31, 31 0;
v0x613172d13560_0 .net "writeData", 31 0, v0x613172d15740_0;  1 drivers
v0x613172d13640_0 .net "writeEnable", 0 0, v0x613172d159a0_0;  1 drivers
v0x613172d13700_0 .net "writeReg", 4 0, v0x613172d15a70_0;  1 drivers
E_0x613172d12a50/0 .event edge, v0x613172d13640_0, v0x613172d13560_0, v0x613172d13700_0, v0x613172d12e90_0;
v0x613172d130a0_0 .array/port v0x613172d130a0, 0;
v0x613172d130a0_1 .array/port v0x613172d130a0, 1;
v0x613172d130a0_2 .array/port v0x613172d130a0, 2;
v0x613172d130a0_3 .array/port v0x613172d130a0, 3;
E_0x613172d12a50/1 .event edge, v0x613172d130a0_0, v0x613172d130a0_1, v0x613172d130a0_2, v0x613172d130a0_3;
v0x613172d130a0_4 .array/port v0x613172d130a0, 4;
v0x613172d130a0_5 .array/port v0x613172d130a0, 5;
v0x613172d130a0_6 .array/port v0x613172d130a0, 6;
v0x613172d130a0_7 .array/port v0x613172d130a0, 7;
E_0x613172d12a50/2 .event edge, v0x613172d130a0_4, v0x613172d130a0_5, v0x613172d130a0_6, v0x613172d130a0_7;
v0x613172d130a0_8 .array/port v0x613172d130a0, 8;
v0x613172d130a0_9 .array/port v0x613172d130a0, 9;
v0x613172d130a0_10 .array/port v0x613172d130a0, 10;
v0x613172d130a0_11 .array/port v0x613172d130a0, 11;
E_0x613172d12a50/3 .event edge, v0x613172d130a0_8, v0x613172d130a0_9, v0x613172d130a0_10, v0x613172d130a0_11;
v0x613172d130a0_12 .array/port v0x613172d130a0, 12;
v0x613172d130a0_13 .array/port v0x613172d130a0, 13;
v0x613172d130a0_14 .array/port v0x613172d130a0, 14;
v0x613172d130a0_15 .array/port v0x613172d130a0, 15;
E_0x613172d12a50/4 .event edge, v0x613172d130a0_12, v0x613172d130a0_13, v0x613172d130a0_14, v0x613172d130a0_15;
v0x613172d130a0_16 .array/port v0x613172d130a0, 16;
v0x613172d130a0_17 .array/port v0x613172d130a0, 17;
v0x613172d130a0_18 .array/port v0x613172d130a0, 18;
v0x613172d130a0_19 .array/port v0x613172d130a0, 19;
E_0x613172d12a50/5 .event edge, v0x613172d130a0_16, v0x613172d130a0_17, v0x613172d130a0_18, v0x613172d130a0_19;
v0x613172d130a0_20 .array/port v0x613172d130a0, 20;
v0x613172d130a0_21 .array/port v0x613172d130a0, 21;
v0x613172d130a0_22 .array/port v0x613172d130a0, 22;
v0x613172d130a0_23 .array/port v0x613172d130a0, 23;
E_0x613172d12a50/6 .event edge, v0x613172d130a0_20, v0x613172d130a0_21, v0x613172d130a0_22, v0x613172d130a0_23;
v0x613172d130a0_24 .array/port v0x613172d130a0, 24;
v0x613172d130a0_25 .array/port v0x613172d130a0, 25;
v0x613172d130a0_26 .array/port v0x613172d130a0, 26;
v0x613172d130a0_27 .array/port v0x613172d130a0, 27;
E_0x613172d12a50/7 .event edge, v0x613172d130a0_24, v0x613172d130a0_25, v0x613172d130a0_26, v0x613172d130a0_27;
v0x613172d130a0_28 .array/port v0x613172d130a0, 28;
v0x613172d130a0_29 .array/port v0x613172d130a0, 29;
v0x613172d130a0_30 .array/port v0x613172d130a0, 30;
v0x613172d130a0_31 .array/port v0x613172d130a0, 31;
E_0x613172d12a50/8 .event edge, v0x613172d130a0_28, v0x613172d130a0_29, v0x613172d130a0_30, v0x613172d130a0_31;
E_0x613172d12a50/9 .event edge, v0x613172d12f70_0;
E_0x613172d12a50 .event/or E_0x613172d12a50/0, E_0x613172d12a50/1, E_0x613172d12a50/2, E_0x613172d12a50/3, E_0x613172d12a50/4, E_0x613172d12a50/5, E_0x613172d12a50/6, E_0x613172d12a50/7, E_0x613172d12a50/8, E_0x613172d12a50/9;
    .scope S_0x613172d103d0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d10620_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x613172d10620_0;
    %inv;
    %store/vec4 v0x613172d10620_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x613172d11c00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d12090_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 21727234, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 35688448, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x613172d12170, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x613172d11c00;
T_2 ;
    %wait E_0x613172d11e20;
    %ix/getv 4, v0x613172d12640_0;
    %load/vec4a v0x613172d12170, 4;
    %store/vec4 v0x613172d12090_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x613172ce7f00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172ca2c50_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x613172ca2c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x613172ca2c50_0;
    %store/vec4a v0x613172ca2f50, 4, 0;
    %load/vec4 v0x613172ca2c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x613172ca2c50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x613172ce7f00;
T_4 ;
    %wait E_0x613172c8afb0;
    %load/vec4 v0x613172ca30d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x613172ca2f50, 4;
    %assign/vec4 v0x613172ca2950_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x613172ce7f00;
T_5 ;
    %wait E_0x613172ca0400;
    %load/vec4 v0x613172ca27d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x613172ca2ad0_0;
    %load/vec4 v0x613172ca30d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x613172ca2f50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x613172d12780;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d12bc0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x613172d12bc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x613172d12bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x613172d130a0, 0, 4;
    %load/vec4 v0x613172d12bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x613172d12bc0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x613172d12780;
T_7 ;
    %wait E_0x613172d12a50;
    %load/vec4 v0x613172d13640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x613172d13560_0;
    %load/vec4 v0x613172d13700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x613172d130a0, 0, 4;
T_7.0 ;
    %load/vec4 v0x613172d12e90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x613172d130a0, 4;
    %store/vec4 v0x613172d12cc0_0, 0, 32;
    %load/vec4 v0x613172d12f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x613172d130a0, 4;
    %store/vec4 v0x613172d12da0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x613172d0e680;
T_8 ;
    %wait E_0x613172cf3740;
    %load/vec4 v0x613172d0ee90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %add;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %mul;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %and;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %or;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %xor;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x613172d0ecb0_0;
    %load/vec4 v0x613172d0ef80_0;
    %or;
    %inv;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x613172d0ecb0_0;
    %ix/getv 4, v0x613172d0ef80_0;
    %shiftl 4;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x613172d0ecb0_0;
    %ix/getv 4, v0x613172d0ef80_0;
    %shiftr 4;
    %store/vec4 v0x613172d0edb0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x613172d0f360;
T_9 ;
    %wait E_0x613172d0f970;
    %load/vec4 v0x613172d0fbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %add;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %mul;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %and;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %or;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %xor;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x613172d0f9d0_0;
    %load/vec4 v0x613172d0fca0_0;
    %or;
    %inv;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x613172d0f9d0_0;
    %ix/getv 4, v0x613172d0fca0_0;
    %shiftl 4;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x613172d0f9d0_0;
    %ix/getv 4, v0x613172d0fca0_0;
    %shiftr 4;
    %store/vec4 v0x613172d0fad0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x613172d0d770;
T_10 ;
    %wait E_0x613172cf3780;
    %load/vec4 v0x613172d0dee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %add;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %mul;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %and;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %or;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %xor;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x613172cb4ba0_0;
    %load/vec4 v0x613172d0dfa0_0;
    %or;
    %inv;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x613172cb4ba0_0;
    %ix/getv 4, v0x613172d0dfa0_0;
    %shiftl 4;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x613172cb4ba0_0;
    %ix/getv 4, v0x613172d0dfa0_0;
    %shiftr 4;
    %store/vec4 v0x613172d0de00_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x613172d10970;
T_11 ;
    %wait E_0x613172d11190;
    %load/vec4 v0x613172d113d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %add;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %mul;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %and;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %or;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %xor;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x613172d111f0_0;
    %load/vec4 v0x613172d114c0_0;
    %or;
    %inv;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x613172d111f0_0;
    %ix/getv 4, v0x613172d114c0_0;
    %shiftl 4;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x613172d111f0_0;
    %ix/getv 4, v0x613172d114c0_0;
    %shiftr 4;
    %store/vec4 v0x613172d112f0_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x613172ce8540;
T_12 ;
    %load/vec4 v0x613172d14840_0;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x613172ce8540;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d13d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d14040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d13900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d158d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x613172ce8540;
T_14 ;
    %wait E_0x613172c67ef0;
    %load/vec4 v0x613172d14cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x613172ce8540;
T_15 ;
    %wait E_0x613172c67ae0;
    %load/vec4 v0x613172d14920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x613172d14c10_0, 0, 6;
    %load/vec4 v0x613172d14c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.12;
T_15.0 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x613172d14dc0_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x613172d145b0_0, 0, 6;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15120_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d142f0_0, 0, 32;
    %load/vec4 v0x613172d152c0_0;
    %store/vec4 v0x613172d143b0_0, 0, 32;
    %load/vec4 v0x613172d14dc0_0;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d145b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %jmp T_15.22;
T_15.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.18 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x613172d13bb0_0, 0, 3;
    %jmp T_15.22;
T_15.20 ;
    %load/vec4 v0x613172d151f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d142f0_0;
    %load/vec4 v0x613172d143b0_0;
    %cmp/u;
    %jmp/0xz  T_15.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %jmp T_15.24;
T_15.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x613172d15740_0, 0, 32;
T_15.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.22;
T_15.22 ;
    %pop/vec4 1;
    %load/vec4 v0x613172d13c70_0;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.12;
T_15.1 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d13900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d13ac0_0;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.12;
T_15.2 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d14450_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15120_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d13900_0, 0, 32;
    %load/vec4 v0x613172d13ac0_0;
    %store/vec4 v0x613172d14a80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d158d0_0, 0, 1;
    %load/vec4 v0x613172d152c0_0;
    %store/vec4 v0x613172d14b40_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d158d0_0, 0, 1;
    %jmp T_15.12;
T_15.3 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d14450_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d14450_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d13900_0, 0, 32;
    %load/vec4 v0x613172d13ac0_0;
    %store/vec4 v0x613172d14a80_0, 0, 32;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d14e80_0;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d13d60_0, 0, 32;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d13f30_0;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.12;
T_15.5 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %store/vec4 v0x613172d14040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d141e0_0;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v0x613172d14cd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x613172d14920_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15120_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %load/vec4 v0x613172d152c0_0;
    %cmp/e;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v0x613172d14cd0_0;
    %load/vec4 v0x613172d14920_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x613172d14920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
T_15.25 ;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x613172d15390_0, 0, 5;
    %load/vec4 v0x613172d14920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x613172d15450_0, 0, 5;
    %load/vec4 v0x613172d15390_0;
    %store/vec4 v0x613172d15050_0, 0, 5;
    %load/vec4 v0x613172d15450_0;
    %store/vec4 v0x613172d15120_0, 0, 5;
    %load/vec4 v0x613172d151f0_0;
    %load/vec4 v0x613172d152c0_0;
    %cmp/ne;
    %jmp/0xz  T_15.27, 4;
    %load/vec4 v0x613172d14cd0_0;
    %load/vec4 v0x613172d14920_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x613172d14920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
T_15.27 ;
    %jmp T_15.12;
T_15.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x613172d15a70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d14cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x613172d15740_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x613172d159a0_0, 0, 1;
    %load/vec4 v0x613172d14cd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x613172d14920_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x613172d14cd0_0, 0, 32;
    %jmp T_15.12;
T_15.10 ;
    %vpi_call 3 220 "$finish" {0 0 0};
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x613172ce8800;
T_16 ;
    %vpi_call 2 6 "$dumpfile", "hw2.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x613172ce8800 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "memoryFile.v";
    "addi.v";
    "alu.v";
    "andi.v";
    "clock.v";
    "ori.v";
    "programMem.v";
    "registerFile.v";
