ISim log file
Running: C:\Users\Hp\Desktop\Priya\Projects\UART\Test_Top_module_1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 32676960 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1.v" Line 30
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 109336800 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1.v" Line 30
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 25791250 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1.v" Line 30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 25248930 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Baud_generator.v" Line 24
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 49319830 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Baud_generator.v" Line 25
# restart
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 18775510 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/seven_segment_driver.v" Line 28
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 7932510 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/seven_segment_driver.v" Line 63
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 36819720 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1.v" Line 30
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 22454710 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/seven_segment_driver.v" Line 41
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 22741970 ns : File "C:/Users/Hp/Desktop/Priya/Projects/UART/Baud_generator.v" Line 25
