module top_module (
    input [7:0] in,
    output parity); 
    
    assign parity = ^ in[7:0];  //XOR of all 8 data bits

endmodule
