{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 00:57:37 2011 " "Info: Processing started: Mon May 23 00:57:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Info: Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Info: Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/alu.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-Behavioral " "Info: Found design unit 1: debug-Behavioral" {  } { { "debug.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/debug.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Info: Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/debug.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Info: Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-Behavioral " "Info: Found design unit 1: final-Behavioral" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Toshiba/Desktop/calculator/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/Toshiba/Desktop/calculator/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Info: Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registera.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registera-Behavioral " "Info: Found design unit 1: registera-Behavioral" {  } { { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registera " "Info: Found entity 1: registera" {  } { { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/datapath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Info: Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Info: Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "calculator.bdf" "inst" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 104 496 672 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:inst\|alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"datapath:inst\|alu:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/Toshiba/Desktop/calculator/datapath.bdf" { { 272 728 904 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:inst\|mux:inst2 " "Info: Elaborating entity \"mux\" for hierarchy \"datapath:inst\|mux:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "C:/Users/Toshiba/Desktop/calculator/datapath.bdf" { { 352 296 416 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registera datapath:inst\|registera:inst4 " "Info: Elaborating entity \"registera\" for hierarchy \"datapath:inst\|registera:inst4\"" {  } { { "datapath.bdf" "inst4" { Schematic "C:/Users/Toshiba/Desktop/calculator/datapath.bdf" { { 328 528 648 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:inst1 " "Info: Elaborating entity \"final\" for hierarchy \"final:inst1\"" {  } { { "calculator.bdf" "inst1" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 232 120 304 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next final.vhd(36) " "Warning (10631): VHDL Process Statement warning at final.vhd(36): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_state final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"out_state\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input_select final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"input_select\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_a final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"load_a\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_b final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"load_b\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset final.vhd(122) " "Warning (10631): VHDL Process Statement warning at final.vhd(122): inferring latch(es) for signal or variable \"reset\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset final.vhd(122) " "Info (10041): Inferred latch for \"reset\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] final.vhd(122) " "Info (10041): Inferred latch for \"alu_op\[0\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] final.vhd(122) " "Info (10041): Inferred latch for \"alu_op\[1\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] final.vhd(122) " "Info (10041): Inferred latch for \"alu_op\[2\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin final.vhd(122) " "Info (10041): Inferred latch for \"cin\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_b final.vhd(122) " "Info (10041): Inferred latch for \"load_b\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_a final.vhd(122) " "Info (10041): Inferred latch for \"load_a\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_select\[0\] final.vhd(122) " "Info (10041): Inferred latch for \"input_select\[0\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_select\[1\] final.vhd(122) " "Info (10041): Inferred latch for \"input_select\[1\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[0\] final.vhd(122) " "Info (10041): Inferred latch for \"out_state\[0\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[1\] final.vhd(122) " "Info (10041): Inferred latch for \"out_state\[1\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[2\] final.vhd(122) " "Info (10041): Inferred latch for \"out_state\[2\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[3\] final.vhd(122) " "Info (10041): Inferred latch for \"out_state\[3\]\" at final.vhd(122)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[0\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[0\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[1\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[1\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[2\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[2\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[3\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[3\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[4\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[4\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[5\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[5\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[6\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[6\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[7\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[7\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[8\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[8\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[9\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[9\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[10\] final.vhd(36) " "Info (10041): Inferred latch for \"y_next\[10\]\" at final.vhd(36)" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "calculator.bdf" "inst3" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 120 936 1056 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:inst2 " "Info: Elaborating entity \"debug\" for hierarchy \"debug:inst2\"" {  } { { "calculator.bdf" "inst2" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 328 944 1056 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[1\] " "Warning: LATCH primitive \"final:inst1\|y_next\[1\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[2\] " "Warning: LATCH primitive \"final:inst1\|y_next\[2\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[3\] " "Warning: LATCH primitive \"final:inst1\|y_next\[3\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[4\] " "Warning: LATCH primitive \"final:inst1\|y_next\[4\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[5\] " "Warning: LATCH primitive \"final:inst1\|y_next\[5\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[6\] " "Warning: LATCH primitive \"final:inst1\|y_next\[6\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[7\] " "Warning: LATCH primitive \"final:inst1\|y_next\[7\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[8\] " "Warning: LATCH primitive \"final:inst1\|y_next\[8\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[9\] " "Warning: LATCH primitive \"final:inst1\|y_next\[9\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[10\] " "Warning: LATCH primitive \"final:inst1\|y_next\[10\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "final:inst1\|y_next\[0\] " "Warning: LATCH primitive \"final:inst1\|y_next\[0\]\" is permanently enabled" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|out_state\[0\] " "Warning: Latch final:inst1\|out_state\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE final:inst1\|y_present\[1\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|out_state\[1\] " "Warning: Latch final:inst1\|out_state\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE final:inst1\|y_present\[1\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|out_state\[2\] " "Warning: Latch final:inst1\|out_state\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|out_state\[3\] " "Warning: Latch final:inst1\|out_state\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|reset " "Warning: Latch final:inst1\|reset has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOP\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MOP\[3\]" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|input_select\[1\] " "Warning: Latch final:inst1\|input_select\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|input_select\[0\] " "Warning: Latch final:inst1\|input_select\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|alu_op\[1\] " "Warning: Latch final:inst1\|alu_op\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|cin " "Warning: Latch final:inst1\|cin has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOP\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MOP\[3\]" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|alu_op\[0\] " "Warning: Latch final:inst1\|alu_op\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOP\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MOP\[3\]" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|alu_op\[2\] " "Warning: Latch final:inst1\|alu_op\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOP\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MOP\[3\]" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|load_b " "Warning: Latch final:inst1\|load_b has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOP\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal MOP\[3\]" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "final:inst1\|load_a " "Warning: Latch final:inst1\|load_a has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA final:inst1\|y_present\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR final:inst1\|y_present\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal final:inst1\|y_present\[1\]" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OUT\[0\] VCC " "Warning (13410): Pin \"OUT\[0\]\" is stuck at VCC" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 144 1072 1248 160 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Info: Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 00:57:43 2011 " "Info: Processing ended: Mon May 23 00:57:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
