|Decode_SC_TEST
EN => Clock_controll_50MHZ_T_50HZ:X3.EN
clear => SC:X1.clear
Reset => Clock_controll_50MHZ_T_50HZ:X3.reset
clk => Clock_controll_50MHZ_T_50HZ:X3.clkin
outp[0] <= Decoder4:X2.o[0]
outp[1] <= Decoder4:X2.o[1]
outp[2] <= Decoder4:X2.o[2]
outp[3] <= Decoder4:X2.o[3]
outp[4] <= Decoder4:X2.o[4]
outp[5] <= Decoder4:X2.o[5]
outp[6] <= Decoder4:X2.o[6]
outp[7] <= Decoder4:X2.o[7]
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig1.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig2.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig3.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig4.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
switch => dig5.OUTPUTSELECT
dig1[0] <= dig1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[1] <= dig1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[2] <= dig1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[3] <= dig1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[4] <= dig1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[5] <= dig1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[6] <= dig1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[0] <= dig2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[1] <= dig2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[2] <= dig2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[3] <= dig2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[4] <= dig2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[5] <= dig2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[6] <= dig2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[0] <= dig3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[1] <= dig3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[2] <= dig3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[3] <= dig3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[4] <= dig3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[5] <= dig3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[6] <= dig3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[0] <= dig4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[1] <= dig4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[2] <= dig4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[3] <= dig4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[4] <= dig4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[5] <= dig4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[6] <= dig4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[0] <= dig5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[1] <= dig5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[2] <= dig5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[3] <= dig5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[4] <= dig5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[5] <= dig5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[6] <= dig5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Decode_SC_TEST|SC:X1
clk => S_SCout[0].CLK
clk => S_SCout[1].CLK
clk => S_SCout[2].CLK
clk => S_SCout[3].CLK
clk => SS_SCout[0].CLK
clk => SS_SCout[1].CLK
clk => SS_SCout[2].CLK
clk => SS_SCout[3].CLK
clear => process_0.IN1
SCout[0] <= S_SCout[0].DB_MAX_OUTPUT_PORT_TYPE
SCout[1] <= S_SCout[1].DB_MAX_OUTPUT_PORT_TYPE
SCout[2] <= S_SCout[2].DB_MAX_OUTPUT_PORT_TYPE
SCout[3] <= S_SCout[3].DB_MAX_OUTPUT_PORT_TYPE


|Decode_SC_TEST|Decoder4:X2
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
o[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Decode_SC_TEST|Clock_controll_50MHZ_T_50HZ:X3
clkin => clkout_s.CLK
clkin => CH[0].CLK
clkin => CH[1].CLK
clkin => CH[2].CLK
clkin => CH[3].CLK
clkin => CH[4].CLK
clkin => CH[5].CLK
clkin => CH[6].CLK
clkin => CH[7].CLK
clkin => CH[8].CLK
clkin => CH[9].CLK
clkin => CH[10].CLK
clkin => CH[11].CLK
clkin => CH[12].CLK
clkin => CH[13].CLK
clkin => CH[14].CLK
clkin => CH[15].CLK
clkin => CH[16].CLK
clkin => CH[17].CLK
clkin => CH[18].CLK
clkin => CH[19].CLK
EN => CH[19].IN0
EN => clkout_s.ENA
EN => CH[19].ENA
EN => CH[18].ENA
EN => CH[17].ENA
EN => CH[16].ENA
EN => CH[15].ENA
EN => CH[14].ENA
EN => CH[13].ENA
EN => CH[12].ENA
EN => CH[11].ENA
EN => CH[10].ENA
EN => CH[9].ENA
EN => CH[8].ENA
EN => CH[7].ENA
EN => CH[6].ENA
EN => CH[5].ENA
EN => CH[4].ENA
EN => CH[3].ENA
EN => CH[2].ENA
EN => CH[1].ENA
EN => CH[0].ENA
reset => clkout_s.OUTPUTSELECT
reset => CH[19].IN1
clkout <= clkout_s.DB_MAX_OUTPUT_PORT_TYPE


|Decode_SC_TEST|CONVERTER:X4
INS[0] => Mod0.IN31
INS[0] => Div0.IN19
INS[1] => Mod0.IN30
INS[1] => Div0.IN18
INS[2] => Mod0.IN29
INS[2] => Div0.IN17
INS[3] => Mod0.IN28
INS[3] => Div0.IN16
INS[4] => Mod0.IN27
INS[4] => Div0.IN15
INS[5] => Mod0.IN26
INS[5] => Div0.IN14
INS[6] => Mod0.IN25
INS[6] => Div0.IN13
INS[7] => Mod0.IN24
INS[7] => Div0.IN12
INS[8] => Mod0.IN23
INS[8] => Div0.IN11
INS[9] => Mod0.IN22
INS[9] => Div0.IN10
INS[10] => Mod0.IN21
INS[10] => Div0.IN9
INS[11] => Mod0.IN20
INS[11] => Div0.IN8
INS[12] => Mod0.IN19
INS[12] => Div0.IN7
INS[13] => Mod0.IN18
INS[13] => Div0.IN6
INS[14] => Mod0.IN17
INS[14] => Div0.IN5
INS[15] => Mod0.IN16
INS[15] => Div0.IN4
datadig1[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig3[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig4[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig5[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~


|Decode_SC_TEST|CONVERTER:X5
INS[0] => Mod0.IN31
INS[0] => Div0.IN19
INS[1] => Mod0.IN30
INS[1] => Div0.IN18
INS[2] => Mod0.IN29
INS[2] => Div0.IN17
INS[3] => Mod0.IN28
INS[3] => Div0.IN16
INS[4] => Mod0.IN27
INS[4] => Div0.IN15
INS[5] => Mod0.IN26
INS[5] => Div0.IN14
INS[6] => Mod0.IN25
INS[6] => Div0.IN13
INS[7] => Mod0.IN24
INS[7] => Div0.IN12
INS[8] => Mod0.IN23
INS[8] => Div0.IN11
INS[9] => Mod0.IN22
INS[9] => Div0.IN10
INS[10] => Mod0.IN21
INS[10] => Div0.IN9
INS[11] => Mod0.IN20
INS[11] => Div0.IN8
INS[12] => Mod0.IN19
INS[12] => Div0.IN7
INS[13] => Mod0.IN18
INS[13] => Div0.IN6
INS[14] => Mod0.IN17
INS[14] => Div0.IN5
INS[15] => Mod0.IN16
INS[15] => Div0.IN4
datadig1[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig3[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig4[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig5[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~


