Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: Epp_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Epp_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Epp_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Epp_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/BRamAB.v" in library work
Compiling verilog file "EppCtrl.v" in library work
Module <BRamAB> compiled
Compiling verilog file "BramComCtrl.v" in library work
Module <EppCtrl> compiled
Compiling verilog file "Epp_top.v" in library work
Module <BramComCtrl> compiled
Module <Epp_top> compiled
No errors in compilation
Analysis of file <"Epp_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Epp_top> in library <work>.

Analyzing hierarchy for module <EppCtrl> in library <work>.

Analyzing hierarchy for module <BramComCtrl> in library <work> with parameters.
	adcMode = "0011"
	addrBramAddrH = "10"
	addrBramAddrL = "01"
	addrBramDB = "00"
	cnfgModeH = "0010"
	cnfgModeL = "0001"
	const = "0000"
	ctrlMode = "0000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Epp_top>.
WARNING:Xst:2211 - "ipcore_dir/BRamAB.v" line 87: Instantiating black box module <BRamAB>.
Module <Epp_top> is correct for synthesis.
 
Analyzing module <EppCtrl> in library <work>.
Module <EppCtrl> is correct for synthesis.
 
Analyzing module <BramComCtrl> in library <work>.
	adcMode = 4'b0011
	addrBramAddrH = 2'b10
	addrBramAddrL = 2'b01
	addrBramDB = 2'b00
	cnfgModeH = 4'b0010
	cnfgModeL = 4'b0001
	const = 4'b0000
	ctrlMode = 4'b0000
Module <BramComCtrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <EppCtrl>.
    Related source file is "EppCtrl.v".
    Found 8-bit tristate buffer for signal <DB>.
    Found 8-bit register for signal <AddrReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <EppCtrl> synthesized.


Synthesizing Unit <BramComCtrl>.
    Related source file is "BramComCtrl.v".
WARNING:Xst:647 - Input <busEppAddrIn<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <busEppOut>.
    Found 12-bit register for signal <regBramAddr>.
    Found 12-bit adder for signal <regBramAddr$share0000>.
    Found 3-bit register for signal <stbAddrReg>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <BramComCtrl> synthesized.


Synthesizing Unit <Epp_top>.
    Related source file is "Epp_top.v".
Unit <Epp_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Registers                                            : 3
 12-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BRamAB.ngc>.
Loading core <BRamAB> for timing and area information for instance <mod4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Epp_top> ...

Optimizing unit <BramComCtrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Epp_top, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Epp_top> :
	Found 2-bit shift register for signal <mod2/stbAddrReg_1>.
Unit <Epp_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Epp_top.ngr
Top Level Output File Name         : Epp_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 93
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 11
#      LUT2                        : 14
#      LUT3                        : 6
#      LUT4                        : 28
#      MUXCY                       : 11
#      MUXF5                       : 4
#      VCC                         : 2
#      XORCY                       : 12
# FlipFlops/Latches                : 22
#      FD                          : 2
#      FDE_1                       : 8
#      FDRE                        : 12
# RAMS                             : 2
#      RAMB16_S4_S4                : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 11
#      IOBUF                       : 8
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       33  out of   4656     0%  
 Number of Slice Flip Flops:             22  out of   9312     0%  
 Number of 4 input LUTs:                 63  out of   9312     0%  
    Number used as logic:                62
    Number used as Shift registers:       1
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
EppDstb                            | IBUF+BUFG                   | 2     |
clk                                | BUFGP                       | 5     |
EppAstb                            | IBUF+BUFG                   | 8     |
mod2/aux(mod2/aux1:O)              | NONE(*)(mod2/regBramAddr_11)| 12    |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.367ns (Maximum Frequency: 186.324MHz)
   Minimum input arrival time before clock: 6.302ns
   Maximum output required time after clock: 8.823ns
   Maximum combinational path delay: 7.161ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod2/aux'
  Clock period: 5.367ns (frequency: 186.324MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               5.367ns (Levels of Logic = 13)
  Source:            mod2/regBramAddr_1 (FF)
  Destination:       mod2/regBramAddr_11 (FF)
  Source Clock:      mod2/aux rising
  Destination Clock: mod2/aux rising

  Data Path: mod2/regBramAddr_1 to mod2/regBramAddr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  mod2/regBramAddr_1 (mod2/regBramAddr_1)
     LUT1:I0->O            1   0.704   0.000  mod2/Madd_regBramAddr_share0000_cy<1>_rt (mod2/Madd_regBramAddr_share0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  mod2/Madd_regBramAddr_share0000_cy<1> (mod2/Madd_regBramAddr_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<2> (mod2/Madd_regBramAddr_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<3> (mod2/Madd_regBramAddr_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<4> (mod2/Madd_regBramAddr_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<5> (mod2/Madd_regBramAddr_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<6> (mod2/Madd_regBramAddr_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<7> (mod2/Madd_regBramAddr_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<8> (mod2/Madd_regBramAddr_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<9> (mod2/Madd_regBramAddr_share0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<10> (mod2/Madd_regBramAddr_share0000_cy<10>)
     XORCY:CI->O           1   0.804   0.499  mod2/Madd_regBramAddr_share0000_xor<11> (mod2/regBramAddr_share0000<11>)
     LUT2:I1->O            1   0.704   0.000  mod2/regBramAddr_mux0000<0>2 (mod2/regBramAddr_mux0000<0>)
     FDRE:D                    0.308          mod2/regBramAddr_11
    ----------------------------------------
    Total                      5.367ns (4.106ns logic, 1.261ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            mod2/Mshreg_stbAddrReg_1 (FF)
  Destination:       mod2/stbAddrReg_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mod2/Mshreg_stbAddrReg_1 to mod2/stbAddrReg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.706   0.000  mod2/Mshreg_stbAddrReg_1 (mod2/Mshreg_stbAddrReg_1)
     FD:D                      0.308          mod2/stbAddrReg_1
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDstb'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.730ns (Levels of Logic = 3)
  Source:            EppWr (PAD)
  Destination:       mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination Clock: EppDstb falling

  Data Path: EppWr to mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  EppWr_IBUF (EppWr_IBUF)
     LUT3:I0->O            2   0.704   0.447  mod2/regBramAddr_mux0000<10>11 (BramWeIn)
     begin scope: 'mod4'
     begin scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr'
     RAMB16_S4_S4:WEA          1.253          ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                      4.730ns (3.175ns logic, 1.555ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.673ns (Levels of Logic = 1)
  Source:            EppAstb (PAD)
  Destination:       mod2/Mshreg_stbAddrReg_1 (FF)
  Destination Clock: clk rising

  Data Path: EppAstb to mod2/Mshreg_stbAddrReg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  EppAstb_IBUF (EppAstb_IBUF1)
     SRL16:D                   0.421          mod2/Mshreg_stbAddrReg_1
    ----------------------------------------
    Total                      2.673ns (1.639ns logic, 1.034ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppAstb'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.444ns (Levels of Logic = 2)
  Source:            EppWr (PAD)
  Destination:       mod1/AddrReg_7 (FF)
  Destination Clock: EppAstb falling

  Data Path: EppWr to mod1/AddrReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   0.933  EppWr_IBUF (EppWr_IBUF)
     INV:I->O             16   0.704   1.034  mod1/EppWr_inv1_INV_0 (mod1/EppWr_inv)
     FDE_1:CE                  0.555          mod1/AddrReg_0
    ----------------------------------------
    Total                      4.444ns (2.477ns logic, 1.967ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mod2/aux'
  Total number of paths / destination ports: 50 / 36
-------------------------------------------------------------------------
Offset:              6.302ns (Levels of Logic = 4)
  Source:            EppWr (PAD)
  Destination:       mod2/regBramAddr_11 (FF)
  Destination Clock: mod2/aux rising

  Data Path: EppWr to mod2/regBramAddr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  EppWr_IBUF (EppWr_IBUF)
     LUT3:I0->O            1   0.704   0.499  mod2/regBramAddr_mux0000<0>1_SW0 (N2)
     LUT4:I1->O           10   0.704   1.057  mod2/regBramAddr_mux0000<0>1 (mod2/N01)
     LUT2:I0->O            1   0.704   0.000  mod2/regBramAddr_mux0000<9>1 (mod2/regBramAddr_mux0000<9>)
     FDRE:D                    0.308          mod2/regBramAddr_2
    ----------------------------------------
    Total                      6.302ns (3.638ns logic, 2.664ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppAstb'
  Total number of paths / destination ports: 38 / 8
-------------------------------------------------------------------------
Offset:              7.450ns (Levels of Logic = 3)
  Source:            mod1/AddrReg_6 (FF)
  Destination:       DB<3> (PAD)
  Source Clock:      EppAstb falling

  Data Path: mod1/AddrReg_6 to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           19   0.591   1.260  mod1/AddrReg_6 (mod1/AddrReg_6)
     LUT4:I0->O            1   0.704   0.499  mod1/busEpp<3>20 (mod1/busEpp<3>20)
     LUT4:I1->O            1   0.704   0.420  mod1/busEpp<3>47 (mod1/busEpp<3>)
     IOBUF:I->IO               3.272          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      7.450ns (5.271ns logic, 2.179ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDstb'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              8.823ns (Levels of Logic = 4)
  Source:            mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination:       DB<3> (PAD)
  Source Clock:      EppDstb falling

  Data Path: mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4_S4:CLKA->DOA3    1   2.800   0.424  ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (DOUTA<3>)
     end scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr'
     end scope: 'mod4'
     LUT4:I3->O            1   0.704   0.499  mod1/busEpp<3>20 (mod1/busEpp<3>20)
     LUT4:I1->O            1   0.704   0.420  mod1/busEpp<3>47 (mod1/busEpp<3>)
     IOBUF:I->IO               3.272          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      8.823ns (7.480ns logic, 1.343ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod2/aux'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              6.877ns (Levels of Logic = 3)
  Source:            mod2/regBramAddr_3 (FF)
  Destination:       DB<3> (PAD)
  Source Clock:      mod2/aux rising

  Data Path: mod2/regBramAddr_3 to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  mod2/regBramAddr_3 (mod2/regBramAddr_3)
     LUT3:I0->O            1   0.704   0.424  mod1/busEpp<3>47_SW0 (N41)
     LUT4:I3->O            1   0.704   0.420  mod1/busEpp<3>47 (mod1/busEpp<3>)
     IOBUF:I->IO               3.272          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      6.877ns (5.271ns logic, 1.606ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.492ns (Levels of Logic = 2)
  Source:            mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination:       Led<7> (PAD)
  Source Clock:      clk rising

  Data Path: mod4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4_S4:CLKB->DOB3    1   2.800   0.420  ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram (DOUTB<7>)
     end scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr'
     end scope: 'mod4'
     OBUF:I->O                 3.272          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      6.492ns (6.072ns logic, 0.420ns route)
                                       (93.5% logic, 6.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Delay:               7.161ns (Levels of Logic = 3)
  Source:            EppWr (PAD)
  Destination:       DB<7> (PAD)

  Data Path: EppWr to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   0.933  EppWr_IBUF (EppWr_IBUF)
     INV:I->O             16   0.704   1.034  mod1/EppWr_inv1_INV_0 (mod1/EppWr_inv)
     IOBUF:T->IO               3.272          DB_7_IOBUF (DB<7>)
    ----------------------------------------
    Total                      7.161ns (5.194ns logic, 1.967ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.51 secs
 
--> 

Total memory usage is 269300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

