{"vcs1":{"timestamp_begin":1731404130.598352665, "rt":2.18, "ut":1.13, "st":0.24}}
{"vcselab":{"timestamp_begin":1731404132.853308854, "rt":1.27, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1731404134.195426537, "rt":0.49, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731404129.948998038}
{"VCS_COMP_START_TIME": 1731404129.948998038}
{"VCS_COMP_END_TIME": 1731404136.431946910}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231600}}
