.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 7
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_ExtVref */
.set ADC_ExtVref__0__DM__MASK, 0xE00000
.set ADC_ExtVref__0__DM__SHIFT, 21
.set ADC_ExtVref__0__DR, CYREG_PRT1_DR
.set ADC_ExtVref__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_ExtVref__0__HSIOM_MASK, 0xF0000000
.set ADC_ExtVref__0__HSIOM_SHIFT, 28
.set ADC_ExtVref__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_ExtVref__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_ExtVref__0__MASK, 0x80
.set ADC_ExtVref__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_ExtVref__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_ExtVref__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_ExtVref__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_ExtVref__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_ExtVref__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_ExtVref__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_ExtVref__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_ExtVref__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_ExtVref__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_ExtVref__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_ExtVref__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_ExtVref__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_ExtVref__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_ExtVref__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_ExtVref__0__PC, CYREG_PRT1_PC
.set ADC_ExtVref__0__PC2, CYREG_PRT1_PC2
.set ADC_ExtVref__0__PORT, 1
.set ADC_ExtVref__0__PS, CYREG_PRT1_PS
.set ADC_ExtVref__0__SHIFT, 7
.set ADC_ExtVref__DR, CYREG_PRT1_DR
.set ADC_ExtVref__INTCFG, CYREG_PRT1_INTCFG
.set ADC_ExtVref__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_ExtVref__MASK, 0x80
.set ADC_ExtVref__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_ExtVref__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_ExtVref__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_ExtVref__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_ExtVref__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_ExtVref__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_ExtVref__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_ExtVref__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_ExtVref__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_ExtVref__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_ExtVref__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_ExtVref__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_ExtVref__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_ExtVref__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_ExtVref__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_ExtVref__PC, CYREG_PRT1_PC
.set ADC_ExtVref__PC2, CYREG_PRT1_PC2
.set ADC_ExtVref__PORT, 1
.set ADC_ExtVref__PS, CYREG_PRT1_PS
.set ADC_ExtVref__SHIFT, 7

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_B01
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_B01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_C01
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_C01

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* Pin_SW */
.set Pin_SW__0__DM__MASK, 0xE00000
.set Pin_SW__0__DM__SHIFT, 21
.set Pin_SW__0__DR, CYREG_PRT0_DR
.set Pin_SW__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_SW__0__HSIOM_MASK, 0xF0000000
.set Pin_SW__0__HSIOM_SHIFT, 28
.set Pin_SW__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_SW__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_SW__0__MASK, 0x80
.set Pin_SW__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SW__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SW__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SW__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SW__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SW__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SW__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SW__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SW__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SW__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SW__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SW__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SW__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SW__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SW__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SW__0__PC, CYREG_PRT0_PC
.set Pin_SW__0__PC2, CYREG_PRT0_PC2
.set Pin_SW__0__PORT, 0
.set Pin_SW__0__PS, CYREG_PRT0_PS
.set Pin_SW__0__SHIFT, 7
.set Pin_SW__DR, CYREG_PRT0_DR
.set Pin_SW__INTCFG, CYREG_PRT0_INTCFG
.set Pin_SW__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_SW__MASK, 0x80
.set Pin_SW__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SW__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SW__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SW__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SW__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SW__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SW__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SW__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SW__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SW__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SW__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SW__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SW__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SW__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SW__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SW__PC, CYREG_PRT0_PC
.set Pin_SW__PC2, CYREG_PRT0_PC2
.set Pin_SW__PORT, 0
.set Pin_SW__PS, CYREG_PRT0_PS
.set Pin_SW__SHIFT, 7

/* Opamp_1_cy_psoc4_abuf */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Opamp_2_cy_psoc4_abuf */
.set Opamp_2_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_2_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_2_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Pin_LED */
.set Pin_LED__0__DM__MASK, 0xE00
.set Pin_LED__0__DM__SHIFT, 9
.set Pin_LED__0__DR, CYREG_PRT4_DR
.set Pin_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_LED__0__HSIOM_MASK, 0x0000F000
.set Pin_LED__0__HSIOM_SHIFT, 12
.set Pin_LED__0__INTCFG, CYREG_PRT4_INTCFG
.set Pin_LED__0__INTSTAT, CYREG_PRT4_INTSTAT
.set Pin_LED__0__MASK, 0x08
.set Pin_LED__0__PC, CYREG_PRT4_PC
.set Pin_LED__0__PC2, CYREG_PRT4_PC2
.set Pin_LED__0__PORT, 4
.set Pin_LED__0__PS, CYREG_PRT4_PS
.set Pin_LED__0__SHIFT, 3
.set Pin_LED__DR, CYREG_PRT4_DR
.set Pin_LED__INTCFG, CYREG_PRT4_INTCFG
.set Pin_LED__INTSTAT, CYREG_PRT4_INTSTAT
.set Pin_LED__MASK, 0x08
.set Pin_LED__PC, CYREG_PRT4_PC
.set Pin_LED__PC2, CYREG_PRT4_PC2
.set Pin_LED__PORT, 4
.set Pin_LED__PS, CYREG_PRT4_PS
.set Pin_LED__SHIFT, 3

/* PWM_Tune_cy_m0s8_tcpwm_1 */
.set PWM_Tune_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_Tune_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_Tune_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_Tune_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_Tune_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_Tune_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_Tune_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_Tune_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_Tune_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_CMOD */
.set Pin_CMOD__0__DM__MASK, 0x7000
.set Pin_CMOD__0__DM__SHIFT, 12
.set Pin_CMOD__0__DR, CYREG_PRT0_DR
.set Pin_CMOD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_CMOD__0__HSIOM_MASK, 0x000F0000
.set Pin_CMOD__0__HSIOM_SHIFT, 16
.set Pin_CMOD__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_CMOD__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_CMOD__0__MASK, 0x10
.set Pin_CMOD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_CMOD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_CMOD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_CMOD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_CMOD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_CMOD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_CMOD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_CMOD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_CMOD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_CMOD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_CMOD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_CMOD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_CMOD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_CMOD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_CMOD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_CMOD__0__PC, CYREG_PRT0_PC
.set Pin_CMOD__0__PC2, CYREG_PRT0_PC2
.set Pin_CMOD__0__PORT, 0
.set Pin_CMOD__0__PS, CYREG_PRT0_PS
.set Pin_CMOD__0__SHIFT, 4
.set Pin_CMOD__DR, CYREG_PRT0_DR
.set Pin_CMOD__INTCFG, CYREG_PRT0_INTCFG
.set Pin_CMOD__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_CMOD__MASK, 0x10
.set Pin_CMOD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_CMOD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_CMOD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_CMOD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_CMOD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_CMOD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_CMOD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_CMOD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_CMOD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_CMOD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_CMOD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_CMOD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_CMOD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_CMOD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_CMOD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_CMOD__PC, CYREG_PRT0_PC
.set Pin_CMOD__PC2, CYREG_PRT0_PC2
.set Pin_CMOD__PORT, 0
.set Pin_CMOD__PS, CYREG_PRT0_PS
.set Pin_CMOD__SHIFT, 4

/* Clock_12M */
.set Clock_12M__DIVIDER_MASK, 0x0000FFFF
.set Clock_12M__ENABLE, CYREG_CLK_DIVIDER_A01
.set Clock_12M__ENABLE_MASK, 0x80000000
.set Clock_12M__MASK, 0x80000000
.set Clock_12M__REGISTER, CYREG_CLK_DIVIDER_A01

/* Clock_ADC */
.set Clock_ADC__DIVIDER_MASK, 0x0000FFFF
.set Clock_ADC__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_ADC__ENABLE_MASK, 0x80000000
.set Clock_ADC__MASK, 0x80000000
.set Clock_ADC__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_MIX */
.set Clock_MIX__DIVIDER_MASK, 0x0000FFFF
.set Clock_MIX__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_MIX__ENABLE_MASK, 0x80000000
.set Clock_MIX__MASK, 0x80000000
.set Clock_MIX__REGISTER, CYREG_CLK_DIVIDER_A00

/* Pin_CTANK */
.set Pin_CTANK__0__DM__MASK, 0x38000
.set Pin_CTANK__0__DM__SHIFT, 15
.set Pin_CTANK__0__DR, CYREG_PRT0_DR
.set Pin_CTANK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_CTANK__0__HSIOM_MASK, 0x00F00000
.set Pin_CTANK__0__HSIOM_SHIFT, 20
.set Pin_CTANK__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_CTANK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_CTANK__0__MASK, 0x20
.set Pin_CTANK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_CTANK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_CTANK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_CTANK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_CTANK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_CTANK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_CTANK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_CTANK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_CTANK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_CTANK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_CTANK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_CTANK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_CTANK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_CTANK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_CTANK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_CTANK__0__PC, CYREG_PRT0_PC
.set Pin_CTANK__0__PC2, CYREG_PRT0_PC2
.set Pin_CTANK__0__PORT, 0
.set Pin_CTANK__0__PS, CYREG_PRT0_PS
.set Pin_CTANK__0__SHIFT, 5
.set Pin_CTANK__DR, CYREG_PRT0_DR
.set Pin_CTANK__INTCFG, CYREG_PRT0_INTCFG
.set Pin_CTANK__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_CTANK__MASK, 0x20
.set Pin_CTANK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_CTANK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_CTANK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_CTANK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_CTANK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_CTANK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_CTANK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_CTANK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_CTANK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_CTANK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_CTANK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_CTANK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_CTANK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_CTANK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_CTANK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_CTANK__PC, CYREG_PRT0_PC
.set Pin_CTANK__PC2, CYREG_PRT0_PC2
.set Pin_CTANK__PORT, 0
.set Pin_CTANK__PS, CYREG_PRT0_PS
.set Pin_CTANK__SHIFT, 5

/* Pin_Gain0 */
.set Pin_Gain0__0__DM__MASK, 0x38
.set Pin_Gain0__0__DM__SHIFT, 3
.set Pin_Gain0__0__DR, CYREG_PRT0_DR
.set Pin_Gain0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Gain0__0__HSIOM_MASK, 0x000000F0
.set Pin_Gain0__0__HSIOM_SHIFT, 4
.set Pin_Gain0__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain0__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain0__0__MASK, 0x02
.set Pin_Gain0__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_Gain0__0__OUT_SEL_SHIFT, 2
.set Pin_Gain0__0__OUT_SEL_VAL, 0
.set Pin_Gain0__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain0__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain0__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain0__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain0__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain0__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain0__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain0__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain0__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain0__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain0__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain0__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain0__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain0__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain0__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain0__0__PC, CYREG_PRT0_PC
.set Pin_Gain0__0__PC2, CYREG_PRT0_PC2
.set Pin_Gain0__0__PORT, 0
.set Pin_Gain0__0__PS, CYREG_PRT0_PS
.set Pin_Gain0__0__SHIFT, 1
.set Pin_Gain0__DR, CYREG_PRT0_DR
.set Pin_Gain0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain0__MASK, 0x02
.set Pin_Gain0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain0__PC, CYREG_PRT0_PC
.set Pin_Gain0__PC2, CYREG_PRT0_PC2
.set Pin_Gain0__PORT, 0
.set Pin_Gain0__PS, CYREG_PRT0_PS
.set Pin_Gain0__SHIFT, 1

/* Pin_Gain1 */
.set Pin_Gain1__0__DM__MASK, 0xE00
.set Pin_Gain1__0__DM__SHIFT, 9
.set Pin_Gain1__0__DR, CYREG_PRT0_DR
.set Pin_Gain1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Gain1__0__HSIOM_MASK, 0x0000F000
.set Pin_Gain1__0__HSIOM_SHIFT, 12
.set Pin_Gain1__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain1__0__MASK, 0x08
.set Pin_Gain1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_Gain1__0__OUT_SEL_SHIFT, 6
.set Pin_Gain1__0__OUT_SEL_VAL, 3
.set Pin_Gain1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain1__0__PC, CYREG_PRT0_PC
.set Pin_Gain1__0__PC2, CYREG_PRT0_PC2
.set Pin_Gain1__0__PORT, 0
.set Pin_Gain1__0__PS, CYREG_PRT0_PS
.set Pin_Gain1__0__SHIFT, 3
.set Pin_Gain1__DR, CYREG_PRT0_DR
.set Pin_Gain1__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain1__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain1__MASK, 0x08
.set Pin_Gain1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain1__PC, CYREG_PRT0_PC
.set Pin_Gain1__PC2, CYREG_PRT0_PC2
.set Pin_Gain1__PORT, 0
.set Pin_Gain1__PS, CYREG_PRT0_PS
.set Pin_Gain1__SHIFT, 3

/* Pin_Gain2 */
.set Pin_Gain2__0__DM__MASK, 0x1C0
.set Pin_Gain2__0__DM__SHIFT, 6
.set Pin_Gain2__0__DR, CYREG_PRT0_DR
.set Pin_Gain2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_Gain2__0__HSIOM_MASK, 0x00000F00
.set Pin_Gain2__0__HSIOM_SHIFT, 8
.set Pin_Gain2__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain2__0__MASK, 0x04
.set Pin_Gain2__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_Gain2__0__OUT_SEL_SHIFT, 4
.set Pin_Gain2__0__OUT_SEL_VAL, 2
.set Pin_Gain2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain2__0__PC, CYREG_PRT0_PC
.set Pin_Gain2__0__PC2, CYREG_PRT0_PC2
.set Pin_Gain2__0__PORT, 0
.set Pin_Gain2__0__PS, CYREG_PRT0_PS
.set Pin_Gain2__0__SHIFT, 2
.set Pin_Gain2__DR, CYREG_PRT0_DR
.set Pin_Gain2__INTCFG, CYREG_PRT0_INTCFG
.set Pin_Gain2__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_Gain2__MASK, 0x04
.set Pin_Gain2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Gain2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Gain2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Gain2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Gain2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Gain2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Gain2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Gain2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Gain2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Gain2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Gain2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Gain2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Gain2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Gain2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Gain2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Gain2__PC, CYREG_PRT0_PC
.set Pin_Gain2__PC2, CYREG_PRT0_PC2
.set Pin_Gain2__PORT, 0
.set Pin_Gain2__PS, CYREG_PRT0_PS
.set Pin_Gain2__SHIFT, 2

/* Pin_BandSel */
.set Pin_BandSel__0__DM__MASK, 0xE00000
.set Pin_BandSel__0__DM__SHIFT, 21
.set Pin_BandSel__0__DR, CYREG_PRT2_DR
.set Pin_BandSel__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_BandSel__0__HSIOM_MASK, 0xF0000000
.set Pin_BandSel__0__HSIOM_SHIFT, 28
.set Pin_BandSel__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_BandSel__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_BandSel__0__MASK, 0x80
.set Pin_BandSel__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_BandSel__0__OUT_SEL_SHIFT, 14
.set Pin_BandSel__0__OUT_SEL_VAL, 3
.set Pin_BandSel__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_BandSel__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_BandSel__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_BandSel__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_BandSel__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_BandSel__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_BandSel__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_BandSel__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_BandSel__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_BandSel__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_BandSel__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_BandSel__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_BandSel__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_BandSel__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_BandSel__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_BandSel__0__PC, CYREG_PRT2_PC
.set Pin_BandSel__0__PC2, CYREG_PRT2_PC2
.set Pin_BandSel__0__PORT, 2
.set Pin_BandSel__0__PS, CYREG_PRT2_PS
.set Pin_BandSel__0__SHIFT, 7
.set Pin_BandSel__DR, CYREG_PRT2_DR
.set Pin_BandSel__INTCFG, CYREG_PRT2_INTCFG
.set Pin_BandSel__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_BandSel__MASK, 0x80
.set Pin_BandSel__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_BandSel__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_BandSel__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_BandSel__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_BandSel__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_BandSel__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_BandSel__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_BandSel__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_BandSel__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_BandSel__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_BandSel__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_BandSel__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_BandSel__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_BandSel__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_BandSel__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_BandSel__PC, CYREG_PRT2_PC
.set Pin_BandSel__PC2, CYREG_PRT2_PC2
.set Pin_BandSel__PORT, 2
.set Pin_BandSel__PS, CYREG_PRT2_PS
.set Pin_BandSel__SHIFT, 7

/* Pin_Opamp1M */
.set Pin_Opamp1M__0__DM__MASK, 0x38
.set Pin_Opamp1M__0__DM__SHIFT, 3
.set Pin_Opamp1M__0__DR, CYREG_PRT1_DR
.set Pin_Opamp1M__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp1M__0__HSIOM_MASK, 0x000000F0
.set Pin_Opamp1M__0__HSIOM_SHIFT, 4
.set Pin_Opamp1M__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1M__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1M__0__MASK, 0x02
.set Pin_Opamp1M__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1M__0__OUT_SEL_SHIFT, 2
.set Pin_Opamp1M__0__OUT_SEL_VAL, 0
.set Pin_Opamp1M__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1M__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1M__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1M__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1M__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1M__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1M__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1M__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1M__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1M__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1M__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1M__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1M__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1M__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1M__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1M__0__PC, CYREG_PRT1_PC
.set Pin_Opamp1M__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1M__0__PORT, 1
.set Pin_Opamp1M__0__PS, CYREG_PRT1_PS
.set Pin_Opamp1M__0__SHIFT, 1
.set Pin_Opamp1M__DR, CYREG_PRT1_DR
.set Pin_Opamp1M__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1M__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1M__MASK, 0x02
.set Pin_Opamp1M__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1M__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1M__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1M__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1M__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1M__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1M__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1M__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1M__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1M__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1M__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1M__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1M__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1M__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1M__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1M__PC, CYREG_PRT1_PC
.set Pin_Opamp1M__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1M__PORT, 1
.set Pin_Opamp1M__PS, CYREG_PRT1_PS
.set Pin_Opamp1M__SHIFT, 1

/* Pin_Opamp1P */
.set Pin_Opamp1P__0__DM__MASK, 0x07
.set Pin_Opamp1P__0__DM__SHIFT, 0
.set Pin_Opamp1P__0__DR, CYREG_PRT1_DR
.set Pin_Opamp1P__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp1P__0__HSIOM_MASK, 0x0000000F
.set Pin_Opamp1P__0__HSIOM_SHIFT, 0
.set Pin_Opamp1P__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1P__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1P__0__MASK, 0x01
.set Pin_Opamp1P__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1P__0__OUT_SEL_SHIFT, 0
.set Pin_Opamp1P__0__OUT_SEL_VAL, 0
.set Pin_Opamp1P__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1P__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1P__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1P__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1P__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1P__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1P__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1P__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1P__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1P__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1P__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1P__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1P__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1P__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1P__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1P__0__PC, CYREG_PRT1_PC
.set Pin_Opamp1P__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1P__0__PORT, 1
.set Pin_Opamp1P__0__PS, CYREG_PRT1_PS
.set Pin_Opamp1P__0__SHIFT, 0
.set Pin_Opamp1P__DR, CYREG_PRT1_DR
.set Pin_Opamp1P__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1P__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1P__MASK, 0x01
.set Pin_Opamp1P__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1P__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1P__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1P__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1P__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1P__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1P__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1P__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1P__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1P__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1P__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1P__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1P__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1P__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1P__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1P__PC, CYREG_PRT1_PC
.set Pin_Opamp1P__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1P__PORT, 1
.set Pin_Opamp1P__PS, CYREG_PRT1_PS
.set Pin_Opamp1P__SHIFT, 0

/* Pin_Opamp2M */
.set Pin_Opamp2M__0__DM__MASK, 0x7000
.set Pin_Opamp2M__0__DM__SHIFT, 12
.set Pin_Opamp2M__0__DR, CYREG_PRT1_DR
.set Pin_Opamp2M__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp2M__0__HSIOM_MASK, 0x000F0000
.set Pin_Opamp2M__0__HSIOM_SHIFT, 16
.set Pin_Opamp2M__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2M__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2M__0__MASK, 0x10
.set Pin_Opamp2M__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2M__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2M__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2M__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2M__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2M__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2M__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2M__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2M__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2M__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2M__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2M__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2M__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2M__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2M__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2M__0__PC, CYREG_PRT1_PC
.set Pin_Opamp2M__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2M__0__PORT, 1
.set Pin_Opamp2M__0__PS, CYREG_PRT1_PS
.set Pin_Opamp2M__0__SHIFT, 4
.set Pin_Opamp2M__DR, CYREG_PRT1_DR
.set Pin_Opamp2M__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2M__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2M__MASK, 0x10
.set Pin_Opamp2M__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2M__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2M__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2M__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2M__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2M__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2M__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2M__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2M__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2M__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2M__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2M__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2M__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2M__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2M__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2M__PC, CYREG_PRT1_PC
.set Pin_Opamp2M__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2M__PORT, 1
.set Pin_Opamp2M__PS, CYREG_PRT1_PS
.set Pin_Opamp2M__SHIFT, 4

/* Pin_Opamp2P */
.set Pin_Opamp2P__0__DM__MASK, 0x38000
.set Pin_Opamp2P__0__DM__SHIFT, 15
.set Pin_Opamp2P__0__DR, CYREG_PRT1_DR
.set Pin_Opamp2P__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp2P__0__HSIOM_MASK, 0x00F00000
.set Pin_Opamp2P__0__HSIOM_SHIFT, 20
.set Pin_Opamp2P__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2P__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2P__0__MASK, 0x20
.set Pin_Opamp2P__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2P__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2P__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2P__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2P__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2P__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2P__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2P__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2P__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2P__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2P__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2P__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2P__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2P__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2P__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2P__0__PC, CYREG_PRT1_PC
.set Pin_Opamp2P__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2P__0__PORT, 1
.set Pin_Opamp2P__0__PS, CYREG_PRT1_PS
.set Pin_Opamp2P__0__SHIFT, 5
.set Pin_Opamp2P__DR, CYREG_PRT1_DR
.set Pin_Opamp2P__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2P__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2P__MASK, 0x20
.set Pin_Opamp2P__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2P__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2P__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2P__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2P__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2P__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2P__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2P__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2P__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2P__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2P__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2P__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2P__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2P__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2P__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2P__PC, CYREG_PRT1_PC
.set Pin_Opamp2P__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2P__PORT, 1
.set Pin_Opamp2P__PS, CYREG_PRT1_PS
.set Pin_Opamp2P__SHIFT, 5

/* Pin_BandSel2 */
.set Pin_BandSel2__0__DM__MASK, 0x1C0000
.set Pin_BandSel2__0__DM__SHIFT, 18
.set Pin_BandSel2__0__DR, CYREG_PRT2_DR
.set Pin_BandSel2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_BandSel2__0__HSIOM_MASK, 0x0F000000
.set Pin_BandSel2__0__HSIOM_SHIFT, 24
.set Pin_BandSel2__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_BandSel2__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_BandSel2__0__MASK, 0x40
.set Pin_BandSel2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_BandSel2__0__OUT_SEL_SHIFT, 12
.set Pin_BandSel2__0__OUT_SEL_VAL, 3
.set Pin_BandSel2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_BandSel2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_BandSel2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_BandSel2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_BandSel2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_BandSel2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_BandSel2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_BandSel2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_BandSel2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_BandSel2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_BandSel2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_BandSel2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_BandSel2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_BandSel2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_BandSel2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_BandSel2__0__PC, CYREG_PRT2_PC
.set Pin_BandSel2__0__PC2, CYREG_PRT2_PC2
.set Pin_BandSel2__0__PORT, 2
.set Pin_BandSel2__0__PS, CYREG_PRT2_PS
.set Pin_BandSel2__0__SHIFT, 6
.set Pin_BandSel2__DR, CYREG_PRT2_DR
.set Pin_BandSel2__INTCFG, CYREG_PRT2_INTCFG
.set Pin_BandSel2__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_BandSel2__MASK, 0x40
.set Pin_BandSel2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_BandSel2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_BandSel2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_BandSel2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_BandSel2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_BandSel2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_BandSel2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_BandSel2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_BandSel2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_BandSel2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_BandSel2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_BandSel2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_BandSel2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_BandSel2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_BandSel2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_BandSel2__PC, CYREG_PRT2_PC
.set Pin_BandSel2__PC2, CYREG_PRT2_PC2
.set Pin_BandSel2__PORT, 2
.set Pin_BandSel2__PS, CYREG_PRT2_PS
.set Pin_BandSel2__SHIFT, 6

/* Pin_PWM_VRef */
.set Pin_PWM_VRef__0__DM__MASK, 0x07
.set Pin_PWM_VRef__0__DM__SHIFT, 0
.set Pin_PWM_VRef__0__DR, CYREG_PRT3_DR
.set Pin_PWM_VRef__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_PWM_VRef__0__HSIOM_MASK, 0x0000000F
.set Pin_PWM_VRef__0__HSIOM_SHIFT, 0
.set Pin_PWM_VRef__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_PWM_VRef__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_PWM_VRef__0__MASK, 0x01
.set Pin_PWM_VRef__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_PWM_VRef__0__OUT_SEL_SHIFT, 0
.set Pin_PWM_VRef__0__OUT_SEL_VAL, 3
.set Pin_PWM_VRef__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_VRef__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_VRef__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_VRef__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_VRef__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_VRef__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_VRef__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_VRef__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_VRef__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_VRef__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_VRef__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_VRef__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_VRef__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_VRef__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_VRef__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_VRef__0__PC, CYREG_PRT3_PC
.set Pin_PWM_VRef__0__PC2, CYREG_PRT3_PC2
.set Pin_PWM_VRef__0__PORT, 3
.set Pin_PWM_VRef__0__PS, CYREG_PRT3_PS
.set Pin_PWM_VRef__0__SHIFT, 0
.set Pin_PWM_VRef__DR, CYREG_PRT3_DR
.set Pin_PWM_VRef__INTCFG, CYREG_PRT3_INTCFG
.set Pin_PWM_VRef__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_PWM_VRef__MASK, 0x01
.set Pin_PWM_VRef__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_PWM_VRef__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_PWM_VRef__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_PWM_VRef__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_PWM_VRef__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_PWM_VRef__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_PWM_VRef__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_PWM_VRef__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_PWM_VRef__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_PWM_VRef__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_PWM_VRef__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_PWM_VRef__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_PWM_VRef__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_PWM_VRef__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_PWM_VRef__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_PWM_VRef__PC, CYREG_PRT3_PC
.set Pin_PWM_VRef__PC2, CYREG_PRT3_PC2
.set Pin_PWM_VRef__PORT, 3
.set Pin_PWM_VRef__PS, CYREG_PRT3_PS
.set Pin_PWM_VRef__SHIFT, 0

/* Clock_PWMTune */
.set Clock_PWMTune__DIVIDER_MASK, 0x0000FFFF
.set Clock_PWMTune__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_PWMTune__ENABLE_MASK, 0x80000000
.set Clock_PWMTune__MASK, 0x80000000
.set Clock_PWMTune__REGISTER, CYREG_CLK_DIVIDER_C00

/* Pin_ADCin_Lux */
.set Pin_ADCin_Lux__0__DM__MASK, 0x38
.set Pin_ADCin_Lux__0__DM__SHIFT, 3
.set Pin_ADCin_Lux__0__DR, CYREG_PRT2_DR
.set Pin_ADCin_Lux__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_ADCin_Lux__0__HSIOM_MASK, 0x000000F0
.set Pin_ADCin_Lux__0__HSIOM_SHIFT, 4
.set Pin_ADCin_Lux__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_ADCin_Lux__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_ADCin_Lux__0__MASK, 0x02
.set Pin_ADCin_Lux__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_ADCin_Lux__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_ADCin_Lux__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_ADCin_Lux__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_ADCin_Lux__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_ADCin_Lux__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_ADCin_Lux__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_ADCin_Lux__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_ADCin_Lux__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_ADCin_Lux__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_ADCin_Lux__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_ADCin_Lux__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_ADCin_Lux__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_ADCin_Lux__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_ADCin_Lux__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_ADCin_Lux__0__PC, CYREG_PRT2_PC
.set Pin_ADCin_Lux__0__PC2, CYREG_PRT2_PC2
.set Pin_ADCin_Lux__0__PORT, 2
.set Pin_ADCin_Lux__0__PS, CYREG_PRT2_PS
.set Pin_ADCin_Lux__0__SHIFT, 1
.set Pin_ADCin_Lux__DR, CYREG_PRT2_DR
.set Pin_ADCin_Lux__INTCFG, CYREG_PRT2_INTCFG
.set Pin_ADCin_Lux__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_ADCin_Lux__MASK, 0x02
.set Pin_ADCin_Lux__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_ADCin_Lux__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_ADCin_Lux__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_ADCin_Lux__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_ADCin_Lux__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_ADCin_Lux__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_ADCin_Lux__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_ADCin_Lux__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_ADCin_Lux__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_ADCin_Lux__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_ADCin_Lux__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_ADCin_Lux__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_ADCin_Lux__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_ADCin_Lux__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_ADCin_Lux__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_ADCin_Lux__PC, CYREG_PRT2_PC
.set Pin_ADCin_Lux__PC2, CYREG_PRT2_PC2
.set Pin_ADCin_Lux__PORT, 2
.set Pin_ADCin_Lux__PS, CYREG_PRT2_PS
.set Pin_ADCin_Lux__SHIFT, 1

/* Pin_Opamp1Out */
.set Pin_Opamp1Out__0__DM__MASK, 0x1C0
.set Pin_Opamp1Out__0__DM__SHIFT, 6
.set Pin_Opamp1Out__0__DR, CYREG_PRT1_DR
.set Pin_Opamp1Out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp1Out__0__HSIOM_MASK, 0x00000F00
.set Pin_Opamp1Out__0__HSIOM_SHIFT, 8
.set Pin_Opamp1Out__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1Out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1Out__0__MASK, 0x04
.set Pin_Opamp1Out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1Out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1Out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1Out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1Out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1Out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1Out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1Out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1Out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1Out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1Out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1Out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1Out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1Out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1Out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1Out__0__PC, CYREG_PRT1_PC
.set Pin_Opamp1Out__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1Out__0__PORT, 1
.set Pin_Opamp1Out__0__PS, CYREG_PRT1_PS
.set Pin_Opamp1Out__0__SHIFT, 2
.set Pin_Opamp1Out__DR, CYREG_PRT1_DR
.set Pin_Opamp1Out__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp1Out__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp1Out__MASK, 0x04
.set Pin_Opamp1Out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp1Out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp1Out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp1Out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp1Out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp1Out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp1Out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp1Out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp1Out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp1Out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp1Out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp1Out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp1Out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp1Out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp1Out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp1Out__PC, CYREG_PRT1_PC
.set Pin_Opamp1Out__PC2, CYREG_PRT1_PC2
.set Pin_Opamp1Out__PORT, 1
.set Pin_Opamp1Out__PS, CYREG_PRT1_PS
.set Pin_Opamp1Out__SHIFT, 2

/* Pin_Opamp2Out */
.set Pin_Opamp2Out__0__DM__MASK, 0xE00
.set Pin_Opamp2Out__0__DM__SHIFT, 9
.set Pin_Opamp2Out__0__DR, CYREG_PRT1_DR
.set Pin_Opamp2Out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Opamp2Out__0__HSIOM_MASK, 0x0000F000
.set Pin_Opamp2Out__0__HSIOM_SHIFT, 12
.set Pin_Opamp2Out__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2Out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2Out__0__MASK, 0x08
.set Pin_Opamp2Out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2Out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2Out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2Out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2Out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2Out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2Out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2Out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2Out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2Out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2Out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2Out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2Out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2Out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2Out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2Out__0__PC, CYREG_PRT1_PC
.set Pin_Opamp2Out__0__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2Out__0__PORT, 1
.set Pin_Opamp2Out__0__PS, CYREG_PRT1_PS
.set Pin_Opamp2Out__0__SHIFT, 3
.set Pin_Opamp2Out__DR, CYREG_PRT1_DR
.set Pin_Opamp2Out__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Opamp2Out__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Opamp2Out__MASK, 0x08
.set Pin_Opamp2Out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Opamp2Out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Opamp2Out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Opamp2Out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Opamp2Out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Opamp2Out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Opamp2Out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Opamp2Out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Opamp2Out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Opamp2Out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Opamp2Out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Opamp2Out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Opamp2Out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Opamp2Out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Opamp2Out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Opamp2Out__PC, CYREG_PRT1_PC
.set Pin_Opamp2Out__PC2, CYREG_PRT1_PC2
.set Pin_Opamp2Out__PORT, 1
.set Pin_Opamp2Out__PS, CYREG_PRT1_PS
.set Pin_Opamp2Out__SHIFT, 3

/* Pin_ADCin_Temp */
.set Pin_ADCin_Temp__0__DM__MASK, 0x1C0
.set Pin_ADCin_Temp__0__DM__SHIFT, 6
.set Pin_ADCin_Temp__0__DR, CYREG_PRT2_DR
.set Pin_ADCin_Temp__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_ADCin_Temp__0__HSIOM_MASK, 0x00000F00
.set Pin_ADCin_Temp__0__HSIOM_SHIFT, 8
.set Pin_ADCin_Temp__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_ADCin_Temp__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_ADCin_Temp__0__MASK, 0x04
.set Pin_ADCin_Temp__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_ADCin_Temp__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_ADCin_Temp__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_ADCin_Temp__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_ADCin_Temp__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_ADCin_Temp__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_ADCin_Temp__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_ADCin_Temp__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_ADCin_Temp__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_ADCin_Temp__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_ADCin_Temp__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_ADCin_Temp__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_ADCin_Temp__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_ADCin_Temp__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_ADCin_Temp__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_ADCin_Temp__0__PC, CYREG_PRT2_PC
.set Pin_ADCin_Temp__0__PC2, CYREG_PRT2_PC2
.set Pin_ADCin_Temp__0__PORT, 2
.set Pin_ADCin_Temp__0__PS, CYREG_PRT2_PS
.set Pin_ADCin_Temp__0__SHIFT, 2
.set Pin_ADCin_Temp__DR, CYREG_PRT2_DR
.set Pin_ADCin_Temp__INTCFG, CYREG_PRT2_INTCFG
.set Pin_ADCin_Temp__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_ADCin_Temp__MASK, 0x04
.set Pin_ADCin_Temp__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_ADCin_Temp__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_ADCin_Temp__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_ADCin_Temp__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_ADCin_Temp__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_ADCin_Temp__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_ADCin_Temp__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_ADCin_Temp__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_ADCin_Temp__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_ADCin_Temp__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_ADCin_Temp__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_ADCin_Temp__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_ADCin_Temp__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_ADCin_Temp__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_ADCin_Temp__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_ADCin_Temp__PC, CYREG_PRT2_PC
.set Pin_ADCin_Temp__PC2, CYREG_PRT2_PC2
.set Pin_ADCin_Temp__PORT, 2
.set Pin_ADCin_Temp__PS, CYREG_PRT2_PS
.set Pin_ADCin_Temp__SHIFT, 2

/* Pin_TunePWMOut */
.set Pin_TunePWMOut__0__DM__MASK, 0x38
.set Pin_TunePWMOut__0__DM__SHIFT, 3
.set Pin_TunePWMOut__0__DR, CYREG_PRT3_DR
.set Pin_TunePWMOut__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_TunePWMOut__0__HSIOM_MASK, 0x000000F0
.set Pin_TunePWMOut__0__HSIOM_SHIFT, 4
.set Pin_TunePWMOut__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_TunePWMOut__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_TunePWMOut__0__MASK, 0x02
.set Pin_TunePWMOut__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_TunePWMOut__0__OUT_SEL_SHIFT, 2
.set Pin_TunePWMOut__0__OUT_SEL_VAL, 0
.set Pin_TunePWMOut__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_TunePWMOut__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_TunePWMOut__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_TunePWMOut__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_TunePWMOut__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_TunePWMOut__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_TunePWMOut__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_TunePWMOut__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_TunePWMOut__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_TunePWMOut__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_TunePWMOut__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_TunePWMOut__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_TunePWMOut__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_TunePWMOut__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_TunePWMOut__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_TunePWMOut__0__PC, CYREG_PRT3_PC
.set Pin_TunePWMOut__0__PC2, CYREG_PRT3_PC2
.set Pin_TunePWMOut__0__PORT, 3
.set Pin_TunePWMOut__0__PS, CYREG_PRT3_PS
.set Pin_TunePWMOut__0__SHIFT, 1
.set Pin_TunePWMOut__DR, CYREG_PRT3_DR
.set Pin_TunePWMOut__INTCFG, CYREG_PRT3_INTCFG
.set Pin_TunePWMOut__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_TunePWMOut__MASK, 0x02
.set Pin_TunePWMOut__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_TunePWMOut__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_TunePWMOut__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_TunePWMOut__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_TunePWMOut__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_TunePWMOut__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_TunePWMOut__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_TunePWMOut__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_TunePWMOut__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_TunePWMOut__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_TunePWMOut__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_TunePWMOut__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_TunePWMOut__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_TunePWMOut__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_TunePWMOut__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_TunePWMOut__PC, CYREG_PRT3_PC
.set Pin_TunePWMOut__PC2, CYREG_PRT3_PC2
.set Pin_TunePWMOut__PORT, 3
.set Pin_TunePWMOut__PS, CYREG_PRT3_PS
.set Pin_TunePWMOut__SHIFT, 1

/* Mux_Conrtol_Reg */
.set Mux_Conrtol_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Mux_Conrtol_Reg_Sync_ctrl_reg__0__POS, 0
.set Mux_Conrtol_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__1__POS, 1
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__MASK, 0x03
.set Mux_Conrtol_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Mux_Conrtol_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Clock_AntennaAux */
.set Clock_AntennaAux__DIVIDER_MASK, 0x0000FFFF
.set Clock_AntennaAux__ENABLE, CYREG_CLK_DIVIDER_A02
.set Clock_AntennaAux__ENABLE_MASK, 0x80000000
.set Clock_AntennaAux__MASK, 0x80000000
.set Clock_AntennaAux__REGISTER, CYREG_CLK_DIVIDER_A02

/* Pin_AntennaAuxOut */
.set Pin_AntennaAuxOut__0__DM__MASK, 0x38000
.set Pin_AntennaAuxOut__0__DM__SHIFT, 15
.set Pin_AntennaAuxOut__0__DR, CYREG_PRT3_DR
.set Pin_AntennaAuxOut__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_AntennaAuxOut__0__HSIOM_MASK, 0x00F00000
.set Pin_AntennaAuxOut__0__HSIOM_SHIFT, 20
.set Pin_AntennaAuxOut__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_AntennaAuxOut__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_AntennaAuxOut__0__MASK, 0x20
.set Pin_AntennaAuxOut__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_AntennaAuxOut__0__OUT_SEL_SHIFT, 10
.set Pin_AntennaAuxOut__0__OUT_SEL_VAL, 2
.set Pin_AntennaAuxOut__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_AntennaAuxOut__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_AntennaAuxOut__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_AntennaAuxOut__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_AntennaAuxOut__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_AntennaAuxOut__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_AntennaAuxOut__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_AntennaAuxOut__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_AntennaAuxOut__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_AntennaAuxOut__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_AntennaAuxOut__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_AntennaAuxOut__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_AntennaAuxOut__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_AntennaAuxOut__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_AntennaAuxOut__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_AntennaAuxOut__0__PC, CYREG_PRT3_PC
.set Pin_AntennaAuxOut__0__PC2, CYREG_PRT3_PC2
.set Pin_AntennaAuxOut__0__PORT, 3
.set Pin_AntennaAuxOut__0__PS, CYREG_PRT3_PS
.set Pin_AntennaAuxOut__0__SHIFT, 5
.set Pin_AntennaAuxOut__DR, CYREG_PRT3_DR
.set Pin_AntennaAuxOut__INTCFG, CYREG_PRT3_INTCFG
.set Pin_AntennaAuxOut__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_AntennaAuxOut__MASK, 0x20
.set Pin_AntennaAuxOut__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_AntennaAuxOut__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_AntennaAuxOut__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_AntennaAuxOut__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_AntennaAuxOut__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_AntennaAuxOut__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_AntennaAuxOut__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_AntennaAuxOut__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_AntennaAuxOut__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_AntennaAuxOut__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_AntennaAuxOut__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_AntennaAuxOut__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_AntennaAuxOut__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_AntennaAuxOut__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_AntennaAuxOut__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_AntennaAuxOut__PC, CYREG_PRT3_PC
.set Pin_AntennaAuxOut__PC2, CYREG_PRT3_PC2
.set Pin_AntennaAuxOut__PORT, 3
.set Pin_AntennaAuxOut__PS, CYREG_PRT3_PS
.set Pin_AntennaAuxOut__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
