
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                       Premise(F2)
	S3= ICache[addr]={0,0,rT,rD,sa,3}                           Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,0,rT,rD,sa,3}                            ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={0,0,rT,rD,sa,3}                            Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,0,rT,rD,sa,3}                          Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={0,0,rT,rD,sa,3}                              Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={0,0,rT,rD,sa,3}                          ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={0,0,rT,rD,sa,3}                               IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                      IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rT]=a                                              GPR-Hold(S4,S57)
	S59= CtrlB_EX=0                                             Premise(F36)
	S60= CtrlIR_EX=0                                            Premise(F37)
	S61= CtrlALUOut_MEM=0                                       Premise(F38)
	S62= CtrlIR_MEM=0                                           Premise(F39)
	S63= CtrlIR_DMMU1=0                                         Premise(F40)
	S64= CtrlIR_WB=0                                            Premise(F41)
	S65= CtrlB_MEM=0                                            Premise(F42)
	S66= CtrlB_WB=0                                             Premise(F43)
	S67= CtrlALUOut_DMMU1=0                                     Premise(F44)
	S68= CtrlALUOut_WB=0                                        Premise(F45)
	S69= CtrlIR_DMMU2=0                                         Premise(F46)
	S70= CtrlALUOut_DMMU2=0                                     Premise(F47)

ID	S71= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S72= PC.Out=addr+4                                          PC-Out(S45)
	S73= PC.CIA=addr                                            PC-Out(S46)
	S74= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S75= IR_ID.Out={0,0,rT,rD,sa,3}                             IR-Out(S53)
	S76= IR_ID.Out31_26=0                                       IR-Out(S53)
	S77= IR_ID.Out25_21=0                                       IR-Out(S53)
	S78= IR_ID.Out20_16=rT                                      IR-Out(S53)
	S79= IR_ID.Out15_11=rD                                      IR-Out(S53)
	S80= IR_ID.Out10_6=sa                                       IR-Out(S53)
	S81= IR_ID.Out5_0=3                                         IR-Out(S53)
	S82= IR_ID.Out=>FU.IR_ID                                    Premise(F75)
	S83= FU.IR_ID={0,0,rT,rD,sa,3}                              Path(S75,S82)
	S84= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F76)
	S85= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F77)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S87= CU_ID.Op=0                                             Path(S76,S86)
	S88= IR_ID.Out20_16=>GPR.RReg2                              Premise(F79)
	S89= GPR.RReg2=rT                                           Path(S78,S88)
	S90= GPR.Rdata2=a                                           GPR-Read(S89,S58)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F80)
	S92= CU_ID.IRFunc=3                                         Path(S81,S91)
	S93= GPR.Rdata2=>FU.InID2                                   Premise(F81)
	S94= FU.InID2=a                                             Path(S90,S93)
	S95= FU.OutID2=FU(a)                                        FU-Forward(S94)
	S96= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F82)
	S97= FU.InID2_RReg=rT                                       Path(S78,S96)
	S98= FU.OutID2=>B_EX.In                                     Premise(F83)
	S99= B_EX.In=FU(a)                                          Path(S95,S98)
	S100= IR_ID.Out=>IR_EX.In                                   Premise(F84)
	S101= IR_EX.In={0,0,rT,rD,sa,3}                             Path(S75,S100)
	S102= FU.Halt_ID=>CU_ID.Halt                                Premise(F85)
	S103= FU.Bub_ID=>CU_ID.Bub                                  Premise(F86)
	S104= FU.InID1_RReg=5'b00000                                Premise(F87)
	S105= CtrlASIDIn=0                                          Premise(F88)
	S106= CtrlCP0=0                                             Premise(F89)
	S107= CP0[ASID]=pid                                         CP0-Hold(S39,S106)
	S108= CtrlEPCIn=0                                           Premise(F90)
	S109= CtrlExCodeIn=0                                        Premise(F91)
	S110= CtrlIMMU=0                                            Premise(F92)
	S111= CtrlPC=0                                              Premise(F93)
	S112= CtrlPCInc=0                                           Premise(F94)
	S113= PC[CIA]=addr                                          PC-Hold(S46,S112)
	S114= PC[Out]=addr+4                                        PC-Hold(S45,S111,S112)
	S115= CtrlIAddrReg=0                                        Premise(F95)
	S116= CtrlICache=0                                          Premise(F96)
	S117= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S49,S116)
	S118= CtrlIR_IMMU=0                                         Premise(F97)
	S119= CtrlICacheReg=0                                       Premise(F98)
	S120= CtrlIR_ID=0                                           Premise(F99)
	S121= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S53,S120)
	S122= CtrlIMem=0                                            Premise(F100)
	S123= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S55,S122)
	S124= CtrlIRMux=0                                           Premise(F101)
	S125= CtrlGPR=0                                             Premise(F102)
	S126= GPR[rT]=a                                             GPR-Hold(S58,S125)
	S127= CtrlB_EX=1                                            Premise(F103)
	S128= [B_EX]=FU(a)                                          B_EX-Write(S99,S127)
	S129= CtrlIR_EX=1                                           Premise(F104)
	S130= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Write(S101,S129)
	S131= CtrlALUOut_MEM=0                                      Premise(F105)
	S132= CtrlIR_MEM=0                                          Premise(F106)
	S133= CtrlIR_DMMU1=0                                        Premise(F107)
	S134= CtrlIR_WB=0                                           Premise(F108)
	S135= CtrlB_MEM=0                                           Premise(F109)
	S136= CtrlB_WB=0                                            Premise(F110)
	S137= CtrlALUOut_DMMU1=0                                    Premise(F111)
	S138= CtrlALUOut_WB=0                                       Premise(F112)
	S139= CtrlIR_DMMU2=0                                        Premise(F113)
	S140= CtrlALUOut_DMMU2=0                                    Premise(F114)

EX	S141= CP0.ASID=pid                                          CP0-Read-ASID(S107)
	S142= PC.CIA=addr                                           PC-Out(S113)
	S143= PC.CIA31_28=addr[31:28]                               PC-Out(S113)
	S144= PC.Out=addr+4                                         PC-Out(S114)
	S145= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S121)
	S146= IR_ID.Out31_26=0                                      IR-Out(S121)
	S147= IR_ID.Out25_21=0                                      IR-Out(S121)
	S148= IR_ID.Out20_16=rT                                     IR-Out(S121)
	S149= IR_ID.Out15_11=rD                                     IR-Out(S121)
	S150= IR_ID.Out10_6=sa                                      IR-Out(S121)
	S151= IR_ID.Out5_0=3                                        IR-Out(S121)
	S152= B_EX.Out=FU(a)                                        B_EX-Out(S128)
	S153= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S128)
	S154= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S128)
	S155= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S130)
	S156= IR_EX.Out31_26=0                                      IR_EX-Out(S130)
	S157= IR_EX.Out25_21=0                                      IR_EX-Out(S130)
	S158= IR_EX.Out20_16=rT                                     IR_EX-Out(S130)
	S159= IR_EX.Out15_11=rD                                     IR_EX-Out(S130)
	S160= IR_EX.Out10_6=sa                                      IR_EX-Out(S130)
	S161= IR_EX.Out5_0=3                                        IR_EX-Out(S130)
	S162= IR_EX.Out=>FU.IR_EX                                   Premise(F115)
	S163= FU.IR_EX={0,0,rT,rD,sa,3}                             Path(S155,S162)
	S164= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F116)
	S165= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F117)
	S166= IR_EX.Out31_26=>CU_EX.Op                              Premise(F118)
	S167= CU_EX.Op=0                                            Path(S156,S166)
	S168= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F119)
	S169= CU_EX.IRFunc=3                                        Path(S161,S168)
	S170= IR_EX.Out10_6=>SU.Shamt                               Premise(F120)
	S171= SU.Shamt=sa                                           Path(S160,S170)
	S172= B_EX.Out=>SU.Data                                     Premise(F121)
	S173= SU.Data=FU(a)                                         Path(S152,S172)
	S174= SU.Func=6'b000101                                     Premise(F122)
	S175= SU.Out=FU(a)>>>sa                                     SU(S173,S171)
	S176= SU.CMP=Compare0(FU(a)>>>sa)                           SU(S173,S171)
	S177= SU.CA=Carry(FU(a)>>>sa)                               SU(S173,S171)
	S178= SU.Out=>ALUOut_MEM.In                                 Premise(F123)
	S179= ALUOut_MEM.In=FU(a)>>>sa                              Path(S175,S178)
	S180= SU.Out=>FU.InEX                                       Premise(F124)
	S181= FU.InEX=FU(a)>>>sa                                    Path(S175,S180)
	S182= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F125)
	S183= FU.InEX_WReg=rD                                       Path(S159,S182)
	S184= IR_EX.Out=>IR_MEM.In                                  Premise(F126)
	S185= IR_MEM.In={0,0,rT,rD,sa,3}                            Path(S155,S184)
	S186= CtrlASIDIn=0                                          Premise(F127)
	S187= CtrlCP0=0                                             Premise(F128)
	S188= CP0[ASID]=pid                                         CP0-Hold(S107,S187)
	S189= CtrlEPCIn=0                                           Premise(F129)
	S190= CtrlExCodeIn=0                                        Premise(F130)
	S191= CtrlIMMU=0                                            Premise(F131)
	S192= CtrlPC=0                                              Premise(F132)
	S193= CtrlPCInc=0                                           Premise(F133)
	S194= PC[CIA]=addr                                          PC-Hold(S113,S193)
	S195= PC[Out]=addr+4                                        PC-Hold(S114,S192,S193)
	S196= CtrlIAddrReg=0                                        Premise(F134)
	S197= CtrlICache=0                                          Premise(F135)
	S198= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S117,S197)
	S199= CtrlIR_IMMU=0                                         Premise(F136)
	S200= CtrlICacheReg=0                                       Premise(F137)
	S201= CtrlIR_ID=0                                           Premise(F138)
	S202= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S121,S201)
	S203= CtrlIMem=0                                            Premise(F139)
	S204= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S123,S203)
	S205= CtrlIRMux=0                                           Premise(F140)
	S206= CtrlGPR=0                                             Premise(F141)
	S207= GPR[rT]=a                                             GPR-Hold(S126,S206)
	S208= CtrlB_EX=0                                            Premise(F142)
	S209= [B_EX]=FU(a)                                          B_EX-Hold(S128,S208)
	S210= CtrlIR_EX=0                                           Premise(F143)
	S211= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S130,S210)
	S212= CtrlALUOut_MEM=1                                      Premise(F144)
	S213= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Write(S179,S212)
	S214= CtrlIR_MEM=1                                          Premise(F145)
	S215= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Write(S185,S214)
	S216= CtrlIR_DMMU1=0                                        Premise(F146)
	S217= CtrlIR_WB=0                                           Premise(F147)
	S218= CtrlB_MEM=0                                           Premise(F148)
	S219= CtrlB_WB=0                                            Premise(F149)
	S220= CtrlALUOut_DMMU1=0                                    Premise(F150)
	S221= CtrlALUOut_WB=0                                       Premise(F151)
	S222= CtrlIR_DMMU2=0                                        Premise(F152)
	S223= CtrlALUOut_DMMU2=0                                    Premise(F153)

MEM	S224= CP0.ASID=pid                                          CP0-Read-ASID(S188)
	S225= PC.CIA=addr                                           PC-Out(S194)
	S226= PC.CIA31_28=addr[31:28]                               PC-Out(S194)
	S227= PC.Out=addr+4                                         PC-Out(S195)
	S228= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S202)
	S229= IR_ID.Out31_26=0                                      IR-Out(S202)
	S230= IR_ID.Out25_21=0                                      IR-Out(S202)
	S231= IR_ID.Out20_16=rT                                     IR-Out(S202)
	S232= IR_ID.Out15_11=rD                                     IR-Out(S202)
	S233= IR_ID.Out10_6=sa                                      IR-Out(S202)
	S234= IR_ID.Out5_0=3                                        IR-Out(S202)
	S235= B_EX.Out=FU(a)                                        B_EX-Out(S209)
	S236= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S209)
	S237= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S209)
	S238= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S211)
	S239= IR_EX.Out31_26=0                                      IR_EX-Out(S211)
	S240= IR_EX.Out25_21=0                                      IR_EX-Out(S211)
	S241= IR_EX.Out20_16=rT                                     IR_EX-Out(S211)
	S242= IR_EX.Out15_11=rD                                     IR_EX-Out(S211)
	S243= IR_EX.Out10_6=sa                                      IR_EX-Out(S211)
	S244= IR_EX.Out5_0=3                                        IR_EX-Out(S211)
	S245= ALUOut_MEM.Out=FU(a)>>>sa                             ALUOut_MEM-Out(S213)
	S246= ALUOut_MEM.Out1_0={FU(a)>>>sa}[1:0]                   ALUOut_MEM-Out(S213)
	S247= ALUOut_MEM.Out4_0={FU(a)>>>sa}[4:0]                   ALUOut_MEM-Out(S213)
	S248= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S215)
	S249= IR_MEM.Out31_26=0                                     IR_MEM-Out(S215)
	S250= IR_MEM.Out25_21=0                                     IR_MEM-Out(S215)
	S251= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S215)
	S252= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S215)
	S253= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S215)
	S254= IR_MEM.Out5_0=3                                       IR_MEM-Out(S215)
	S255= IR_MEM.Out=>FU.IR_MEM                                 Premise(F154)
	S256= FU.IR_MEM={0,0,rT,rD,sa,3}                            Path(S248,S255)
	S257= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F155)
	S258= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F156)
	S259= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F157)
	S260= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F158)
	S261= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F159)
	S262= CU_MEM.Op=0                                           Path(S249,S261)
	S263= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F160)
	S264= CU_MEM.IRFunc=3                                       Path(S254,S263)
	S265= IR_MEM.Out=>IR_DMMU1.In                               Premise(F161)
	S266= IR_DMMU1.In={0,0,rT,rD,sa,3}                          Path(S248,S265)
	S267= IR_MEM.Out=>IR_WB.In                                  Premise(F162)
	S268= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S248,S267)
	S269= B_MEM.Out=>B_WB.In                                    Premise(F163)
	S270= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F164)
	S271= ALUOut_DMMU1.In=FU(a)>>>sa                            Path(S245,S270)
	S272= ALUOut_MEM.Out=>FU.InMEM                              Premise(F165)
	S273= FU.InMEM=FU(a)>>>sa                                   Path(S245,S272)
	S274= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F166)
	S275= FU.InMEM_WReg=rD                                      Path(S252,S274)
	S276= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F167)
	S277= ALUOut_WB.In=FU(a)>>>sa                               Path(S245,S276)
	S278= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F168)
	S279= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F169)
	S280= CtrlASIDIn=0                                          Premise(F170)
	S281= CtrlCP0=0                                             Premise(F171)
	S282= CP0[ASID]=pid                                         CP0-Hold(S188,S281)
	S283= CtrlEPCIn=0                                           Premise(F172)
	S284= CtrlExCodeIn=0                                        Premise(F173)
	S285= CtrlIMMU=0                                            Premise(F174)
	S286= CtrlPC=0                                              Premise(F175)
	S287= CtrlPCInc=0                                           Premise(F176)
	S288= PC[CIA]=addr                                          PC-Hold(S194,S287)
	S289= PC[Out]=addr+4                                        PC-Hold(S195,S286,S287)
	S290= CtrlIAddrReg=0                                        Premise(F177)
	S291= CtrlICache=0                                          Premise(F178)
	S292= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S198,S291)
	S293= CtrlIR_IMMU=0                                         Premise(F179)
	S294= CtrlICacheReg=0                                       Premise(F180)
	S295= CtrlIR_ID=0                                           Premise(F181)
	S296= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S202,S295)
	S297= CtrlIMem=0                                            Premise(F182)
	S298= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S204,S297)
	S299= CtrlIRMux=0                                           Premise(F183)
	S300= CtrlGPR=0                                             Premise(F184)
	S301= GPR[rT]=a                                             GPR-Hold(S207,S300)
	S302= CtrlB_EX=0                                            Premise(F185)
	S303= [B_EX]=FU(a)                                          B_EX-Hold(S209,S302)
	S304= CtrlIR_EX=0                                           Premise(F186)
	S305= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S211,S304)
	S306= CtrlALUOut_MEM=0                                      Premise(F187)
	S307= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Hold(S213,S306)
	S308= CtrlIR_MEM=0                                          Premise(F188)
	S309= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S215,S308)
	S310= CtrlIR_DMMU1=1                                        Premise(F189)
	S311= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Write(S266,S310)
	S312= CtrlIR_WB=1                                           Premise(F190)
	S313= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Write(S268,S312)
	S314= CtrlB_MEM=0                                           Premise(F191)
	S315= CtrlB_WB=1                                            Premise(F192)
	S316= CtrlALUOut_DMMU1=1                                    Premise(F193)
	S317= [ALUOut_DMMU1]=FU(a)>>>sa                             ALUOut_DMMU1-Write(S271,S316)
	S318= CtrlALUOut_WB=1                                       Premise(F194)
	S319= [ALUOut_WB]=FU(a)>>>sa                                ALUOut_WB-Write(S277,S318)
	S320= CtrlIR_DMMU2=0                                        Premise(F195)
	S321= CtrlALUOut_DMMU2=0                                    Premise(F196)

MEM(DMMU1)	S322= CP0.ASID=pid                                          CP0-Read-ASID(S282)
	S323= PC.CIA=addr                                           PC-Out(S288)
	S324= PC.CIA31_28=addr[31:28]                               PC-Out(S288)
	S325= PC.Out=addr+4                                         PC-Out(S289)
	S326= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S296)
	S327= IR_ID.Out31_26=0                                      IR-Out(S296)
	S328= IR_ID.Out25_21=0                                      IR-Out(S296)
	S329= IR_ID.Out20_16=rT                                     IR-Out(S296)
	S330= IR_ID.Out15_11=rD                                     IR-Out(S296)
	S331= IR_ID.Out10_6=sa                                      IR-Out(S296)
	S332= IR_ID.Out5_0=3                                        IR-Out(S296)
	S333= B_EX.Out=FU(a)                                        B_EX-Out(S303)
	S334= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S303)
	S335= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S303)
	S336= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S305)
	S337= IR_EX.Out31_26=0                                      IR_EX-Out(S305)
	S338= IR_EX.Out25_21=0                                      IR_EX-Out(S305)
	S339= IR_EX.Out20_16=rT                                     IR_EX-Out(S305)
	S340= IR_EX.Out15_11=rD                                     IR_EX-Out(S305)
	S341= IR_EX.Out10_6=sa                                      IR_EX-Out(S305)
	S342= IR_EX.Out5_0=3                                        IR_EX-Out(S305)
	S343= ALUOut_MEM.Out=FU(a)>>>sa                             ALUOut_MEM-Out(S307)
	S344= ALUOut_MEM.Out1_0={FU(a)>>>sa}[1:0]                   ALUOut_MEM-Out(S307)
	S345= ALUOut_MEM.Out4_0={FU(a)>>>sa}[4:0]                   ALUOut_MEM-Out(S307)
	S346= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S309)
	S347= IR_MEM.Out31_26=0                                     IR_MEM-Out(S309)
	S348= IR_MEM.Out25_21=0                                     IR_MEM-Out(S309)
	S349= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S309)
	S350= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S309)
	S351= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S309)
	S352= IR_MEM.Out5_0=3                                       IR_MEM-Out(S309)
	S353= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S311)
	S354= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S311)
	S355= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S311)
	S356= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S311)
	S357= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S311)
	S358= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S311)
	S359= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S311)
	S360= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S313)
	S361= IR_WB.Out31_26=0                                      IR-Out(S313)
	S362= IR_WB.Out25_21=0                                      IR-Out(S313)
	S363= IR_WB.Out20_16=rT                                     IR-Out(S313)
	S364= IR_WB.Out15_11=rD                                     IR-Out(S313)
	S365= IR_WB.Out10_6=sa                                      IR-Out(S313)
	S366= IR_WB.Out5_0=3                                        IR-Out(S313)
	S367= ALUOut_DMMU1.Out=FU(a)>>>sa                           ALUOut_DMMU1-Out(S317)
	S368= ALUOut_DMMU1.Out1_0={FU(a)>>>sa}[1:0]                 ALUOut_DMMU1-Out(S317)
	S369= ALUOut_DMMU1.Out4_0={FU(a)>>>sa}[4:0]                 ALUOut_DMMU1-Out(S317)
	S370= ALUOut_WB.Out=FU(a)>>>sa                              ALUOut_WB-Out(S319)
	S371= ALUOut_WB.Out1_0={FU(a)>>>sa}[1:0]                    ALUOut_WB-Out(S319)
	S372= ALUOut_WB.Out4_0={FU(a)>>>sa}[4:0]                    ALUOut_WB-Out(S319)
	S373= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F197)
	S374= FU.IR_DMMU1={0,0,rT,rD,sa,3}                          Path(S353,S373)
	S375= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F198)
	S376= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F199)
	S377= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F200)
	S378= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F201)
	S379= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F202)
	S380= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F203)
	S381= CU_DMMU1.Op=0                                         Path(S354,S380)
	S382= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F204)
	S383= CU_DMMU1.IRFunc=3                                     Path(S359,S382)
	S384= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F205)
	S385= IR_DMMU2.In={0,0,rT,rD,sa,3}                          Path(S353,S384)
	S386= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F206)
	S387= ALUOut_DMMU2.In=FU(a)>>>sa                            Path(S367,S386)
	S388= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F207)
	S389= FU.InDMMU1=FU(a)>>>sa                                 Path(S367,S388)
	S390= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F208)
	S391= FU.InDMMU1_WReg=rD                                    Path(S357,S390)
	S392= CtrlASIDIn=0                                          Premise(F209)
	S393= CtrlCP0=0                                             Premise(F210)
	S394= CP0[ASID]=pid                                         CP0-Hold(S282,S393)
	S395= CtrlEPCIn=0                                           Premise(F211)
	S396= CtrlExCodeIn=0                                        Premise(F212)
	S397= CtrlIMMU=0                                            Premise(F213)
	S398= CtrlPC=0                                              Premise(F214)
	S399= CtrlPCInc=0                                           Premise(F215)
	S400= PC[CIA]=addr                                          PC-Hold(S288,S399)
	S401= PC[Out]=addr+4                                        PC-Hold(S289,S398,S399)
	S402= CtrlIAddrReg=0                                        Premise(F216)
	S403= CtrlICache=0                                          Premise(F217)
	S404= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S292,S403)
	S405= CtrlIR_IMMU=0                                         Premise(F218)
	S406= CtrlICacheReg=0                                       Premise(F219)
	S407= CtrlIR_ID=0                                           Premise(F220)
	S408= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S296,S407)
	S409= CtrlIMem=0                                            Premise(F221)
	S410= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S298,S409)
	S411= CtrlIRMux=0                                           Premise(F222)
	S412= CtrlGPR=0                                             Premise(F223)
	S413= GPR[rT]=a                                             GPR-Hold(S301,S412)
	S414= CtrlB_EX=0                                            Premise(F224)
	S415= [B_EX]=FU(a)                                          B_EX-Hold(S303,S414)
	S416= CtrlIR_EX=0                                           Premise(F225)
	S417= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S305,S416)
	S418= CtrlALUOut_MEM=0                                      Premise(F226)
	S419= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Hold(S307,S418)
	S420= CtrlIR_MEM=0                                          Premise(F227)
	S421= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S309,S420)
	S422= CtrlIR_DMMU1=0                                        Premise(F228)
	S423= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S311,S422)
	S424= CtrlIR_WB=0                                           Premise(F229)
	S425= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S313,S424)
	S426= CtrlB_MEM=0                                           Premise(F230)
	S427= CtrlB_WB=0                                            Premise(F231)
	S428= CtrlALUOut_DMMU1=0                                    Premise(F232)
	S429= [ALUOut_DMMU1]=FU(a)>>>sa                             ALUOut_DMMU1-Hold(S317,S428)
	S430= CtrlALUOut_WB=0                                       Premise(F233)
	S431= [ALUOut_WB]=FU(a)>>>sa                                ALUOut_WB-Hold(S319,S430)
	S432= CtrlIR_DMMU2=1                                        Premise(F234)
	S433= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Write(S385,S432)
	S434= CtrlALUOut_DMMU2=1                                    Premise(F235)
	S435= [ALUOut_DMMU2]=FU(a)>>>sa                             ALUOut_DMMU2-Write(S387,S434)

MEM(DMMU2)	S436= CP0.ASID=pid                                          CP0-Read-ASID(S394)
	S437= PC.CIA=addr                                           PC-Out(S400)
	S438= PC.CIA31_28=addr[31:28]                               PC-Out(S400)
	S439= PC.Out=addr+4                                         PC-Out(S401)
	S440= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S408)
	S441= IR_ID.Out31_26=0                                      IR-Out(S408)
	S442= IR_ID.Out25_21=0                                      IR-Out(S408)
	S443= IR_ID.Out20_16=rT                                     IR-Out(S408)
	S444= IR_ID.Out15_11=rD                                     IR-Out(S408)
	S445= IR_ID.Out10_6=sa                                      IR-Out(S408)
	S446= IR_ID.Out5_0=3                                        IR-Out(S408)
	S447= B_EX.Out=FU(a)                                        B_EX-Out(S415)
	S448= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S415)
	S449= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S415)
	S450= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S417)
	S451= IR_EX.Out31_26=0                                      IR_EX-Out(S417)
	S452= IR_EX.Out25_21=0                                      IR_EX-Out(S417)
	S453= IR_EX.Out20_16=rT                                     IR_EX-Out(S417)
	S454= IR_EX.Out15_11=rD                                     IR_EX-Out(S417)
	S455= IR_EX.Out10_6=sa                                      IR_EX-Out(S417)
	S456= IR_EX.Out5_0=3                                        IR_EX-Out(S417)
	S457= ALUOut_MEM.Out=FU(a)>>>sa                             ALUOut_MEM-Out(S419)
	S458= ALUOut_MEM.Out1_0={FU(a)>>>sa}[1:0]                   ALUOut_MEM-Out(S419)
	S459= ALUOut_MEM.Out4_0={FU(a)>>>sa}[4:0]                   ALUOut_MEM-Out(S419)
	S460= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S421)
	S461= IR_MEM.Out31_26=0                                     IR_MEM-Out(S421)
	S462= IR_MEM.Out25_21=0                                     IR_MEM-Out(S421)
	S463= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S421)
	S464= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S421)
	S465= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S421)
	S466= IR_MEM.Out5_0=3                                       IR_MEM-Out(S421)
	S467= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S423)
	S468= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S423)
	S469= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S423)
	S470= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S423)
	S471= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S423)
	S472= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S423)
	S473= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S423)
	S474= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S425)
	S475= IR_WB.Out31_26=0                                      IR-Out(S425)
	S476= IR_WB.Out25_21=0                                      IR-Out(S425)
	S477= IR_WB.Out20_16=rT                                     IR-Out(S425)
	S478= IR_WB.Out15_11=rD                                     IR-Out(S425)
	S479= IR_WB.Out10_6=sa                                      IR-Out(S425)
	S480= IR_WB.Out5_0=3                                        IR-Out(S425)
	S481= ALUOut_DMMU1.Out=FU(a)>>>sa                           ALUOut_DMMU1-Out(S429)
	S482= ALUOut_DMMU1.Out1_0={FU(a)>>>sa}[1:0]                 ALUOut_DMMU1-Out(S429)
	S483= ALUOut_DMMU1.Out4_0={FU(a)>>>sa}[4:0]                 ALUOut_DMMU1-Out(S429)
	S484= ALUOut_WB.Out=FU(a)>>>sa                              ALUOut_WB-Out(S431)
	S485= ALUOut_WB.Out1_0={FU(a)>>>sa}[1:0]                    ALUOut_WB-Out(S431)
	S486= ALUOut_WB.Out4_0={FU(a)>>>sa}[4:0]                    ALUOut_WB-Out(S431)
	S487= IR_DMMU2.Out={0,0,rT,rD,sa,3}                         IR_DMMU2-Out(S433)
	S488= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S433)
	S489= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S433)
	S490= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S433)
	S491= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S433)
	S492= IR_DMMU2.Out10_6=sa                                   IR_DMMU2-Out(S433)
	S493= IR_DMMU2.Out5_0=3                                     IR_DMMU2-Out(S433)
	S494= ALUOut_DMMU2.Out=FU(a)>>>sa                           ALUOut_DMMU2-Out(S435)
	S495= ALUOut_DMMU2.Out1_0={FU(a)>>>sa}[1:0]                 ALUOut_DMMU2-Out(S435)
	S496= ALUOut_DMMU2.Out4_0={FU(a)>>>sa}[4:0]                 ALUOut_DMMU2-Out(S435)
	S497= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F236)
	S498= FU.IR_DMMU2={0,0,rT,rD,sa,3}                          Path(S487,S497)
	S499= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F237)
	S500= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F238)
	S501= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F239)
	S502= CU_DMMU2.Op=0                                         Path(S488,S501)
	S503= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F240)
	S504= CU_DMMU2.IRFunc=3                                     Path(S493,S503)
	S505= IR_DMMU2.Out=>IR_WB.In                                Premise(F241)
	S506= IR_WB.In={0,0,rT,rD,sa,3}                             Path(S487,S505)
	S507= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F242)
	S508= ALUOut_WB.In=FU(a)>>>sa                               Path(S494,S507)
	S509= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F243)
	S510= FU.InDMMU2=FU(a)>>>sa                                 Path(S494,S509)
	S511= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F244)
	S512= FU.InDMMU2_WReg=rD                                    Path(S491,S511)
	S513= CtrlASIDIn=0                                          Premise(F245)
	S514= CtrlCP0=0                                             Premise(F246)
	S515= CP0[ASID]=pid                                         CP0-Hold(S394,S514)
	S516= CtrlEPCIn=0                                           Premise(F247)
	S517= CtrlExCodeIn=0                                        Premise(F248)
	S518= CtrlIMMU=0                                            Premise(F249)
	S519= CtrlPC=0                                              Premise(F250)
	S520= CtrlPCInc=0                                           Premise(F251)
	S521= PC[CIA]=addr                                          PC-Hold(S400,S520)
	S522= PC[Out]=addr+4                                        PC-Hold(S401,S519,S520)
	S523= CtrlIAddrReg=0                                        Premise(F252)
	S524= CtrlICache=0                                          Premise(F253)
	S525= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S404,S524)
	S526= CtrlIR_IMMU=0                                         Premise(F254)
	S527= CtrlICacheReg=0                                       Premise(F255)
	S528= CtrlIR_ID=0                                           Premise(F256)
	S529= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S408,S528)
	S530= CtrlIMem=0                                            Premise(F257)
	S531= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S410,S530)
	S532= CtrlIRMux=0                                           Premise(F258)
	S533= CtrlGPR=0                                             Premise(F259)
	S534= GPR[rT]=a                                             GPR-Hold(S413,S533)
	S535= CtrlB_EX=0                                            Premise(F260)
	S536= [B_EX]=FU(a)                                          B_EX-Hold(S415,S535)
	S537= CtrlIR_EX=0                                           Premise(F261)
	S538= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S417,S537)
	S539= CtrlALUOut_MEM=0                                      Premise(F262)
	S540= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Hold(S419,S539)
	S541= CtrlIR_MEM=0                                          Premise(F263)
	S542= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S421,S541)
	S543= CtrlIR_DMMU1=0                                        Premise(F264)
	S544= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S423,S543)
	S545= CtrlIR_WB=1                                           Premise(F265)
	S546= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Write(S506,S545)
	S547= CtrlB_MEM=0                                           Premise(F266)
	S548= CtrlB_WB=0                                            Premise(F267)
	S549= CtrlALUOut_DMMU1=0                                    Premise(F268)
	S550= [ALUOut_DMMU1]=FU(a)>>>sa                             ALUOut_DMMU1-Hold(S429,S549)
	S551= CtrlALUOut_WB=1                                       Premise(F269)
	S552= [ALUOut_WB]=FU(a)>>>sa                                ALUOut_WB-Write(S508,S551)
	S553= CtrlIR_DMMU2=0                                        Premise(F270)
	S554= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S433,S553)
	S555= CtrlALUOut_DMMU2=0                                    Premise(F271)
	S556= [ALUOut_DMMU2]=FU(a)>>>sa                             ALUOut_DMMU2-Hold(S435,S555)

WB	S557= CP0.ASID=pid                                          CP0-Read-ASID(S515)
	S558= PC.CIA=addr                                           PC-Out(S521)
	S559= PC.CIA31_28=addr[31:28]                               PC-Out(S521)
	S560= PC.Out=addr+4                                         PC-Out(S522)
	S561= IR_ID.Out={0,0,rT,rD,sa,3}                            IR-Out(S529)
	S562= IR_ID.Out31_26=0                                      IR-Out(S529)
	S563= IR_ID.Out25_21=0                                      IR-Out(S529)
	S564= IR_ID.Out20_16=rT                                     IR-Out(S529)
	S565= IR_ID.Out15_11=rD                                     IR-Out(S529)
	S566= IR_ID.Out10_6=sa                                      IR-Out(S529)
	S567= IR_ID.Out5_0=3                                        IR-Out(S529)
	S568= B_EX.Out=FU(a)                                        B_EX-Out(S536)
	S569= B_EX.Out1_0={FU(a)}[1:0]                              B_EX-Out(S536)
	S570= B_EX.Out4_0={FU(a)}[4:0]                              B_EX-Out(S536)
	S571= IR_EX.Out={0,0,rT,rD,sa,3}                            IR_EX-Out(S538)
	S572= IR_EX.Out31_26=0                                      IR_EX-Out(S538)
	S573= IR_EX.Out25_21=0                                      IR_EX-Out(S538)
	S574= IR_EX.Out20_16=rT                                     IR_EX-Out(S538)
	S575= IR_EX.Out15_11=rD                                     IR_EX-Out(S538)
	S576= IR_EX.Out10_6=sa                                      IR_EX-Out(S538)
	S577= IR_EX.Out5_0=3                                        IR_EX-Out(S538)
	S578= ALUOut_MEM.Out=FU(a)>>>sa                             ALUOut_MEM-Out(S540)
	S579= ALUOut_MEM.Out1_0={FU(a)>>>sa}[1:0]                   ALUOut_MEM-Out(S540)
	S580= ALUOut_MEM.Out4_0={FU(a)>>>sa}[4:0]                   ALUOut_MEM-Out(S540)
	S581= IR_MEM.Out={0,0,rT,rD,sa,3}                           IR_MEM-Out(S542)
	S582= IR_MEM.Out31_26=0                                     IR_MEM-Out(S542)
	S583= IR_MEM.Out25_21=0                                     IR_MEM-Out(S542)
	S584= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S542)
	S585= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S542)
	S586= IR_MEM.Out10_6=sa                                     IR_MEM-Out(S542)
	S587= IR_MEM.Out5_0=3                                       IR_MEM-Out(S542)
	S588= IR_DMMU1.Out={0,0,rT,rD,sa,3}                         IR_DMMU1-Out(S544)
	S589= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S544)
	S590= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S544)
	S591= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S544)
	S592= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S544)
	S593= IR_DMMU1.Out10_6=sa                                   IR_DMMU1-Out(S544)
	S594= IR_DMMU1.Out5_0=3                                     IR_DMMU1-Out(S544)
	S595= IR_WB.Out={0,0,rT,rD,sa,3}                            IR-Out(S546)
	S596= IR_WB.Out31_26=0                                      IR-Out(S546)
	S597= IR_WB.Out25_21=0                                      IR-Out(S546)
	S598= IR_WB.Out20_16=rT                                     IR-Out(S546)
	S599= IR_WB.Out15_11=rD                                     IR-Out(S546)
	S600= IR_WB.Out10_6=sa                                      IR-Out(S546)
	S601= IR_WB.Out5_0=3                                        IR-Out(S546)
	S602= ALUOut_DMMU1.Out=FU(a)>>>sa                           ALUOut_DMMU1-Out(S550)
	S603= ALUOut_DMMU1.Out1_0={FU(a)>>>sa}[1:0]                 ALUOut_DMMU1-Out(S550)
	S604= ALUOut_DMMU1.Out4_0={FU(a)>>>sa}[4:0]                 ALUOut_DMMU1-Out(S550)
	S605= ALUOut_WB.Out=FU(a)>>>sa                              ALUOut_WB-Out(S552)
	S606= ALUOut_WB.Out1_0={FU(a)>>>sa}[1:0]                    ALUOut_WB-Out(S552)
	S607= ALUOut_WB.Out4_0={FU(a)>>>sa}[4:0]                    ALUOut_WB-Out(S552)
	S608= IR_DMMU2.Out={0,0,rT,rD,sa,3}                         IR_DMMU2-Out(S554)
	S609= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S554)
	S610= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S554)
	S611= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S554)
	S612= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S554)
	S613= IR_DMMU2.Out10_6=sa                                   IR_DMMU2-Out(S554)
	S614= IR_DMMU2.Out5_0=3                                     IR_DMMU2-Out(S554)
	S615= ALUOut_DMMU2.Out=FU(a)>>>sa                           ALUOut_DMMU2-Out(S556)
	S616= ALUOut_DMMU2.Out1_0={FU(a)>>>sa}[1:0]                 ALUOut_DMMU2-Out(S556)
	S617= ALUOut_DMMU2.Out4_0={FU(a)>>>sa}[4:0]                 ALUOut_DMMU2-Out(S556)
	S618= IR_WB.Out=>FU.IR_WB                                   Premise(F272)
	S619= FU.IR_WB={0,0,rT,rD,sa,3}                             Path(S595,S618)
	S620= IR_WB.Out31_26=>CU_WB.Op                              Premise(F273)
	S621= CU_WB.Op=0                                            Path(S596,S620)
	S622= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F274)
	S623= CU_WB.IRFunc=3                                        Path(S601,S622)
	S624= IR_WB.Out15_11=>GPR.WReg                              Premise(F275)
	S625= GPR.WReg=rD                                           Path(S599,S624)
	S626= ALUOut_WB.Out=>GPR.WData                              Premise(F276)
	S627= GPR.WData=FU(a)>>>sa                                  Path(S605,S626)
	S628= ALUOut_WB.Out=>FU.InWB                                Premise(F277)
	S629= FU.InWB=FU(a)>>>sa                                    Path(S605,S628)
	S630= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F278)
	S631= FU.InWB_WReg=rD                                       Path(S599,S630)
	S632= CtrlASIDIn=0                                          Premise(F279)
	S633= CtrlCP0=0                                             Premise(F280)
	S634= CP0[ASID]=pid                                         CP0-Hold(S515,S633)
	S635= CtrlEPCIn=0                                           Premise(F281)
	S636= CtrlExCodeIn=0                                        Premise(F282)
	S637= CtrlIMMU=0                                            Premise(F283)
	S638= CtrlPC=0                                              Premise(F284)
	S639= CtrlPCInc=0                                           Premise(F285)
	S640= PC[CIA]=addr                                          PC-Hold(S521,S639)
	S641= PC[Out]=addr+4                                        PC-Hold(S522,S638,S639)
	S642= CtrlIAddrReg=0                                        Premise(F286)
	S643= CtrlICache=0                                          Premise(F287)
	S644= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S525,S643)
	S645= CtrlIR_IMMU=0                                         Premise(F288)
	S646= CtrlICacheReg=0                                       Premise(F289)
	S647= CtrlIR_ID=0                                           Premise(F290)
	S648= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S529,S647)
	S649= CtrlIMem=0                                            Premise(F291)
	S650= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S531,S649)
	S651= CtrlIRMux=0                                           Premise(F292)
	S652= CtrlGPR=1                                             Premise(F293)
	S653= GPR[rD]=FU(a)>>>sa                                    GPR-Write(S625,S627,S652)
	S654= CtrlB_EX=0                                            Premise(F294)
	S655= [B_EX]=FU(a)                                          B_EX-Hold(S536,S654)
	S656= CtrlIR_EX=0                                           Premise(F295)
	S657= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S538,S656)
	S658= CtrlALUOut_MEM=0                                      Premise(F296)
	S659= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Hold(S540,S658)
	S660= CtrlIR_MEM=0                                          Premise(F297)
	S661= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S542,S660)
	S662= CtrlIR_DMMU1=0                                        Premise(F298)
	S663= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S544,S662)
	S664= CtrlIR_WB=0                                           Premise(F299)
	S665= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S546,S664)
	S666= CtrlB_MEM=0                                           Premise(F300)
	S667= CtrlB_WB=0                                            Premise(F301)
	S668= CtrlALUOut_DMMU1=0                                    Premise(F302)
	S669= [ALUOut_DMMU1]=FU(a)>>>sa                             ALUOut_DMMU1-Hold(S550,S668)
	S670= CtrlALUOut_WB=0                                       Premise(F303)
	S671= [ALUOut_WB]=FU(a)>>>sa                                ALUOut_WB-Hold(S552,S670)
	S672= CtrlIR_DMMU2=0                                        Premise(F304)
	S673= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S554,S672)
	S674= CtrlALUOut_DMMU2=0                                    Premise(F305)
	S675= [ALUOut_DMMU2]=FU(a)>>>sa                             ALUOut_DMMU2-Hold(S556,S674)

POST	S634= CP0[ASID]=pid                                         CP0-Hold(S515,S633)
	S640= PC[CIA]=addr                                          PC-Hold(S521,S639)
	S641= PC[Out]=addr+4                                        PC-Hold(S522,S638,S639)
	S644= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S525,S643)
	S648= [IR_ID]={0,0,rT,rD,sa,3}                              IR_ID-Hold(S529,S647)
	S650= IMem[{pid,addr}]={0,0,rT,rD,sa,2}                     IMem-Hold(S531,S649)
	S653= GPR[rD]=FU(a)>>>sa                                    GPR-Write(S625,S627,S652)
	S655= [B_EX]=FU(a)                                          B_EX-Hold(S536,S654)
	S657= [IR_EX]={0,0,rT,rD,sa,3}                              IR_EX-Hold(S538,S656)
	S659= [ALUOut_MEM]=FU(a)>>>sa                               ALUOut_MEM-Hold(S540,S658)
	S661= [IR_MEM]={0,0,rT,rD,sa,3}                             IR_MEM-Hold(S542,S660)
	S663= [IR_DMMU1]={0,0,rT,rD,sa,3}                           IR_DMMU1-Hold(S544,S662)
	S665= [IR_WB]={0,0,rT,rD,sa,3}                              IR_WB-Hold(S546,S664)
	S669= [ALUOut_DMMU1]=FU(a)>>>sa                             ALUOut_DMMU1-Hold(S550,S668)
	S671= [ALUOut_WB]=FU(a)>>>sa                                ALUOut_WB-Hold(S552,S670)
	S673= [IR_DMMU2]={0,0,rT,rD,sa,3}                           IR_DMMU2-Hold(S554,S672)
	S675= [ALUOut_DMMU2]=FU(a)>>>sa                             ALUOut_DMMU2-Hold(S556,S674)

