

================================================================
== Vivado HLS Report for 'aes_invMain'
================================================================
* Date:           Mon Nov 11 23:25:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2603|     3363| 26.030 us | 33.630 us |  2603|  3363|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 2     |     2403|     3087| 267 ~ 343 |          -|          -|     9|    no    |
        | + Loop 2.1  |       48|       48|          3|          -|          -|    16|    no    |
        | + Loop 2.2  |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 3     |       48|       48|          3|          -|          -|    16|    no    |
        |- Loop 4     |       32|       32|          2|          -|          -|    16|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 13 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 12 
11 --> 10 
12 --> 5 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%roundKey = alloca [16 x i8], align 16" [aes_new.cpp:598]   --->   Operation 19 'alloca' 'roundKey' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 160, [16 x i8]* %roundKey)" [aes_new.cpp:600]   --->   Operation 20 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 160, [16 x i8]* %roundKey)" [aes_new.cpp:600]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %0 ], [ %i_2, %2 ]"   --->   Operation 23 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln299 = icmp eq i5 %i_0_i, -16" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 24 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i, 1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299, label %addRoundKey.exit.preheader, label %2" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i5 %i_0_i to i64" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 28 'zext' 'zext_ln300' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 29 'getelementptr' 'state_addr' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 30 'load' 'state_load' <Predicate = (!icmp_ln299)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 31 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 32 'load' 'roundKey_load' <Predicate = (!icmp_ln299)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %addRoundKey.exit" [aes_new.cpp:603]   --->   Operation 33 'br' <Predicate = (icmp_ln299)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 34 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 35 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln300 = xor i8 %roundKey_load, %state_load" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 36 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %xor_ln300, i8* %state_addr, align 1" [aes_new.cpp:300->aes_new.cpp:601]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [aes_new.cpp:299->aes_new.cpp:601]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i4 [ %add_ln603, %aes_invRound.exit ], [ -7, %addRoundKey.exit.preheader ]" [aes_new.cpp:603]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln603 = icmp eq i4 %i, 0" [aes_new.cpp:603]   --->   Operation 40 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 41 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln603, label %7, label %3" [aes_new.cpp:603]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i, i4 0)" [aes_new.cpp:605]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln605 = zext i8 %shl_ln to i9" [aes_new.cpp:605]   --->   Operation 44 'zext' 'zext_ln605' <Predicate = (!icmp_ln603)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 %zext_ln605, [16 x i8]* %roundKey)" [aes_new.cpp:605]   --->   Operation 45 'call' <Predicate = (!icmp_ln603)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [2/2] (1.76ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:588->aes_new.cpp:606]   --->   Operation 46 'call' <Predicate = (!icmp_ln603)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (1.81ns)   --->   "call fastcc void @createRoundKey(i9 0, [16 x i8]* %roundKey)" [aes_new.cpp:609]   --->   Operation 47 'call' <Predicate = (icmp_ln603)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [2/2] (1.76ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:610]   --->   Operation 48 'call' <Predicate = (icmp_ln603)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 %zext_ln605, [16 x i8]* %roundKey)" [aes_new.cpp:605]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:588->aes_new.cpp:606]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br label %4" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %3 ], [ %i_4, %5 ]"   --->   Operation 52 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.36ns)   --->   "%icmp_ln508 = icmp eq i5 %i_0_i_i, -16" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 53 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 54 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_0_i_i, 1" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508, label %invSubBytes.exit.i.preheader, label %5" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i5 %i_0_i_i to i64" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 57 'zext' 'zext_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln509" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 58 'getelementptr' 'state_addr_5' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 59 'load' 'state_load_5' <Predicate = (!icmp_ln508)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [1/1] (1.76ns)   --->   "br label %invSubBytes.exit.i" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 60 'br' <Predicate = (icmp_ln508)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 5.57>
ST_8 : Operation 61 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 61 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i8 %state_load_5 to i64" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 62 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%rsbox_addr = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln164" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 63 'getelementptr' 'rsbox_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 64 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 7> <Delay = 5.57>
ST_9 : Operation 65 [1/2] (3.25ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 65 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 66 [1/1] (2.32ns)   --->   "store i8 %rsbox_load, i8* %state_addr_5, align 1" [aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "br label %4" [aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.32>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%i_0_i2_i = phi i5 [ %i_6, %6 ], [ 0, %invSubBytes.exit.i.preheader ]"   --->   Operation 68 'phi' 'i_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.36ns)   --->   "%icmp_ln299_1 = icmp eq i5 %i_0_i2_i, -16" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 69 'icmp' 'icmp_ln299_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 70 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_0_i2_i, 1" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 71 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299_1, label %aes_invRound.exit, label %6" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i5 %i_0_i2_i to i64" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 73 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300_1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 74 'getelementptr' 'state_addr_7' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 75 'load' 'state_load_3' <Predicate = (!icmp_ln299_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%roundKey_addr_2 = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300_1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 76 'getelementptr' 'roundKey_addr_2' <Predicate = (!icmp_ln299_1)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%roundKey_load_2 = load i8* %roundKey_addr_2, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 77 'load' 'roundKey_load_2' <Predicate = (!icmp_ln299_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [aes_new.cpp:591->aes_new.cpp:606]   --->   Operation 78 'call' <Predicate = (icmp_ln299_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln603 = add i4 %i, -1" [aes_new.cpp:603]   --->   Operation 79 'add' 'add_ln603' <Predicate = (icmp_ln299_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 5.63>
ST_11 : Operation 80 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 80 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/2] (2.32ns)   --->   "%roundKey_load_2 = load i8* %roundKey_addr_2, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 81 'load' 'roundKey_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 82 [1/1] (0.99ns)   --->   "%xor_ln300_1 = xor i8 %roundKey_load_2, %state_load_3" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 82 'xor' 'xor_ln300_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (2.32ns)   --->   "store i8 %xor_ln300_1, i8* %state_addr_7, align 1" [aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %invSubBytes.exit.i" [aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @invMixColumns([16 x i8]* %state)" [aes_new.cpp:591->aes_new.cpp:606]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %addRoundKey.exit" [aes_new.cpp:603]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.76>
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @createRoundKey(i9 0, [16 x i8]* %roundKey)" [aes_new.cpp:609]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @invShiftRows([16 x i8]* %state)" [aes_new.cpp:610]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 89 [1/1] (1.76ns)   --->   "br label %8" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 5> <Delay = 2.32>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i5 [ 0, %7 ], [ %i_3, %9 ]"   --->   Operation 90 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.36ns)   --->   "%icmp_ln508_1 = icmp eq i5 %i_0_i1, -16" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 91 'icmp' 'icmp_ln508_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 92 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_0_i1, 1" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508_1, label %invSubBytes.exit.preheader, label %9" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i5 %i_0_i1 to i64" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 95 'zext' 'zext_ln509_1' <Predicate = (!icmp_ln508_1)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln509_1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 96 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln508_1)> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 97 'load' 'state_load_2' <Predicate = (!icmp_ln508_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 98 [1/1] (1.76ns)   --->   "br label %invSubBytes.exit" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 98 'br' <Predicate = (icmp_ln508_1)> <Delay = 1.76>

State 15 <SV = 6> <Delay = 5.57>
ST_15 : Operation 99 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 99 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %state_load_2 to i64" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 100 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%rsbox_addr_1 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln164_1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 101 'getelementptr' 'rsbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [2/2] (3.25ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 102 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 7> <Delay = 5.57>
ST_16 : Operation 103 [1/2] (3.25ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 103 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 104 [1/1] (2.32ns)   --->   "store i8 %rsbox_load_1, i8* %state_addr_6, align 1" [aes_new.cpp:509->aes_new.cpp:611]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br label %8" [aes_new.cpp:508->aes_new.cpp:611]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.32>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ %i_5, %10 ], [ 0, %invSubBytes.exit.preheader ]"   --->   Operation 106 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln299_2 = icmp eq i5 %i_0_i5, -16" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 107 'icmp' 'icmp_ln299_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 108 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i_0_i5, 1" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 109 'add' 'i_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299_2, label %addRoundKey.exit14, label %10" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i5 %i_0_i5 to i64" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 111 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln300_2" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 112 'getelementptr' 'state_addr_8' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 113 'load' 'state_load_4' <Predicate = (!icmp_ln299_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln300_2" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 114 'getelementptr' 'roundKey_addr_1' <Predicate = (!icmp_ln299_2)> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (2.32ns)   --->   "%roundKey_load_1 = load i8* %roundKey_addr_1, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 115 'load' 'roundKey_load_1' <Predicate = (!icmp_ln299_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [aes_new.cpp:613]   --->   Operation 116 'ret' <Predicate = (icmp_ln299_2)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.63>
ST_18 : Operation 117 [1/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 117 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 118 [1/2] (2.32ns)   --->   "%roundKey_load_1 = load i8* %roundKey_addr_1, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 118 'load' 'roundKey_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 119 [1/1] (0.99ns)   --->   "%xor_ln300_2 = xor i8 %roundKey_load_1, %state_load_4" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 119 'xor' 'xor_ln300_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %xor_ln300_2, i8* %state_addr_8, align 1" [aes_new.cpp:300->aes_new.cpp:612]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "br label %invSubBytes.exit" [aes_new.cpp:299->aes_new.cpp:612]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('roundKey', aes_new.cpp:598) [6]  (0 ns)
	'call' operation ('call_ln600', aes_new.cpp:600) to 'createRoundKey' [7]  (1.81 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes_new.cpp:299->aes_new.cpp:601) [10]  (1.77 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_new.cpp:299->aes_new.cpp:601) [10]  (0 ns)
	'getelementptr' operation ('state_addr', aes_new.cpp:300->aes_new.cpp:601) [17]  (0 ns)
	'load' operation ('state_load', aes_new.cpp:300->aes_new.cpp:601) on array 'state' [18]  (2.32 ns)

 <State 4>: 5.63ns
The critical path consists of the following:
	'load' operation ('state_load', aes_new.cpp:300->aes_new.cpp:601) on array 'state' [18]  (2.32 ns)
	'xor' operation ('xor_ln300', aes_new.cpp:300->aes_new.cpp:601) [21]  (0.99 ns)
	'store' operation ('store_ln300', aes_new.cpp:300->aes_new.cpp:601) of variable 'xor_ln300', aes_new.cpp:300->aes_new.cpp:601 on array 'state' [22]  (2.32 ns)

 <State 5>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i', aes_new.cpp:603) with incoming values : ('add_ln603', aes_new.cpp:603) [27]  (0 ns)
	'call' operation ('call_ln605', aes_new.cpp:605) to 'createRoundKey' [34]  (1.81 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606) [38]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_new.cpp:508->aes_new.cpp:589->aes_new.cpp:606) [38]  (0 ns)
	'getelementptr' operation ('state_addr_5', aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) [45]  (0 ns)
	'load' operation ('num', aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) on array 'state' [46]  (2.32 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) on array 'state' [46]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) [48]  (0 ns)
	'load' operation ('rsbox_load', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) on array 'rsbox' [49]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('rsbox_load', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) on array 'rsbox' [49]  (3.25 ns)
	'store' operation ('store_ln509', aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606) of variable 'rsbox_load', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:589->aes_new.cpp:606 on array 'state' [50]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_new.cpp:299->aes_new.cpp:590->aes_new.cpp:606) [55]  (0 ns)
	'getelementptr' operation ('state_addr_7', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606) [62]  (0 ns)
	'load' operation ('state_load_3', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606) on array 'state' [63]  (2.32 ns)

 <State 11>: 5.63ns
The critical path consists of the following:
	'load' operation ('state_load_3', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606) on array 'state' [63]  (2.32 ns)
	'xor' operation ('xor_ln300_1', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606) [66]  (0.99 ns)
	'store' operation ('store_ln300', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606) of variable 'xor_ln300_1', aes_new.cpp:300->aes_new.cpp:590->aes_new.cpp:606 on array 'state' [67]  (2.32 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes_new.cpp:508->aes_new.cpp:611) [78]  (1.77 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_new.cpp:508->aes_new.cpp:611) [78]  (0 ns)
	'getelementptr' operation ('state_addr_6', aes_new.cpp:509->aes_new.cpp:611) [85]  (0 ns)
	'load' operation ('num', aes_new.cpp:509->aes_new.cpp:611) on array 'state' [86]  (2.32 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', aes_new.cpp:509->aes_new.cpp:611) on array 'state' [86]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_1', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611) [88]  (0 ns)
	'load' operation ('rsbox_load_1', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611) on array 'rsbox' [89]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('rsbox_load_1', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611) on array 'rsbox' [89]  (3.25 ns)
	'store' operation ('store_ln509', aes_new.cpp:509->aes_new.cpp:611) of variable 'rsbox_load_1', aes_new.cpp:164->aes_new.cpp:509->aes_new.cpp:611 on array 'state' [90]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_new.cpp:299->aes_new.cpp:612) [95]  (0 ns)
	'getelementptr' operation ('state_addr_8', aes_new.cpp:300->aes_new.cpp:612) [102]  (0 ns)
	'load' operation ('state_load_4', aes_new.cpp:300->aes_new.cpp:612) on array 'state' [103]  (2.32 ns)

 <State 18>: 5.63ns
The critical path consists of the following:
	'load' operation ('state_load_4', aes_new.cpp:300->aes_new.cpp:612) on array 'state' [103]  (2.32 ns)
	'xor' operation ('xor_ln300_2', aes_new.cpp:300->aes_new.cpp:612) [106]  (0.99 ns)
	'store' operation ('store_ln300', aes_new.cpp:300->aes_new.cpp:612) of variable 'xor_ln300_2', aes_new.cpp:300->aes_new.cpp:612 on array 'state' [107]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
