{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668901796659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668901796671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 00:49:56 2022 " "Processing started: Sun Nov 20 00:49:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668901796671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901796671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Txt_Renderer -c Txt_Renderer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Txt_Renderer -c Txt_Renderer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901796672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668901801541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668901801541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/SHR.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/SHR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "lib/SHR.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/SHR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Prescaler.v 2 2 " "Found 2 design units, including 2 entities, in source file lib/Prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDL_CNT " "Found entity 1: UDL_CNT" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807831 ""} { "Info" "ISGN_ENTITY_NAME" "2 Prescaler " "Found entity 2: Prescaler" {  } { { "lib/Prescaler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Prescaler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/D_FF_Reg.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/D_FF_Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Reg " "Found entity 1: D_FF_Reg" {  } { { "lib/D_FF_Reg.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/D_FF_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PX_Lin_Interpol.v 1 1 " "Found 1 design units, including 1 entities, in source file PX_Lin_Interpol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PX_Lin_Interpol " "Found entity 1: PX_Lin_Interpol" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buff_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Buff_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buff_Controller " "Found entity 1: Buff_Controller" {  } { { "Buff_Controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/CNT.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/CNT.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT " "Found entity 1: CNT" {  } { { "lib/CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Edge_Trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Edge_Trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Trigger " "Found entity 1: Edge_Trigger" {  } { { "lib/Edge_Trigger.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Edge_Trigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/core_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/core_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys " "Found entity 1: core_sys" {  } { { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "core_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "core_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0 " "Found entity 1: core_sys_mm_interconnect_0" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: core_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_rsp_mux " "Found entity 1: core_sys_mm_interconnect_0_rsp_mux" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_rsp_demux " "Found entity 1: core_sys_mm_interconnect_0_rsp_demux" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_cmd_mux " "Found entity 1: core_sys_mm_interconnect_0_cmd_mux" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_cmd_demux " "Found entity 1: core_sys_mm_interconnect_0_cmd_demux" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807862 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807862 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807862 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807862 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "core_sys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "core_sys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "core_sys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "core_sys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "core_sys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807880 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "core_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at core_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at core_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: core_sys_mm_interconnect_0_router_002_default_decode" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807885 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_sys_mm_interconnect_0_router_002 " "Found entity 2: core_sys_mm_interconnect_0_router_002" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at core_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at core_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901807886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_mm_interconnect_0_router_default_decode " "Found entity 1: core_sys_mm_interconnect_0_router_default_decode" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807887 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_sys_mm_interconnect_0_router " "Found entity 2: core_sys_mm_interconnect_0_router" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "core_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "core_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_to_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_to_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_to_hps " "Found entity 1: core_sys_to_hps" {  } { { "core_sys/synthesis/submodules/core_sys_to_hps.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_to_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_hps_0 " "Found entity 1: core_sys_hps_0" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_hps_0_hps_io " "Found entity 1: core_sys_hps_0_hps_io" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "core_sys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_hps_0_hps_io_border " "Found entity 1: core_sys_hps_0_hps_io_border" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_hps_0_fpga_interfaces " "Found entity 1: core_sys_hps_0_fpga_interfaces" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_from_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_from_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_from_hps " "Found entity 1: core_sys_from_hps" {  } { { "core_sys/synthesis/submodules/core_sys_from_hps.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_from_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_font_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_font_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_font_mem " "Found entity 1: core_sys_font_mem" {  } { { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901807998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901807998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_sys/synthesis/submodules/core_sys_char_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core_sys/synthesis/submodules/core_sys_char_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sys_char_mem " "Found entity 1: core_sys_char_mem" {  } { { "core_sys/synthesis/submodules/core_sys_char_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/VGA_Sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/VGA_Sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "lib/VGA_Sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/UDL_CNT.v 0 0 " "Found 0 design units, including 0 entities, in source file lib/UDL_CNT.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Theme_Handler.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Theme_Handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Theme_Handler " "Found entity 1: Theme_Handler" {  } { { "lib/Theme_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Theme_Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/T_FF.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/T_FF.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "lib/T_FF.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/T_FF.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYNC sync Sync_Gen.v(1) " "Verilog HDL Declaration information at Sync_Gen.v(1): object \"SYNC\" differs only in case from object \"sync\" in the same scope" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901808010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Sync_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Sync_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sync_Gen " "Found entity 1: Sync_Gen" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Mem_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Mem_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Controller " "Found entity 1: Mem_Controller" {  } { { "lib/Mem_Controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Font_BMP.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Font_BMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 Font_BMP " "Found entity 1: Font_BMP" {  } { { "lib/Font_BMP.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Font_BMP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/FI_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/FI_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 FI_Gen " "Found entity 1: FI_Gen" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/CI_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/CI_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_Gen " "Found entity 1: CI_Gen" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/BCD_7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/BCD_7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Found entity 1: BCD_7Seg" {  } { { "lib/BCD_7Seg.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/BCD_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808020 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Txt_Renderer.v(285) " "Verilog HDL Event Control warning at Txt_Renderer.v(285): Event Control contains a complex event expression" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 285 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668901808022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "th TH Txt_Renderer.v(231) " "Verilog HDL Declaration information at Txt_Renderer.v(231): object \"th\" differs only in case from object \"TH\" in the same scope" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668901808022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Txt_Renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file Txt_Renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Txt_Renderer " "Found entity 1: Txt_Renderer" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graph_TH_Handler.v 1 1 " "Found 1 design units, including 1 entities, in source file Graph_TH_Handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Graph_TH_Handler " "Found entity 1: Graph_TH_Handler" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Debug_SHR.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Debug_SHR.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_SHR " "Found entity 1: Debug_SHR" {  } { { "lib/Debug_SHR.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/Axes_Checker.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/Axes_Checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 Axes_Checker " "Found entity 1: Axes_Checker" {  } { { "lib/Axes_Checker.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Axes_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Prescaler Prescaler.v(10) " "Verilog HDL Parameter Declaration warning at Prescaler.v(10): Parameter Declaration in module \"Prescaler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/Prescaler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Prescaler.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PX_Lin_Interpol PX_Lin_Interpol.v(29) " "Verilog HDL Parameter Declaration warning at PX_Lin_Interpol.v(29): Parameter Declaration in module \"PX_Lin_Interpol\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PX_Lin_Interpol PX_Lin_Interpol.v(30) " "Verilog HDL Parameter Declaration warning at PX_Lin_Interpol.v(30): Parameter Declaration in module \"PX_Lin_Interpol\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808032 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "VGA_Sync VGA_Sync.v(24) " "Verilog HDL Parameter Declaration warning at VGA_Sync.v(24): Parameter Declaration in module \"VGA_Sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/VGA_Sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808103 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "VGA_Sync VGA_Sync.v(25) " "Verilog HDL Parameter Declaration warning at VGA_Sync.v(25): Parameter Declaration in module \"VGA_Sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/VGA_Sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "VGA_Sync VGA_Sync.v(28) " "Verilog HDL Parameter Declaration warning at VGA_Sync.v(28): Parameter Declaration in module \"VGA_Sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/VGA_Sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "VGA_Sync VGA_Sync.v(32) " "Verilog HDL Parameter Declaration warning at VGA_Sync.v(32): Parameter Declaration in module \"VGA_Sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/VGA_Sync.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Sync_Gen Sync_Gen.v(9) " "Verilog HDL Parameter Declaration warning at Sync_Gen.v(9): Parameter Declaration in module \"Sync_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Sync_Gen Sync_Gen.v(10) " "Verilog HDL Parameter Declaration warning at Sync_Gen.v(10): Parameter Declaration in module \"Sync_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808104 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_Gen CI_Gen.v(11) " "Verilog HDL Parameter Declaration warning at CI_Gen.v(11): Parameter Declaration in module \"CI_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_Gen CI_Gen.v(12) " "Verilog HDL Parameter Declaration warning at CI_Gen.v(12): Parameter Declaration in module \"CI_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_Gen CI_Gen.v(13) " "Verilog HDL Parameter Declaration warning at CI_Gen.v(13): Parameter Declaration in module \"CI_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808105 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_Gen CI_Gen.v(14) " "Verilog HDL Parameter Declaration warning at CI_Gen.v(14): Parameter Declaration in module \"CI_Gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668901808105 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Txt_Renderer.v(368) " "Verilog HDL Instantiation warning at Txt_Renderer.v(368): instance has no name" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 368 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668901808107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Txt_Renderer " "Elaborating entity \"Txt_Renderer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668901808207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Txt_Renderer.v(203) " "Verilog HDL assignment warning at Txt_Renderer.v(203): truncated value with size 32 to match size of target (10)" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808213 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Txt_Renderer.v(267) " "Verilog HDL assignment warning at Txt_Renderer.v(267): truncated value with size 32 to match size of target (4)" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808215 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Txt_Renderer.v(67) " "Output port \"LEDR\[9..1\]\" at Txt_Renderer.v(67) has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808224 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK Txt_Renderer.v(39) " "Output port \"HPS_FLASH_DCLK\" at Txt_Renderer.v(39) has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808224 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO Txt_Renderer.v(40) " "Output port \"HPS_FLASH_NCSO\" at Txt_Renderer.v(40) has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808224 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK Txt_Renderer.v(53) " "Output port \"HPS_SPIM_CLK\" at Txt_Renderer.v(53) has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808224 "|Txt_Renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI Txt_Renderer.v(55) " "Output port \"HPS_SPIM_MOSI\" at Txt_Renderer.v(55) has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808224 "|Txt_Renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys core_sys:core " "Elaborating entity \"core_sys\" for hierarchy \"core_sys:core\"" {  } { { "Txt_Renderer.v" "core" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_char_mem core_sys:core\|core_sys_char_mem:char_mem " "Elaborating entity \"core_sys_char_mem\" for hierarchy \"core_sys:core\|core_sys_char_mem:char_mem\"" {  } { { "core_sys/synthesis/core_sys.v" "char_mem" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram\"" {  } { { "core_sys/synthesis/submodules/core_sys_char_mem.v" "the_altsyncram" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram\"" {  } { { "core_sys/synthesis/submodules/core_sys_char_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808351 ""}  } { { "core_sys/synthesis/submodules/core_sys_char_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_char_mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901808351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7v12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7v12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7v12 " "Found entity 1: altsyncram_7v12" {  } { { "db/altsyncram_7v12.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_7v12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7v12 core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram\|altsyncram_7v12:auto_generated " "Elaborating entity \"altsyncram_7v12\" for hierarchy \"core_sys:core\|core_sys_char_mem:char_mem\|altsyncram:the_altsyncram\|altsyncram_7v12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_font_mem core_sys:core\|core_sys_font_mem:font_mem " "Elaborating entity \"core_sys_font_mem\" for hierarchy \"core_sys:core\|core_sys_font_mem:font_mem\"" {  } { { "core_sys/synthesis/core_sys.v" "font_mem" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\"" {  } { { "core_sys/synthesis/submodules/core_sys_font_mem.v" "the_altsyncram" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\"" {  } { { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex " "Parameter \"init_file\" = \"/home/felucco/Documents/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/font_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 95 " "Parameter \"maximum_depth\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 95 " "Parameter \"numwords_a\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 512 " "Parameter \"width_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 64 " "Parameter \"width_byteena_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808412 ""}  } { { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901808412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ims1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ims1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ims1 " "Found entity 1: altsyncram_ims1" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ims1 core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated " "Elaborating entity \"altsyncram_ims1\" for hierarchy \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_from_hps core_sys:core\|core_sys_from_hps:from_hps " "Elaborating entity \"core_sys_from_hps\" for hierarchy \"core_sys:core\|core_sys_from_hps:from_hps\"" {  } { { "core_sys/synthesis/core_sys.v" "from_hps" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_hps_0 core_sys:core\|core_sys_hps_0:hps_0 " "Elaborating entity \"core_sys_hps_0\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\"" {  } { { "core_sys/synthesis/core_sys.v" "hps_0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_hps_0_fpga_interfaces core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"core_sys_hps_0_fpga_interfaces\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0.v" "fpga_interfaces" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_hps_0_hps_io core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io " "Elaborating entity \"core_sys_hps_0_hps_io\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\"" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0.v" "hps_io" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_hps_0_hps_io_border core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border " "Elaborating entity \"core_sys_hps_0_hps_io_border\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\"" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v" "border" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_hps_0_hps_io_border.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "pll" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "core_sys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668901808668 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808668 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "p0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808670 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808675 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808677 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1668901808683 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808683 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668901808683 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808683 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668901808688 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668901808688 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808692 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808695 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808695 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808695 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668901808695 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901808810 ""}  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901808810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901808841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901808841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "seq" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "c0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901808947 "|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "oct" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"core_sys:core\|core_sys_hps_0:hps_0\|core_sys_hps_0_hps_io:hps_io\|core_sys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "core_sys/synthesis/submodules/hps_sdram.v" "dll" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_to_hps core_sys:core\|core_sys_to_hps:to_hps " "Elaborating entity \"core_sys_to_hps\" for hierarchy \"core_sys:core\|core_sys_to_hps:to_hps\"" {  } { { "core_sys/synthesis/core_sys.v" "to_hps" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0 core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"core_sys_mm_interconnect_0\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "core_sys/synthesis/core_sys.v" "mm_interconnect_0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_hps_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_hps_s1_translator\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "to_hps_s1_translator" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:to_hps_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:to_hps_s1_agent\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "to_hps_s1_agent" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:to_hps_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:to_hps_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "to_hps_s1_agent_rsp_fifo" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "to_hps_s1_agent_rdata_fifo" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901808994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_router core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router:router " "Elaborating entity \"core_sys_mm_interconnect_0_router\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router:router\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "router" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_router_default_decode core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router:router\|core_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"core_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router:router\|core_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_router_002 core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"core_sys_mm_interconnect_0_router_002\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "router_002" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_router_002_default_decode core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router_002:router_002\|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"core_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_router_002:router_002\|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "to_hps_s1_burst_adapter" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:to_hps_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_cmd_demux core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"core_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "cmd_demux" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_cmd_mux core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"core_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "cmd_mux" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_rsp_demux core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"core_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "rsp_demux" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_rsp_mux core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"core_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "rsp_mux" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_avalon_st_adapter core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"core_sys:core\|core_sys_mm_interconnect_0:mm_interconnect_0\|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core_sys:core\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core_sys:core\|altera_reset_controller:rst_controller\"" {  } { { "core_sys/synthesis/core_sys.v" "rst_controller" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core_sys:core\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core_sys:core\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "core_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core_sys:core\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core_sys:core\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "core_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Controller Mem_Controller:mem_controller " "Elaborating entity \"Mem_Controller\" for hierarchy \"Mem_Controller:mem_controller\"" {  } { { "Txt_Renderer.v" "mem_controller" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Mem_Controller.v(110) " "Verilog HDL assignment warning at Mem_Controller.v(110): truncated value with size 32 to match size of target (13)" {  } { { "lib/Mem_Controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809119 "|Txt_Renderer|Mem_Controller:mem_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Mem_Controller.v(129) " "Verilog HDL assignment warning at Mem_Controller.v(129): truncated value with size 32 to match size of target (13)" {  } { { "lib/Mem_Controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809119 "|Txt_Renderer|Mem_Controller:mem_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mem_Controller.v(97) " "Verilog HDL Case Statement information at Mem_Controller.v(97): all case item expressions in this case statement are onehot" {  } { { "lib/Mem_Controller.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Mem_Controller.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668901809119 "|Txt_Renderer|Mem_Controller:mem_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync VGA_Sync:vga_sync " "Elaborating entity \"VGA_Sync\" for hierarchy \"VGA_Sync:vga_sync\"" {  } { { "Txt_Renderer.v" "vga_sync" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_Gen VGA_Sync:vga_sync\|Sync_Gen:HSYNC " "Elaborating entity \"Sync_Gen\" for hierarchy \"VGA_Sync:vga_sync\|Sync_Gen:HSYNC\"" {  } { { "lib/VGA_Sync.v" "HSYNC" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Sync_Gen.v(32) " "Verilog HDL assignment warning at Sync_Gen.v(32): truncated value with size 32 to match size of target (11)" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809122 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UDL_CNT VGA_Sync:vga_sync\|Sync_Gen:HSYNC\|UDL_CNT:Core_CNT " "Elaborating entity \"UDL_CNT\" for hierarchy \"VGA_Sync:vga_sync\|Sync_Gen:HSYNC\|UDL_CNT:Core_CNT\"" {  } { { "lib/Sync_Gen.v" "Core_CNT" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UDL_CNT.v(19) " "Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (11)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809123 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UDL_CNT.v(20) " "Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (11)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809123 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_Gen VGA_Sync:vga_sync\|Sync_Gen:VSYNC " "Elaborating entity \"Sync_Gen\" for hierarchy \"VGA_Sync:vga_sync\|Sync_Gen:VSYNC\"" {  } { { "lib/VGA_Sync.v" "VSYNC" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/VGA_Sync.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sync_Gen.v(32) " "Verilog HDL assignment warning at Sync_Gen.v(32): truncated value with size 32 to match size of target (10)" {  } { { "lib/Sync_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809125 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UDL_CNT VGA_Sync:vga_sync\|Sync_Gen:VSYNC\|UDL_CNT:Core_CNT " "Elaborating entity \"UDL_CNT\" for hierarchy \"VGA_Sync:vga_sync\|Sync_Gen:VSYNC\|UDL_CNT:Core_CNT\"" {  } { { "lib/Sync_Gen.v" "Core_CNT" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UDL_CNT.v(19) " "Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (10)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809126 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UDL_CNT.v(20) " "Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (10)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809126 "|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_Gen CI_Gen:char_index_gen " "Elaborating entity \"CI_Gen\" for hierarchy \"CI_Gen:char_index_gen\"" {  } { { "Txt_Renderer.v" "char_index_gen" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CI_Gen.v(25) " "Verilog HDL assignment warning at CI_Gen.v(25): truncated value with size 32 to match size of target (6)" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809128 "|Txt_Renderer|CI_Gen:char_index_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_Gen.v(35) " "Verilog HDL assignment warning at CI_Gen.v(35): truncated value with size 32 to match size of target (5)" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809128 "|Txt_Renderer|CI_Gen:char_index_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CI_Gen.v(43) " "Verilog HDL assignment warning at CI_Gen.v(43): truncated value with size 32 to match size of target (10)" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809128 "|Txt_Renderer|CI_Gen:char_index_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FI_Gen FI_Gen:font_index_gen " "Elaborating entity \"FI_Gen\" for hierarchy \"FI_Gen:font_index_gen\"" {  } { { "Txt_Renderer.v" "font_index_gen" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FI_Gen.v(13) " "Verilog HDL assignment warning at FI_Gen.v(13): truncated value with size 32 to match size of target (4)" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809129 "|Txt_Renderer|FI_Gen:font_index_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FI_Gen.v(14) " "Verilog HDL assignment warning at FI_Gen.v(14): truncated value with size 32 to match size of target (5)" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809130 "|Txt_Renderer|FI_Gen:font_index_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FI_Gen.v(15) " "Verilog HDL assignment warning at FI_Gen.v(15): truncated value with size 32 to match size of target (9)" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809130 "|Txt_Renderer|FI_Gen:font_index_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_BMP Font_BMP:font_bitmap_mem " "Elaborating entity \"Font_BMP\" for hierarchy \"Font_BMP:font_bitmap_mem\"" {  } { { "Txt_Renderer.v" "font_bitmap_mem" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Edge_Trigger Edge_Trigger:TH_SW " "Elaborating entity \"Edge_Trigger\" for hierarchy \"Edge_Trigger:TH_SW\"" {  } { { "Txt_Renderer.v" "TH_SW" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Edge_Trigger.v(17) " "Verilog HDL assignment warning at Edge_Trigger.v(17): truncated value with size 32 to match size of target (1)" {  } { { "lib/Edge_Trigger.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Edge_Trigger.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809133 "|Txt_Renderer|Edge_Trigger:TH_SW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT CNT:theme " "Elaborating entity \"CNT\" for hierarchy \"CNT:theme\"" {  } { { "Txt_Renderer.v" "theme" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CNT.v(14) " "Verilog HDL assignment warning at CNT.v(14): truncated value with size 32 to match size of target (3)" {  } { { "lib/CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809134 "|Txt_Renderer|CNT:theme"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CNT.v(15) " "Verilog HDL assignment warning at CNT.v(15): truncated value with size 32 to match size of target (3)" {  } { { "lib/CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CNT.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809134 "|Txt_Renderer|CNT:theme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Theme_Handler Theme_Handler:TH " "Elaborating entity \"Theme_Handler\" for hierarchy \"Theme_Handler:TH\"" {  } { { "Txt_Renderer.v" "TH" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF T_FF:TFF " "Elaborating entity \"T_FF\" for hierarchy \"T_FF:TFF\"" {  } { { "Txt_Renderer.v" "TFF" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7Seg BCD_7Seg:sens_mode_7seg " "Elaborating entity \"BCD_7Seg\" for hierarchy \"BCD_7Seg:sens_mode_7seg\"" {  } { { "Txt_Renderer.v" "sens_mode_7seg" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UDL_CNT UDL_CNT:sens_t_CNT " "Elaborating entity \"UDL_CNT\" for hierarchy \"UDL_CNT:sens_t_CNT\"" {  } { { "Txt_Renderer.v" "sens_t_CNT" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UDL_CNT.v(19) " "Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (3)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809141 "|Txt_Renderer|UDL_CNT:sens_t_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UDL_CNT.v(20) " "Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (3)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809141 "|Txt_Renderer|UDL_CNT:sens_t_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff_Controller Buff_Controller:Buff_CNTL " "Elaborating entity \"Buff_Controller\" for hierarchy \"Buff_Controller:Buff_CNTL\"" {  } { { "Txt_Renderer.v" "Buff_CNTL" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Reg Buff_Controller:Buff_CNTL\|D_FF_Reg:gen_loop\[0\].buf_reg " "Elaborating entity \"D_FF_Reg\" for hierarchy \"Buff_Controller:Buff_CNTL\|D_FF_Reg:gen_loop\[0\].buf_reg\"" {  } { { "Buff_Controller.v" "gen_loop\[0\].buf_reg" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UDL_CNT Buff_Controller:Buff_CNTL\|UDL_CNT:buf_line_CNT " "Elaborating entity \"UDL_CNT\" for hierarchy \"Buff_Controller:Buff_CNTL\|UDL_CNT:buf_line_CNT\"" {  } { { "Buff_Controller.v" "buf_line_CNT" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Buff_Controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UDL_CNT.v(19) " "Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (7)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809166 "|Txt_Renderer|Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UDL_CNT.v(20) " "Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (7)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809166 "|Txt_Renderer|Buff_Controller:Buff_CNTL|UDL_CNT:buf_line_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debug_SHR Debug_SHR:buff_debug_SHR " "Elaborating entity \"Debug_SHR\" for hierarchy \"Debug_SHR:buff_debug_SHR\"" {  } { { "Txt_Renderer.v" "buff_debug_SHR" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR Debug_SHR:buff_debug_SHR\|SHR:core_shr_gen\[0\].core_shr " "Elaborating entity \"SHR\" for hierarchy \"Debug_SHR:buff_debug_SHR\|SHR:core_shr_gen\[0\].core_shr\"" {  } { { "lib/Debug_SHR.v" "core_shr_gen\[0\].core_shr" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UDL_CNT Debug_SHR:buff_debug_SHR\|UDL_CNT:update_CNT " "Elaborating entity \"UDL_CNT\" for hierarchy \"Debug_SHR:buff_debug_SHR\|UDL_CNT:update_CNT\"" {  } { { "lib/Debug_SHR.v" "update_CNT" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Debug_SHR.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UDL_CNT.v(19) " "Verilog HDL assignment warning at UDL_CNT.v(19): truncated value with size 32 to match size of target (6)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809176 "|Txt_Renderer|Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UDL_CNT.v(20) " "Verilog HDL assignment warning at UDL_CNT.v(20): truncated value with size 32 to match size of target (6)" {  } { { "lib/UDL_CNT.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/UDL_CNT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809176 "|Txt_Renderer|Debug_SHR:buff_debug_SHR|UDL_CNT:update_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PX_Lin_Interpol PX_Lin_Interpol:PX_Interpolator_Gen\[0\].PX_Interpol " "Elaborating entity \"PX_Lin_Interpol\" for hierarchy \"PX_Lin_Interpol:PX_Interpolator_Gen\[0\].PX_Interpol\"" {  } { { "Txt_Renderer.v" "PX_Interpolator_Gen\[0\].PX_Interpol" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PX_Lin_Interpol.v(46) " "Verilog HDL assignment warning at PX_Lin_Interpol.v(46): truncated value with size 32 to match size of target (5)" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809179 "|Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 PX_Lin_Interpol.v(56) " "Verilog HDL assignment warning at PX_Lin_Interpol.v(56): truncated value with size 32 to match size of target (13)" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809179 "|Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PX_Lin_Interpol.v(57) " "Verilog HDL assignment warning at PX_Lin_Interpol.v(57): truncated value with size 32 to match size of target (8)" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809180 "|Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 PX_Lin_Interpol.v(59) " "Verilog HDL assignment warning at PX_Lin_Interpol.v(59): truncated value with size 32 to match size of target (13)" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809180 "|Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PX_Lin_Interpol.v(60) " "Verilog HDL assignment warning at PX_Lin_Interpol.v(60): truncated value with size 32 to match size of target (8)" {  } { { "PX_Lin_Interpol.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/PX_Lin_Interpol.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809180 "|Txt_Renderer|PX_Lin_Interpol:PX_Interpolator_Gen[0].PX_Interpol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axes_Checker Axes_Checker:comb_319 " "Elaborating entity \"Axes_Checker\" for hierarchy \"Axes_Checker:comb_319\"" {  } { { "Txt_Renderer.v" "comb_319" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graph_TH_Handler Graph_TH_Handler:G_TH_Handler " "Elaborating entity \"Graph_TH_Handler\" for hierarchy \"Graph_TH_Handler:G_TH_Handler\"" {  } { { "Txt_Renderer.v" "G_TH_Handler" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901809201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Graph_TH_Handler.v(28) " "Verilog HDL assignment warning at Graph_TH_Handler.v(28): truncated value with size 32 to match size of target (11)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809203 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Graph_TH_Handler.v(31) " "Verilog HDL assignment warning at Graph_TH_Handler.v(31): truncated value with size 32 to match size of target (11)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809203 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Graph_TH_Handler.v(34) " "Verilog HDL assignment warning at Graph_TH_Handler.v(34): truncated value with size 32 to match size of target (11)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809203 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Graph_TH_Handler.v(39) " "Verilog HDL assignment warning at Graph_TH_Handler.v(39): truncated value with size 32 to match size of target (8)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809203 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Graph_TH_Handler.v(40) " "Verilog HDL assignment warning at Graph_TH_Handler.v(40): truncated value with size 32 to match size of target (8)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809203 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Graph_TH_Handler.v(41) " "Verilog HDL assignment warning at Graph_TH_Handler.v(41): truncated value with size 32 to match size of target (8)" {  } { { "Graph_TH_Handler.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Graph_TH_Handler.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668901809204 "|Txt_Renderer|Graph_TH_Handler:G_TH_Handler"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[0\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[1\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[2\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[3\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[4\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[5\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[6\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[7\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[8\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[9\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[10\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[11\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[12\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[13\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[14\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[15\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[16\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[17\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[18\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[19\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[20\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[21\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[22\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[23\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[24\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[25\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[26\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[27\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[28\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[29\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[30\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[31\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[32\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[33\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[34\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[35\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[36\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 867 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[37\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[38\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[39\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[40\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[41\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 982 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[42\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1005 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[43\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[44\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1051 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[45\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1074 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[46\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[47\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[48\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[49\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[50\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[51\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1212 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[52\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[53\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1258 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[54\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[55\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[56\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1327 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[57\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1350 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[58\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[59\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1396 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[60\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[61\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1442 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[62\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[63\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1488 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[64\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[65\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[66\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[67\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1580 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[68\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1603 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[69\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1626 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[70\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[71\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1672 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[72\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[73\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[74\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1741 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[75\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[76\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[77\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1810 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[78\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1833 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[79\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1856 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[80\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1879 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[81\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1902 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[82\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1925 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[83\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1948 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[84\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1971 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[85\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[86\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2017 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[87\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2040 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[88\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[89\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[90\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2109 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[91\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2132 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[92\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[93\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2178 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[94\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[95\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[96\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[97\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2270 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[98\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2293 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[99\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[100\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2339 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[101\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2362 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[102\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[103\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2408 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[104\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2431 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[105\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[106\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[107\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2500 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[108\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[109\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2546 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[110\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2569 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[111\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2592 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[112\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[113\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[114\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[115\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2684 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[116\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2707 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[117\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[118\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2753 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[119\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2776 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[120\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[121\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[122\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2845 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[123\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2868 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[124\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2891 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[125\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2914 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[126\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2937 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[127\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[128\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[129\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3006 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[130\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3029 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[131\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[132\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[133\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3098 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[134\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3121 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[135\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3144 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[136\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[137\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[138\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3213 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[139\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3236 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[140\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[141\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3282 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[142\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[143\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[144\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3351 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[145\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3374 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[146\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3397 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[147\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3420 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[148\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3443 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[149\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3466 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[150\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[151\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3512 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[152\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3535 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[153\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3558 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[154\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[155\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3604 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[156\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3627 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[157\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3650 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[158\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3673 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[159\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[160\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[161\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3742 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[162\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3765 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[163\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[164\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[165\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[166\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3857 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[167\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3880 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[168\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3903 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[169\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3926 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[170\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3949 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[171\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3972 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[172\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 3995 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[173\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4018 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[174\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4041 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[175\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[176\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[177\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4110 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[178\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[179\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4156 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[180\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[181\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4202 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[182\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4225 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[183\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4248 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[184\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4271 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[185\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4294 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[186\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4317 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[187\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4340 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[188\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4363 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[189\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4386 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[190\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[191\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4432 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[192\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[193\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4478 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[194\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4501 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[195\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4524 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[196\] " "Synthesized away node \"core_sys:core\|core_sys_font_mem:font_mem\|altsyncram:the_altsyncram\|altsyncram_ims1:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_ims1.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/altsyncram_ims1.tdf" 4547 2 0 } } { "altsyncram.tdf" "" { Text "/home/felucco/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_sys/synthesis/submodules/core_sys_font_mem.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_font_mem.v" 71 0 0 } } { "core_sys/synthesis/core_sys.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/core_sys.v" 162 0 0 } } { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901811125 "|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated|ram_block1a196"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668901811125 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668901811125 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FI_Gen:font_index_gen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FI_Gen:font_index_gen\|Mod1\"" {  } { { "lib/FI_Gen.v" "Mod1" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901812754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FI_Gen:font_index_gen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FI_Gen:font_index_gen\|Mod0\"" {  } { { "lib/FI_Gen.v" "Mod0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901812754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CI_Gen:char_index_gen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CI_Gen:char_index_gen\|Div0\"" {  } { { "lib/CI_Gen.v" "Div0" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901812754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CI_Gen:char_index_gen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CI_Gen:char_index_gen\|Div1\"" {  } { { "lib/CI_Gen.v" "Div1" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901812754 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668901812754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FI_Gen:font_index_gen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"FI_Gen:font_index_gen\|lpm_divide:Mod1\"" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901812778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FI_Gen:font_index_gen\|lpm_divide:Mod1 " "Instantiated megafunction \"FI_Gen:font_index_gen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812778 ""}  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901812778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_a2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_0te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FI_Gen:font_index_gen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"FI_Gen:font_index_gen\|lpm_divide:Mod0\"" {  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901812832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FI_Gen:font_index_gen\|lpm_divide:Mod0 " "Instantiated megafunction \"FI_Gen:font_index_gen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812832 ""}  } { { "lib/FI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/FI_Gen.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901812832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CI_Gen:char_index_gen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CI_Gen:char_index_gen\|lpm_divide:Div0\"" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901812887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CI_Gen:char_index_gen\|lpm_divide:Div0 " "Instantiated megafunction \"CI_Gen:char_index_gen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812887 ""}  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901812887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CI_Gen:char_index_gen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CI_Gen:char_index_gen\|lpm_divide:Div1\"" {  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901812927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CI_Gen:char_index_gen\|lpm_divide:Div1 " "Instantiated megafunction \"CI_Gen:char_index_gen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668901812927 ""}  } { { "lib/CI_Gen.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/CI_Gen.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668901812927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7am " "Found entity 1: lpm_divide_7am" {  } { { "db/lpm_divide_7am.tdf" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/db/lpm_divide_7am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668901812961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901812961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "53 " "53 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668901813614 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668901813677 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1668901813677 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668901815063 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668901815063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668901815064 "|Txt_Renderer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668901815064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901815266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 " "109 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668901816666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "core_sys_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"core_sys_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668901816911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 571 " "Ignored 571 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668901817274 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668901817274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/output_files/Txt_Renderer.map.smsg " "Generated suppressed messages file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/output_files/Txt_Renderer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668901817438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668902023769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668902023769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "Txt_Renderer.v" "" { Text "/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668902024403 "|Txt_Renderer|HPS_SPIM_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668902024403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4711 " "Implemented 4711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3509 " "Implemented 3509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_RAMS" "323 " "Implemented 323 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1668902024418 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668902024418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668902024418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 965 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 965 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668902024523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 00:53:44 2022 " "Processing ended: Sun Nov 20 00:53:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668902024523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668902024523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668902024523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668902024523 ""}
