****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000.000
	-max_paths 100
	-transition_time
	-crosstalk_delta
	-pba_mode exhaustive
	-sort_by slack
Design : wrapper
Version: T-2022.03
Date   : Wed Jan 29 20:15:15 2025
****************************************


  Startpoint: module1/top/cu/out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/cu/out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.027   0.000   0.007 &  -0.042 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.011 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_2/clk                               0.000   0.007   0.000   0.000 &  -0.011 r
  module1/top/cu/out_reg_2/o                                         0.016           0.052 &   0.041 f
  module1/top/cu/out_2 (net)                                               2 
  module1/top/cu/g646__3680/b                                0.000   0.016   0.000   0.000 &   0.041 f
  module1/top/cu/g646__3680/o                                        0.007           0.022 &   0.064 f
  module1/top/cu/n_18 (net)                                                1 
  module1/top/cu/FE_PHC1398_n_18/a                           0.000   0.007   0.000   0.000 &   0.064 f
  module1/top/cu/FE_PHC1398_n_18/o                                   0.005           0.022 &   0.086 f
  module1/top/cu/FE_PHN1398_n_18 (net)                                     1 
  module1/top/cu/out_reg_3/d                                 0.000   0.005   0.000   0.000 &   0.086 f
  data arrival time                                                                                                  0.086

  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.028   0.000   0.008 &  -0.041 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.010 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_3/clk                               0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                            0.000    -0.009
  library hold time                                                                                        0.001    -0.009
  data required time                                                                                                -0.009
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -0.009
  data arrival time                                                                                                 -0.086
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.095


  Startpoint: module2/write_data_d_reg_20
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_20
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_20/clk        0.000   0.049   0.000   0.021 &   0.012 r
  module2/write_data_d_reg_20/o                  0.011           0.064 &   0.076 f
  module2/write_data_d[20] (net)                       1 
  g846/a                                                0.000   0.011   0.000   0.000 &   0.076 f
  g846/out0                                                     0.009           0.021 &   0.097 f
  n_6 (net)                                                           1 
  FE_PHC1958_n_6/a                                      0.000   0.009   0.000   0.000 &   0.097 f
  FE_PHC1958_n_6/o                                              0.005           0.023 &   0.120 f
  FE_PHN1958_n_6 (net)                                                1 
  regfile_data_reg_1_20/d                               0.000   0.005   0.000   0.000 &   0.120 f
  data arrival time                                                                                          0.120

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_20/clk                             0.000   0.027   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                    0.000     0.011
  library hold time                                                                                0.008     0.019
  data required time                                                                                         0.019
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.019
  data arrival time                                                                                         -0.120
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.101


  Startpoint: module3/write_data_b2h_addr_first_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                          23 
  CTS_ccl_a_buf_00001/clk                                 0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                      0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                          80 
  module3/write_data_b2h_addr_first_reg_7/clk        0.000   0.048   0.000   0.016 &   0.008 r
  module3/write_data_b2h_addr_first_reg_7/o                  0.010           0.062 &   0.070 f
  module3/write_data_b2h_addr_first[7] (net)                       1 
  FE_PHC89_write_data_b2h_addr_first_7/a                  0.000   0.010   0.000   0.000 &   0.070 f
  FE_PHC89_write_data_b2h_addr_first_7/o                          0.007           0.025 &   0.095 f
  FE_PHN89_write_data_b2h_addr_first_7 (net)                            1 
  FE_PHC2340_write_data_b2h_addr_first_7/a                0.000   0.007   0.000   0.000 &   0.095 f
  FE_PHC2340_write_data_b2h_addr_first_7/o                        0.016           0.024 &   0.119 f
  FE_PHN2340_write_data_b2h_addr_first_7 (net)                          1 
  FE_PHC870_write_data_b2h_addr_first_7/a                 0.000   0.016   0.000   0.000 &   0.120 f
  FE_PHC870_write_data_b2h_addr_first_7/o                         0.003           0.018 &   0.137 f
  FE_PHN870_write_data_b2h_addr_first_7 (net)                           1 
  regfile_b2h_addr_first_reg_7/d                          0.000   0.003   0.000   0.000 &   0.137 f
  data arrival time                                                                                            0.137

  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                          23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                       0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                            0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                        32 
  regfile_b2h_addr_first_reg_7/clk                        0.000   0.024   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                      0.000     0.011
  library hold time                                                                                  0.008     0.019
  data required time                                                                                           0.019
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.019
  data arrival time                                                                                           -0.137
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.119


  Startpoint: module3/write_data_b2h_addr_first_reg_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                          23 
  CTS_ccl_a_buf_00001/clk                                 0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                      0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                          80 
  module3/write_data_b2h_addr_first_reg_8/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_8/o                  0.011           0.063 &   0.070 f
  module3/write_data_b2h_addr_first[8] (net)                       1 
  FE_PHC116_write_data_b2h_addr_first_8/a                 0.000   0.011   0.000   0.000 &   0.070 f
  FE_PHC116_write_data_b2h_addr_first_8/o                         0.006           0.025 &   0.095 f
  FE_PHN2391_write_data_b2h_addr_first_8 (net)                          1 
  FE_PHC2391_write_data_b2h_addr_first_8/a                0.000   0.006   0.000   0.000 &   0.095 f
  FE_PHC2391_write_data_b2h_addr_first_8/o                        0.010           0.019 &   0.114 f
  FE_PHN820_write_data_b2h_addr_first_8 (net)                           1 
  FE_PHC820_write_data_b2h_addr_first_8/a                 0.000   0.010   0.000   0.000 &   0.114 f
  FE_PHC820_write_data_b2h_addr_first_8/o                         0.006           0.024 &   0.138 f
  FE_PHN116_write_data_b2h_addr_first_8 (net)                           1 
  regfile_b2h_addr_first_reg_8/d                          0.000   0.006   0.000   0.000 &   0.138 f
  data arrival time                                                                                            0.138

  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                          23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                       0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                            0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                        32 
  regfile_b2h_addr_first_reg_8/clk                        0.000   0.024   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                      0.000     0.011
  library hold time                                                                                  0.007     0.018
  data required time                                                                                           0.018
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.018
  data arrival time                                                                                           -0.138
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.121


  Startpoint: module3/state_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module3/state_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.105    -0.105
  clk (in)                                                            0.007           0.003 &  -0.102 r
  clk (net)                                              1 
  CTS_cid_buf_00006/clk                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                            4 
  CTS_ccl_a_buf_00005/clk                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                           23 
  CTS_ccl_a_buf_00001/clk                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                           80 
  module3/state_reg_0/clk             0.000   0.046   0.000   0.010 &   0.002 r
  module3/state_reg_0/o                       0.013           0.065 &   0.066 f
  module3/FE_PHN2363_state_0 (net)                  1 
  module3/FE_PHC2363_state_0/a        0.000   0.013   0.000   0.000 &   0.066 f
  module3/FE_PHC2363_state_0/o                0.005           0.022 &   0.089 f
  module3/FE_PHN822_state_0 (net)                   1 
  module3/FE_PHC6892_state_0/a        0.000   0.005   0.000   0.000 &   0.089 f
  module3/FE_PHC6892_state_0/o                0.005           0.020 &   0.109 f
  module3/FE_PHN6892_state_0 (net)                  1 
  module3/FE_PHC822_state_0/a         0.000   0.005   0.000   0.000 &   0.109 f
  module3/FE_PHC822_state_0/o                 0.014           0.022 &   0.131 f
  module3/state_0 (net)                             2 
  module3/state_reg_0/ssb             0.000   0.014   0.000   0.000 &   0.131 f
  data arrival time                                                                             0.131

  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.105    -0.105
  clk (in)                                                            0.007           0.003 &  -0.102 r
  clk (net)                                              1 
  CTS_cid_buf_00006/clk                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                            4 
  CTS_ccl_a_buf_00005/clk                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                           23 
  CTS_ccl_a_buf_00001/clk                  0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                       0.036           0.038 &  -0.007 r
  CTS_4 (net)                                           80 
  module3/state_reg_0/clk             0.000   0.047   0.000   0.011 &   0.003 r
  clock reconvergence pessimism                                                       0.000     0.003
  library hold time                                                                   0.003     0.006
  data required time                                                                            0.006
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.006
  data arrival time                                                                            -0.131
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.125


  Startpoint: module1/top/op_buf_0/data_out_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_10/clk                                                               0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_10/o                                                                         0.015           0.056 &   0.050 f
  module1/top/op_buf_0/data_out[10] (net)                                                                              1 
  module1/top/g2310/c                                                                                    0.000   0.015   0.000   0.000 &   0.051 f
  module1/top/g2310/o                                                                                            0.012           0.036 &   0.086 f
  module1/top/FE_PHN3325_outputs_int_0_10 (net)                                                                        1 
  module1/top/FE_PHC3325_outputs_int_0_10/a                                                              0.000   0.012   0.000   0.000 &   0.087 f
  module1/top/FE_PHC3325_outputs_int_0_10/o                                                                      0.006           0.026 &   0.112 f
  module1/top/FE_PHN2086_outputs_int_0_10 (net)                                                                        1 
  module1/top/FE_PHC2086_outputs_int_0_10/a                                                              0.000   0.006   0.000   0.000 &   0.112 f
  module1/top/FE_PHC2086_outputs_int_0_10/o                                                                      0.010           0.019 &   0.132 f
  module1/top/data_out[10] (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_10/d                              0.000   0.010   0.000   0.000 &   0.132 f
  data arrival time                                                                                                                                              0.132

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_10/clk                            0.000   0.028   0.000   0.003 &  -0.000 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.000
  library hold time                                                                                                                                    0.006     0.006
  data required time                                                                                                                                             0.006
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.006
  data arrival time                                                                                                                                             -0.132
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.126


  Startpoint: module2/write_data_d_reg_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_11/clk        0.000   0.050   0.000   0.023 &   0.014 r
  module2/write_data_d_reg_11/o                  0.011           0.064 &   0.078 f
  module2/write_data_d[11] (net)                       1 
  g831/a                                                0.000   0.011   0.000   0.000 &   0.078 f
  g831/out0                                                     0.018           0.028 &   0.106 f
  FE_PHN3157_n_21 (net)                                               1 
  FE_PHC3157_n_21/a                                     0.000   0.018   0.000   0.000 &   0.106 f
  FE_PHC3157_n_21/o                                             0.005           0.024 &   0.130 f
  FE_PHN1984_n_21 (net)                                               1 
  FE_PHC1984_n_21/a                                     0.000   0.005   0.000   0.000 &   0.130 f
  FE_PHC1984_n_21/o                                             0.007           0.017 &   0.147 f
  n_21 (net)                                                          1 
  regfile_data_reg_1_11/d                               0.000   0.007   0.000   0.000 &   0.147 f
  data arrival time                                                                                          0.147

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_11/clk                             0.000   0.027   0.000   0.006 &   0.013 r
  clock reconvergence pessimism                                                                    0.000     0.013
  library hold time                                                                                0.007     0.020
  data required time                                                                                         0.020
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.020
  data arrival time                                                                                         -0.147
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.127


  Startpoint: module1/top/op_buf_0/data_out_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_10/clk                                                               0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_10/o                                                                         0.015           0.056 &   0.050 f
  module1/top/op_buf_0/data_out[10] (net)                                                                              1 
  module1/top/g2310/c                                                                                    0.000   0.015   0.000   0.000 &   0.051 f
  module1/top/g2310/o                                                                                            0.012           0.036 &   0.086 f
  module1/top/FE_PHN3325_outputs_int_0_10 (net)                                                                        1 
  module1/top/FE_PHC3325_outputs_int_0_10/a                                                              0.000   0.012   0.000   0.000 &   0.087 f
  module1/top/FE_PHC3325_outputs_int_0_10/o                                                                      0.006           0.026 &   0.112 f
  module1/top/FE_PHN2086_outputs_int_0_10 (net)                                                                        1 
  module1/top/FE_PHC2086_outputs_int_0_10/a                                                              0.000   0.006   0.000   0.000 &   0.112 f
  module1/top/FE_PHC2086_outputs_int_0_10/o                                                                      0.010           0.019 &   0.132 f
  module1/top/data_out[10] (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_10/d                              0.000   0.010   0.000   0.000 &   0.132 f
  data arrival time                                                                                                                                              0.132

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_10/clk                            0.000   0.026   0.000   0.003 &  -0.002 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.002
  library hold time                                                                                                                                    0.006     0.003
  data required time                                                                                                                                             0.003
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.003
  data arrival time                                                                                                                                             -0.132
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.128


  Startpoint: module1/top/op_buf_0/data_out_reg_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_8/clk                                                                0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_8/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[8] (net)                                                                               1 
  module1/top/g2312/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2312/o                                                                                            0.019           0.041 &   0.088 f
  module1/top/FE_PHN3331_outputs_int_0_8 (net)                                                                         1 
  module1/top/FE_PHC3331_outputs_int_0_8/a                                                               0.000   0.019   0.000   0.000 &   0.089 f
  module1/top/FE_PHC3331_outputs_int_0_8/o                                                                       0.005           0.024 &   0.113 f
  module1/top/data_out[8] (net)                                                                                        1 
  FE_PHC2085_outputs_int_0_8/a                                                                              0.000   0.005   0.000   0.000 &   0.113 f
  FE_PHC2085_outputs_int_0_8/o                                                                                      0.011           0.019 &   0.133 f
  FE_PHN2085_outputs_int_0_8 (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_8/d                               0.000   0.011   0.000   0.000 &   0.133 f
  data arrival time                                                                                                                                              0.133

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_8/clk                             0.000   0.027   0.000   0.002 &  -0.001 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.001
  library hold time                                                                                                                                    0.005     0.004
  data required time                                                                                                                                             0.004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.004
  data arrival time                                                                                                                                             -0.133
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.129


  Startpoint: module1/top/row_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/row_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.027   0.000   0.008 &  -0.041 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.006 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/rdptr_reg_2/clk                              0.000   0.011   0.000   0.000 &  -0.005 r
  module1/top/row_buf_3/rdptr_reg_2/o                                        0.011           0.049 &   0.044 f
  module1/top/row_buf_3/FE_PHN2433_rdptr_2 (net)                                   1 
  module1/top/row_buf_3/FE_PHC2433_rdptr_2/a                         0.000   0.011   0.000   0.000 &   0.044 f
  module1/top/row_buf_3/FE_PHC2433_rdptr_2/o                                 0.005           0.021 &   0.065 f
  module1/top/row_buf_3/FE_PHN905_rdptr_2 (net)                                    1 
  module1/top/row_buf_3/FE_PHC905_rdptr_2/a                          0.000   0.005   0.000   0.000 &   0.065 f
  module1/top/row_buf_3/FE_PHC905_rdptr_2/o                                  0.022           0.028 &   0.094 f
  module1/top/row_buf_3/rdptr_2 (net)                                              2 
  module1/top/row_buf_3/g569/b                                       0.000   0.022   0.000   0.000 &   0.094 f
  module1/top/row_buf_3/g569/out0                                            0.018           0.026 &   0.120 r
  module1/top/row_buf_3/n_17 (net)                                                 1 
  module1/top/row_buf_3/rdptr_reg_2/d                                0.000   0.018   0.000   0.000 &   0.120 r
  data arrival time                                                                                                          0.120

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.029   0.000   0.009 &  -0.040 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.004 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/rdptr_reg_2/clk                              0.000   0.011   0.000   0.000 &  -0.004 r
  clock reconvergence pessimism                                                                                    0.000    -0.004
  library hold time                                                                                               -0.005    -0.008
  data required time                                                                                                        -0.008
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.008
  data arrival time                                                                                                         -0.120
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.129


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_0_32
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_addr_d_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout                0.027           0.043 &   0.006 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_0_32/clk                            0.000   0.030   0.000   0.006 &   0.012 r
  module4/genblk1.dpath/qstore/rfile_reg_0_32/o                                      0.009           0.055 &   0.066 f
  module4/genblk1.dpath/qstore/rfile_0_32 (net)                                            1 
  module4/genblk1.dpath/qstore/g804/b                                        0.000   0.009   0.000   0.000 &   0.066 f
  module4/genblk1.dpath/qstore/g804/o                                                0.011           0.029 &   0.095 f
  module4/genblk1.dpath/qstore/read_data[32] (net)                                         1 
  module2/FE_PHC2426_host2block_addr_int_0/a                              0.000   0.011   0.000   0.000 &   0.095 f
  module2/FE_PHC2426_host2block_addr_int_0/o                                      0.006           0.025 &   0.120 f
  module2/FE_PHN2426_host2block_addr_int_0 (net)                                        1 
  module2/g70__6161/b                                                     0.000   0.006   0.000   0.000 &   0.120 f
  module2/g70__6161/o                                                             0.006           0.017 &   0.137 f
  module2/FE_PHN2016_n_30 (net)                                                         1 
  module2/FE_PHC2016_n_30/a                                               0.000   0.006   0.000   0.000 &   0.137 f
  module2/FE_PHC2016_n_30/o                                                       0.009           0.018 &   0.156 f
  module2/n_30 (net)                                                                    1 
  module2/write_addr_d_reg_0/d                                            0.000   0.009   0.000   0.000 &   0.156 f
  data arrival time                                                                                                                           0.156

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_addr_d_reg_0/clk                                          0.000   0.051   0.000   0.021 &   0.014 r
  clock reconvergence pessimism                                                                                                     0.000     0.014
  library hold time                                                                                                                 0.013     0.027
  data required time                                                                                                                          0.027
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.027
  data arrival time                                                                                                                          -0.156
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.129


  Startpoint: module1/top/op_buf_0/data_out_reg_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_8
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_8/clk                                                                0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_8/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[8] (net)                                                                               1 
  module1/top/g2312/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2312/o                                                                                            0.019           0.041 &   0.088 f
  module1/top/FE_PHN3331_outputs_int_0_8 (net)                                                                         1 
  module1/top/FE_PHC3331_outputs_int_0_8/a                                                               0.000   0.019   0.000   0.000 &   0.089 f
  module1/top/FE_PHC3331_outputs_int_0_8/o                                                                       0.005           0.024 &   0.113 f
  module1/top/data_out[8] (net)                                                                                        1 
  FE_PHC2085_outputs_int_0_8/a                                                                              0.000   0.005   0.000   0.000 &   0.113 f
  FE_PHC2085_outputs_int_0_8/o                                                                                      0.011           0.019 &   0.133 f
  FE_PHN2085_outputs_int_0_8 (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_8/d                               0.000   0.011   0.000   0.000 &   0.133 f
  data arrival time                                                                                                                                              0.133

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_8/clk                             0.000   0.026   0.000   0.002 &  -0.003 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.003
  library hold time                                                                                                                                    0.005     0.002
  data required time                                                                                                                                             0.002
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.002
  data arrival time                                                                                                                                             -0.133
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.131


  Startpoint: module2/write_data_d_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_10/clk        0.000   0.050   0.000   0.023 &   0.014 r
  module2/write_data_d_reg_10/o                  0.012           0.066 &   0.079 f
  module2/write_data_d[10] (net)                       1 
  g1014/a                                               0.000   0.012   0.000   0.000 &   0.080 f
  g1014/out0                                                    0.013           0.025 &   0.104 f
  FE_PHN3070_n_22 (net)                                               1 
  FE_PHC3070_n_22/a                                     0.000   0.013   0.000   0.000 &   0.105 f
  FE_PHC3070_n_22/o                                             0.011           0.024 &   0.128 f
  FE_PHN1983_n_22 (net)                                               1 
  FE_PHC1983_n_22/a                                     0.000   0.011   0.000   0.000 &   0.129 f
  FE_PHC1983_n_22/o                                             0.005           0.024 &   0.152 f
  n_22 (net)                                                          1 
  regfile_data_reg_1_10/d                               0.000   0.005   0.000   0.000 &   0.152 f
  data arrival time                                                                                          0.152

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_10/clk                             0.000   0.027   0.000   0.005 &   0.013 r
  clock reconvergence pessimism                                                                    0.000     0.013
  library hold time                                                                                0.008     0.021
  data required time                                                                                         0.021
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.021
  data arrival time                                                                                         -0.152
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.132


  Startpoint: module1/top/m22/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m32/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.024   0.000   0.010 &  -0.049 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.036 &  -0.013 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m22/weight_reg_reg_2/clk                                     0.000   0.033   0.000   0.013 &   0.001 r
  module1/top/m22/weight_reg_reg_2/o                                               0.008           0.051 &   0.052 f
  module1/top/m22/FE_PHN8444_wt_out22_2 (net)                                            1 
  module1/top/m22/FE_PHC8444_wt_out22_2/a                                  0.000   0.008   0.000   0.000 &   0.052 f
  module1/top/m22/FE_PHC8444_wt_out22_2/o                                          0.004           0.017 &   0.068 f
  module1/top/m22/FE_PHN1033_wt_out22_2 (net)                                            1 
  module1/top/m22/FE_PHC1033_wt_out22_2/a                                  0.000   0.004   0.000   0.000 &   0.068 f
  module1/top/m22/FE_PHC1033_wt_out22_2/o                                          0.021           0.028 &   0.097 f
  module1/top/m22/FE_PSRN_7 (net)                                                        2 
  module1/top/m22/FE_PHC2708_wt_out22_2/a                                  0.000   0.021   0.000   0.001 &   0.097 f
  module1/top/m22/FE_PHC2708_wt_out22_2/o                                          0.020           0.032 &   0.129 f
  module1/top/m22/out_weight[2] (net)                                                    8 
  module1/top/m32/weight_reg_reg_2/d                                       0.000   0.021   0.000   0.005 &   0.134 f
  data arrival time                                                                                                                0.134

  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.037 &  -0.012 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m32/weight_reg_reg_2/clk                                     0.000   0.033   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                          0.000    -0.002
  library hold time                                                                                                      0.002     0.000
  data required time                                                                                                               0.000
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.000
  data arrival time                                                                                                               -0.134
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.134


  Startpoint: module3/write_data_b2h_addr_first_reg_12
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_12
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_12/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_12/o                  0.011           0.063 &   0.071 f
  module3/write_data_b2h_addr_first[12] (net)                       1 
  FE_PHC75_write_data_b2h_addr_first_12/a                  0.000   0.011   0.000   0.000 &   0.071 f
  FE_PHC75_write_data_b2h_addr_first_12/o                          0.005           0.024 &   0.095 f
  FE_PHN75_write_data_b2h_addr_first_12 (net)                            1 
  FE_PHC810_write_data_b2h_addr_first_12/a                 0.000   0.005   0.000   0.000 &   0.095 f
  FE_PHC810_write_data_b2h_addr_first_12/o                         0.005           0.021 &   0.116 f
  FE_PHN810_write_data_b2h_addr_first_12 (net)                           1 
  FE_PHC2421_write_data_b2h_addr_first_12/a                0.000   0.005   0.000   0.000 &   0.116 f
  FE_PHC2421_write_data_b2h_addr_first_12/o                        0.010           0.019 &   0.135 f
  FE_PHN2421_write_data_b2h_addr_first_12 (net)                          1 
  FE_PHC7311_write_data_b2h_addr_first_12/a                0.000   0.010   0.000   0.000 &   0.135 f
  FE_PHC7311_write_data_b2h_addr_first_12/o                        0.005           0.017 &   0.152 f
  FE_PHN7311_write_data_b2h_addr_first_12 (net)                          1 
  regfile_b2h_addr_first_reg_12/d                          0.000   0.005   0.000   0.000 &   0.152 f
  data arrival time                                                                                             0.152

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_12/clk                        0.000   0.024   0.000   0.003 &   0.010 r
  clock reconvergence pessimism                                                                       0.000     0.010
  library hold time                                                                                   0.007     0.018
  data required time                                                                                            0.018
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.018
  data arrival time                                                                                            -0.152
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.134


  Startpoint: module3/write_data_b2h_addr_first_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_13/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_13/o                  0.011           0.064 &   0.071 f
  module3/write_data_b2h_addr_first[13] (net)                       1 
  FE_PHC111_write_data_b2h_addr_first_13/a                 0.000   0.011   0.000   0.000 &   0.071 f
  FE_PHC111_write_data_b2h_addr_first_13/o                         0.010           0.022 &   0.093 f
  FE_PHN111_write_data_b2h_addr_first_13 (net)                           1 
  FE_PHC855_write_data_b2h_addr_first_13/a                 0.000   0.010   0.000   0.000 &   0.093 f
  FE_PHC855_write_data_b2h_addr_first_13/o                         0.004           0.019 &   0.112 f
  FE_PHN8393_write_data_b2h_addr_first_13 (net)                          1 
  FE_PHC8393_write_data_b2h_addr_first_13/a                0.000   0.004   0.000   0.000 &   0.112 f
  FE_PHC8393_write_data_b2h_addr_first_13/o                        0.008           0.017 &   0.129 f
  FE_PHN855_write_data_b2h_addr_first_13 (net)                           1 
  FE_PHC2438_write_data_b2h_addr_first_13/a                0.000   0.008   0.000   0.000 &   0.129 f
  FE_PHC2438_write_data_b2h_addr_first_13/o                        0.011           0.021 &   0.150 f
  FE_PHN2438_write_data_b2h_addr_first_13 (net)                          1 
  regfile_b2h_addr_first_reg_13/d                          0.000   0.011   0.000   0.000 &   0.150 f
  data arrival time                                                                                             0.150

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_13/clk                        0.000   0.024   0.000   0.003 &   0.010 r
  clock reconvergence pessimism                                                                       0.000     0.010
  library hold time                                                                                   0.005     0.015
  data required time                                                                                            0.015
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.015
  data arrival time                                                                                            -0.150
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.135


  Startpoint: regfile_data_reg_1_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_16/clk                                                                               0.000   0.026   0.000   0.005 &   0.010 r
  regfile_data_reg_1_16/o                                                                                         0.010           0.054 &   0.065 f
  regfile_data_1_16 (net)                                                                                               1 
  FE_PHC38_regfile_data_1_16/a                                                                            0.000   0.010   0.000   0.000 &   0.065 f
  FE_PHC38_regfile_data_1_16/o                                                                                    0.005           0.023 &   0.088 f
  FE_PHN38_regfile_data_1_16 (net)                                                                                      1 
  FE_PHC661_regfile_data_1_16/a                                                                           0.000   0.005   0.000   0.000 &   0.088 f
  FE_PHC661_regfile_data_1_16/o                                                                                   0.006           0.022 &   0.110 f
  FE_PHN661_regfile_data_1_16 (net)                                                                                     1 
  FE_PHC2329_regfile_data_1_16/a                                                                          0.000   0.006   0.000   0.000 &   0.110 f
  FE_PHC2329_regfile_data_1_16/o                                                                                  0.006           0.022 &   0.133 f
  FE_PHN2329_regfile_data_1_16 (net)                                                                                    1 
  FE_PHC343_regfile_data_1_16/a                                                                           0.000   0.006   0.000   0.000 &   0.133 f
  FE_PHC343_regfile_data_1_16/o                                                                                   0.012           0.021 &   0.153 f
  FE_PHN343_regfile_data_1_16 (net)                                                                                     2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_16/d                              0.000   0.012   0.000   0.000 &   0.153 f
  data arrival time                                                                                                                                            0.153

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_16/clk                            0.000   0.028   0.000   0.004 &   0.012 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.012
  library hold time                                                                                                                                  0.005     0.017
  data required time                                                                                                                                           0.017
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.017
  data arrival time                                                                                                                                           -0.153
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.136


  Startpoint: regfile_data_reg_1_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_10/clk                                                                               0.000   0.026   0.000   0.005 &   0.011 r
  regfile_data_reg_1_10/o                                                                                         0.012           0.057 &   0.067 f
  FE_PHN688_regfile_data_1_10 (net)                                                                                     1 
  FE_PHC688_regfile_data_1_10/a                                                                           0.000   0.012   0.000   0.000 &   0.067 f
  FE_PHC688_regfile_data_1_10/o                                                                                   0.006           0.025 &   0.093 f
  regfile_data_1_10 (net)                                                                                               1 
  FE_PHC2274_regfile_data_1_10/a                                                                          0.000   0.006   0.000   0.000 &   0.093 f
  FE_PHC2274_regfile_data_1_10/o                                                                                  0.006           0.022 &   0.115 f
  FE_PHN2274_regfile_data_1_10 (net)                                                                                    1 
  FE_PHC42_regfile_data_1_10/a                                                                            0.000   0.006   0.000   0.000 &   0.115 f
  FE_PHC42_regfile_data_1_10/o                                                                                    0.005           0.021 &   0.136 f
  FE_PHN42_regfile_data_1_10 (net)                                                                                      1 
  FE_PHC318_regfile_data_1_10/a                                                                           0.000   0.005   0.000   0.000 &   0.136 f
  FE_PHC318_regfile_data_1_10/o                                                                                   0.011           0.020 &   0.156 f
  FE_PHN318_regfile_data_1_10 (net)                                                                                     2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_10/d                              0.000   0.011   0.000   0.000 &   0.156 f
  data arrival time                                                                                                                                            0.156

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_10/clk                            0.000   0.029   0.000   0.007 &   0.015 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.014
  library hold time                                                                                                                                  0.006     0.020
  data required time                                                                                                                                           0.020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.020
  data arrival time                                                                                                                                           -0.156
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.136


  Startpoint: regfile_data_reg_1_17
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_17
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_17/clk                                                                               0.000   0.026   0.000   0.005 &   0.010 r
  regfile_data_reg_1_17/o                                                                                         0.012           0.057 &   0.068 f
  FE_PHN711_regfile_data_1_17 (net)                                                                                     1 
  FE_PHC711_regfile_data_1_17/a                                                                           0.000   0.012   0.000   0.000 &   0.068 f
  FE_PHC711_regfile_data_1_17/o                                                                                   0.006           0.026 &   0.094 f
  regfile_data_1_17 (net)                                                                                               1 
  FE_PHC2308_regfile_data_1_17/a                                                                          0.000   0.006   0.000   0.000 &   0.094 f
  FE_PHC2308_regfile_data_1_17/o                                                                                  0.009           0.019 &   0.113 f
  FE_PHN2308_regfile_data_1_17 (net)                                                                                    1 
  FE_PHC269_regfile_data_1_17/a                                                                           0.000   0.009   0.000   0.000 &   0.113 f
  FE_PHC269_regfile_data_1_17/o                                                                                   0.005           0.023 &   0.137 f
  FE_PHN269_regfile_data_1_17 (net)                                                                                     1 
  FE_PHC68_regfile_data_1_17/a                                                                            0.000   0.005   0.000   0.000 &   0.137 f
  FE_PHC68_regfile_data_1_17/o                                                                                    0.010           0.019 &   0.155 f
  FE_PHN68_regfile_data_1_17 (net)                                                                                      2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_17/d                              0.000   0.010   0.000   0.000 &   0.155 f
  data arrival time                                                                                                                                            0.155

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_17/clk                            0.000   0.029   0.000   0.005 &   0.013 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.012
  library hold time                                                                                                                                  0.006     0.019
  data required time                                                                                                                                           0.019
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.019
  data arrival time                                                                                                                                           -0.155
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.136


  Startpoint: module1/top/op_buf_1/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/rdptr_reg_2/clk                              0.000   0.016   0.000   0.001 &  -0.010 r
  module1/top/op_buf_1/rdptr_reg_2/o                                        0.011           0.051 &   0.041 f
  module1/top/op_buf_1/rdptr_2 (net)                                              1 
  module1/top/op_buf_1/FE_PHC2205_rdptr_2/a                         0.000   0.011   0.000   0.000 &   0.041 f
  module1/top/op_buf_1/FE_PHC2205_rdptr_2/o                                 0.005           0.024 &   0.065 f
  module1/top/op_buf_1/FE_PHN2205_rdptr_2 (net)                                   1 
  module1/top/op_buf_1/FE_PHC3754_rdptr_2/a                         0.000   0.005   0.000   0.000 &   0.065 f
  module1/top/op_buf_1/FE_PHC3754_rdptr_2/o                                 0.004           0.017 &   0.082 f
  module1/top/op_buf_1/FE_PHN3754_rdptr_2 (net)                                   1 
  module1/top/op_buf_1/FE_PHC627_rdptr_2/a                          0.000   0.004   0.000   0.000 &   0.082 f
  module1/top/op_buf_1/FE_PHC627_rdptr_2/o                                  0.015           0.022 &   0.105 f
  module1/top/op_buf_1/FE_PHN627_rdptr_2 (net)                                    2 
  module1/top/op_buf_1/g791/b                                       0.000   0.015   0.000   0.000 &   0.105 f
  module1/top/op_buf_1/g791/out0                                            0.016           0.022 &   0.127 r
  module1/top/op_buf_1/n_25 (net)                                                 1 
  module1/top/op_buf_1/rdptr_reg_2/d                                0.000   0.016   0.000   0.000 &   0.127 r
  data arrival time                                                                                                         0.127

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/rdptr_reg_2/clk                              0.000   0.017   0.000   0.001 &  -0.009 r
  clock reconvergence pessimism                                                                                   0.000    -0.009
  library hold time                                                                                              -0.001    -0.010
  data required time                                                                                                       -0.010
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.010
  data arrival time                                                                                                        -0.127
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.137


  Startpoint: module3/write_data_b2h_addr_first_reg_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_16/clk        0.000   0.048   0.000   0.015 &   0.006 r
  module3/write_data_b2h_addr_first_reg_16/o                  0.011           0.064 &   0.070 f
  module3/write_data_b2h_addr_first[16] (net)                       1 
  FE_PHC90_write_data_b2h_addr_first_16/a                  0.000   0.011   0.000   0.000 &   0.070 f
  FE_PHC90_write_data_b2h_addr_first_16/o                          0.005           0.023 &   0.093 f
  FE_PHN90_write_data_b2h_addr_first_16 (net)                            1 
  FE_PHC825_write_data_b2h_addr_first_16/a                 0.000   0.005   0.000   0.000 &   0.093 f
  FE_PHC825_write_data_b2h_addr_first_16/o                         0.005           0.015 &   0.108 f
  FE_PHN6740_write_data_b2h_addr_first_16 (net)                          1 
  FE_PHC6740_write_data_b2h_addr_first_16/a                0.000   0.005   0.000   0.000 &   0.108 f
  FE_PHC6740_write_data_b2h_addr_first_16/o                        0.010           0.019 &   0.127 f
  FE_PHN825_write_data_b2h_addr_first_16 (net)                           1 
  FE_PHC2401_write_data_b2h_addr_first_16/a                0.000   0.010   0.000   0.000 &   0.127 f
  FE_PHC2401_write_data_b2h_addr_first_16/o                        0.013           0.024 &   0.151 f
  FE_PHN2401_write_data_b2h_addr_first_16 (net)                          1 
  regfile_b2h_addr_first_reg_16/d                          0.000   0.013   0.000   0.000 &   0.151 f
  data arrival time                                                                                             0.151

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_16/clk                        0.000   0.024   0.000   0.003 &   0.010 r
  clock reconvergence pessimism                                                                       0.000     0.010
  library hold time                                                                                   0.004     0.013
  data required time                                                                                            0.013
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.013
  data arrival time                                                                                            -0.151
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.138


  Startpoint: module1/top/op_buf_2/mem_reg_reg_0_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_2/data_out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clkout                0.016           0.037 &  -0.013 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/ck_out (net)                            16 
  module1/top/op_buf_2/mem_reg_reg_0_1/clk                          0.000   0.016   0.000   0.001 &  -0.012 r
  module1/top/op_buf_2/mem_reg_reg_0_1/o                                    0.007           0.064 &   0.052 r
  module1/top/op_buf_2/mem_reg_0_1 (net)                                          1 
  module1/top/op_buf_2/g1202/sa                                     0.000   0.007   0.000   0.000 &   0.052 r
  module1/top/op_buf_2/g1202/o                                              0.009           0.024 &   0.077 r
  module1/top/op_buf_2/FE_PHN2943_n_8 (net)                                       1 
  module1/top/op_buf_2/FE_PHC2943_n_8/a                             0.000   0.009   0.000   0.000 &   0.077 r
  module1/top/op_buf_2/FE_PHC2943_n_8/o                                     0.009           0.018 &   0.095 r
  module1/top/op_buf_2/FE_PHN1457_n_8 (net)                                       1 
  module1/top/op_buf_2/FE_PHC7108_n_8/a                             0.000   0.009   0.000   0.000 &   0.095 r
  module1/top/op_buf_2/FE_PHC7108_n_8/o                                     0.006           0.016 &   0.111 r
  module1/top/op_buf_2/FE_PHN7108_n_8 (net)                                       1 
  module1/top/op_buf_2/FE_PHC1457_n_8/a                             0.000   0.006   0.000   0.000 &   0.111 r
  module1/top/op_buf_2/FE_PHC1457_n_8/o                                     0.011           0.019 &   0.129 r
  module1/top/op_buf_2/n_8 (net)                                                  1 
  module1/top/op_buf_2/data_out_reg_1/d                             0.000   0.011   0.000   0.000 &   0.129 r
  data arrival time                                                                                                         0.129

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clkout                0.017           0.038 &  -0.011 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/ck_out (net)                            19 
  module1/top/op_buf_2/data_out_reg_1/clk                           0.000   0.017   0.000   0.001 &  -0.011 r
  clock reconvergence pessimism                                                                                   0.000    -0.011
  library hold time                                                                                               0.001    -0.010
  data required time                                                                                                       -0.010
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.010
  data arrival time                                                                                                        -0.129
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.139


  Startpoint: module1/top/row_buf_2/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/row_buf_2/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  module1/top/CTS_ccl_a_buf_00004/clk                                0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                     0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                         23 
  module1/top/row_buf_2/RC_CG_HIER_INST80/RC_CGIC_INST/clk           0.000   0.015   0.000   0.002 &  -0.044 r
  module1/top/row_buf_2/RC_CG_HIER_INST80/RC_CGIC_INST/clkout                0.006           0.025 &  -0.019 r
  module1/top/row_buf_2/RC_CG_HIER_INST80/ck_out (net)                             3 
  module1/top/row_buf_2/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.019 r
  module1/top/row_buf_2/wrptr_reg_2/o                                        0.017           0.053 &   0.034 f
  module1/top/row_buf_2/FE_PHN2360_wrptr_2 (net)                                   1 
  module1/top/row_buf_2/FE_PHC2360_wrptr_2/a                         0.000   0.017   0.000   0.000 &   0.035 f
  module1/top/row_buf_2/FE_PHC2360_wrptr_2/o                                 0.011           0.026 &   0.060 f
  module1/top/row_buf_2/FE_PHN881_wrptr_2 (net)                                    1 
  module1/top/row_buf_2/FE_PHC881_wrptr_2/a                          0.000   0.011   0.000   0.000 &   0.060 f
  module1/top/row_buf_2/FE_PHC881_wrptr_2/o                                  0.016           0.026 &   0.087 f
  module1/top/row_buf_2/wrptr_2 (net)                                              2 
  module1/top/row_buf_2/g570/b                                       0.000   0.016   0.000   0.000 &   0.087 f
  module1/top/row_buf_2/g570/out0                                            0.014           0.031 &   0.118 f
  module1/top/row_buf_2/n_16 (net)                                                 1 
  module1/top/row_buf_2/wrptr_reg_2/d                                0.000   0.014   0.000   0.000 &   0.118 f
  data arrival time                                                                                                          0.118

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  module1/top/CTS_ccl_a_buf_00004/clk                                0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                     0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                         23 
  module1/top/row_buf_2/RC_CG_HIER_INST80/RC_CGIC_INST/clk           0.000   0.016   0.000   0.002 &  -0.044 r
  module1/top/row_buf_2/RC_CG_HIER_INST80/RC_CGIC_INST/clkout                0.006           0.025 &  -0.018 r
  module1/top/row_buf_2/RC_CG_HIER_INST80/ck_out (net)                             3 
  module1/top/row_buf_2/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.018 r
  clock reconvergence pessimism                                                                                    0.000    -0.018
  library hold time                                                                                               -0.004    -0.022
  data required time                                                                                                        -0.022
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.022
  data arrival time                                                                                                         -0.118
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.140


  Startpoint: module1/top/m23/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m33/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.024   0.000   0.010 &  -0.049 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.036 &  -0.013 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m23/weight_reg_reg_1/clk                                     0.000   0.033   0.000   0.013 &   0.001 r
  module1/top/m23/weight_reg_reg_1/o                                               0.008           0.053 &   0.053 f
  module1/top/m23/FE_PHN1049_wt_out23_1 (net)                                            1 
  module1/top/m23/FE_PHC1049_wt_out23_1/a                                  0.000   0.008   0.000   0.000 &   0.053 f
  module1/top/m23/FE_PHC1049_wt_out23_1/o                                          0.006           0.023 &   0.076 f
  module1/top/m23/FE_PSRN_6 (net)                                                        1 
  module1/top/m23/FE_PHC2648_wt_out23_1/a                                  0.000   0.006   0.000   0.000 &   0.076 f
  module1/top/m23/FE_PHC2648_wt_out23_1/o                                          0.011           0.025 &   0.101 f
  module1/top/m23/FE_PSRN_12 (net)                                                       1 
  module1/top/m23/FE_PHC4720_wt_out23_1/a                                  0.000   0.011   0.000   0.001 &   0.101 f
  module1/top/m23/FE_PHC4720_wt_out23_1/o                                          0.005           0.017 &   0.119 f
  module1/top/m23/FE_PHN8447_wt_out23_1 (net)                                            1 
  module1/top/m23/FE_PHC8447_wt_out23_1/a                                  0.000   0.006   0.000   0.000 &   0.119 f
  module1/top/m23/FE_PHC8447_wt_out23_1/o                                          0.006           0.014 &   0.133 f
  module1/top/m23/out_weight[1] (net)                                                    9 
  module1/top/m33/weight_reg_reg_1/d                                       0.000   0.009   0.000   0.004 &   0.137 f
  data arrival time                                                                                                                0.137

  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.037 &  -0.012 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m33/weight_reg_reg_1/clk                                     0.000   0.026   0.000   0.002 &  -0.009 r
  clock reconvergence pessimism                                                                                          0.000    -0.009
  library hold time                                                                                                      0.006    -0.003
  data required time                                                                                                              -0.003
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              -0.003
  data arrival time                                                                                                               -0.137
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.140


  Startpoint: module1/top/m20/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m30/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.042 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.009 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m20/weight_reg_reg_2/clk                                       0.000   0.031   0.000   0.006 &  -0.003 r
  module1/top/m20/weight_reg_reg_2/o                                                 0.018           0.065 &   0.063 f
  module1/top/m20/FE_PSRN_7 (net)                                                          2 
  module1/top/m20/FE_PHC2746_wt_out20_2/a                                    0.000   0.018   0.000   0.000 &   0.063 f
  module1/top/m20/FE_PHC2746_wt_out20_2/o                                            0.014           0.030 &   0.093 f
  module1/top/m20/FE_PSRN_12 (net)                                                         3 
  module1/top/m20/FE_PHC6989_wt_out20_2/a                                    0.000   0.014   0.000   0.000 &   0.093 f
  module1/top/m20/FE_PHC6989_wt_out20_2/o                                            0.012           0.026 &   0.119 f
  module1/top/m20/out_weight[2] (net)                                                      6 
  module1/top/m30/FE_PHC7395_wt_out20_2/a                                    0.000   0.012   0.000   0.001 &   0.120 f
  module1/top/m30/FE_PHC7395_wt_out20_2/o                                            0.005           0.024 &   0.144 f
  module1/top/m30/FE_PHN7395_wt_out20_2 (net)                                              1 
  module1/top/m30/weight_reg_reg_2/d                                         0.000   0.005   0.000   0.000 &   0.144 f
  data arrival time                                                                                                                  0.144

  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.041 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.008 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m30/weight_reg_reg_2/clk                                       0.000   0.027   0.000   0.004 &  -0.004 r
  clock reconvergence pessimism                                                                                            0.000    -0.004
  library hold time                                                                                                        0.008     0.004
  data required time                                                                                                                 0.004
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.004
  data arrival time                                                                                                                 -0.144
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.140


  Startpoint: module1/top/op_buf_1/mem_reg_reg_3_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clk           0.000   0.026   0.000   0.012 &  -0.047 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clkout                0.016           0.038 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_3_13/clk                         0.000   0.016   0.000   0.001 &  -0.008 r
  module1/top/op_buf_1/mem_reg_reg_3_13/o                                   0.007           0.064 &   0.056 r
  module1/top/op_buf_1/mem_reg_3_13 (net)                                         1 
  module1/top/op_buf_1/g1202/sc                                     0.000   0.007   0.000   0.000 &   0.056 r
  module1/top/op_buf_1/g1202/o                                              0.026           0.037 &   0.093 r
  module1/top/op_buf_1/n_7 (net)                                                  1 
  module1/top/op_buf_1/FE_PHC1775_n_7/a                             0.000   0.026   0.000   0.000 &   0.094 r
  module1/top/op_buf_1/FE_PHC1775_n_7/o                                     0.004           0.025 &   0.118 r
  module1/top/op_buf_1/FE_PHN1775_n_7 (net)                                       1 
  module1/top/op_buf_1/FE_PHC3170_n_7/a                             0.000   0.004   0.000   0.000 &   0.118 r
  module1/top/op_buf_1/FE_PHC3170_n_7/o                                     0.009           0.016 &   0.134 r
  module1/top/op_buf_1/FE_PHN3170_n_7 (net)                                       1 
  module1/top/op_buf_1/data_out_reg_13/d                            0.000   0.009   0.000   0.000 &   0.135 r
  data arrival time                                                                                                         0.135

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_13/clk                          0.000   0.017   0.000   0.002 &  -0.008 r
  clock reconvergence pessimism                                                                                   0.000    -0.008
  library hold time                                                                                               0.002    -0.006
  data required time                                                                                                       -0.006
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.006
  data arrival time                                                                                                        -0.135
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.140


  Startpoint: module1/top/op_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clk           0.000   0.025   0.000   0.004 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clkout                0.006           0.029 &  -0.015 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/ck_out (net)                             3 
  module1/top/op_buf_0/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.015 r
  module1/top/op_buf_0/wrptr_reg_2/o                                        0.015           0.051 &   0.035 f
  module1/top/op_buf_0/wrptr_2 (net)                                              1 
  module1/top/op_buf_0/FE_PHC2195_wrptr_2/a                         0.000   0.015   0.000   0.000 &   0.036 f
  module1/top/op_buf_0/FE_PHC2195_wrptr_2/o                                 0.008           0.023 &   0.059 f
  module1/top/op_buf_0/FE_PHN2195_wrptr_2 (net)                                   1 
  module1/top/op_buf_0/FE_PHC3720_wrptr_2/a                         0.000   0.008   0.000   0.000 &   0.059 f
  module1/top/op_buf_0/FE_PHC3720_wrptr_2/o                                 0.005           0.020 &   0.079 f
  module1/top/op_buf_0/FE_PHN3720_wrptr_2 (net)                                   1 
  module1/top/op_buf_0/FE_PHC655_wrptr_2/a                          0.000   0.005   0.000   0.000 &   0.079 f
  module1/top/op_buf_0/FE_PHC655_wrptr_2/o                                  0.014           0.021 &   0.100 f
  module1/top/op_buf_0/FE_PHN655_wrptr_2 (net)                                    2 
  module1/top/op_buf_0/g793/b                                       0.000   0.014   0.000   0.000 &   0.100 f
  module1/top/op_buf_0/g793/out0                                            0.015           0.021 &   0.121 r
  module1/top/op_buf_0/n_24 (net)                                                 1 
  module1/top/op_buf_0/wrptr_reg_2/d                                0.000   0.015   0.000   0.000 &   0.121 r
  data arrival time                                                                                                         0.121

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clk           0.000   0.027   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clkout                0.006           0.030 &  -0.014 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/ck_out (net)                             3 
  module1/top/op_buf_0/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.014 r
  clock reconvergence pessimism                                                                                   0.000    -0.014
  library hold time                                                                                              -0.006    -0.020
  data required time                                                                                                       -0.020
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.020
  data arrival time                                                                                                        -0.121
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.141


  Startpoint: module3/write_data_b2h_addr_first_reg_14
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_14
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_14/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_14/o                  0.011           0.063 &   0.069 f
  module3/write_data_b2h_addr_first[14] (net)                       1 
  FE_PHC106_write_data_b2h_addr_first_14/a                 0.000   0.011   0.000   0.000 &   0.069 f
  FE_PHC106_write_data_b2h_addr_first_14/o                         0.005           0.024 &   0.093 f
  FE_PHN106_write_data_b2h_addr_first_14 (net)                           1 
  FE_PHC875_write_data_b2h_addr_first_14/a                 0.000   0.005   0.000   0.000 &   0.093 f
  FE_PHC875_write_data_b2h_addr_first_14/o                         0.004           0.015 &   0.108 f
  FE_PHN6728_write_data_b2h_addr_first_14 (net)                          1 
  FE_PHC6728_write_data_b2h_addr_first_14/a                0.000   0.004   0.000   0.000 &   0.108 f
  FE_PHC6728_write_data_b2h_addr_first_14/o                        0.012           0.020 &   0.128 f
  FE_PHN875_write_data_b2h_addr_first_14 (net)                           1 
  FE_PHC2429_write_data_b2h_addr_first_14/a                0.000   0.012   0.000   0.000 &   0.128 f
  FE_PHC2429_write_data_b2h_addr_first_14/o                        0.015           0.026 &   0.154 f
  FE_PHN2429_write_data_b2h_addr_first_14 (net)                          1 
  regfile_b2h_addr_first_reg_14/d                          0.000   0.015   0.000   0.000 &   0.154 f
  data arrival time                                                                                             0.154

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_14/clk                        0.000   0.024   0.000   0.003 &   0.010 r
  clock reconvergence pessimism                                                                       0.000     0.010
  library hold time                                                                                   0.003     0.013
  data required time                                                                                            0.013
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.013
  data arrival time                                                                                            -0.154
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.141


  Startpoint: module1/top/op_buf_2/mem_reg_reg_0_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_2/data_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clkout                0.016           0.037 &  -0.013 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/ck_out (net)                            16 
  module1/top/op_buf_2/mem_reg_reg_0_0/clk                          0.000   0.016   0.000   0.001 &  -0.012 r
  module1/top/op_buf_2/mem_reg_reg_0_0/o                                    0.006           0.063 &   0.052 r
  module1/top/op_buf_2/mem_reg_0_0 (net)                                          1 
  module1/top/op_buf_2/g1200/sa                                     0.000   0.006   0.000   0.000 &   0.052 r
  module1/top/op_buf_2/g1200/o                                              0.011           0.026 &   0.078 r
  module1/top/op_buf_2/FE_PHN2980_n_10 (net)                                      1 
  module1/top/op_buf_2/FE_PHC2980_n_10/a                            0.000   0.011   0.000   0.000 &   0.078 r
  module1/top/op_buf_2/FE_PHC2980_n_10/o                                    0.012           0.021 &   0.099 r
  module1/top/op_buf_2/FE_PHN7114_n_10 (net)                                      1 
  module1/top/op_buf_2/FE_PHC7114_n_10/a                            0.000   0.012   0.000   0.000 &   0.099 r
  module1/top/op_buf_2/FE_PHC7114_n_10/o                                    0.004           0.018 &   0.117 r
  module1/top/op_buf_2/FE_PHN1458_n_10 (net)                                      1 
  module1/top/op_buf_2/FE_PHC1458_n_10/a                            0.000   0.004   0.000   0.000 &   0.117 r
  module1/top/op_buf_2/FE_PHC1458_n_10/o                                    0.009           0.016 &   0.133 r
  module1/top/op_buf_2/n_10 (net)                                                 1 
  module1/top/op_buf_2/data_out_reg_0/d                             0.000   0.009   0.000   0.000 &   0.133 r
  data arrival time                                                                                                         0.133

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clkout                0.017           0.038 &  -0.011 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/ck_out (net)                            19 
  module1/top/op_buf_2/data_out_reg_0/clk                           0.000   0.017   0.000   0.001 &  -0.010 r
  clock reconvergence pessimism                                                                                   0.000    -0.010
  library hold time                                                                                               0.002    -0.008
  data required time                                                                                                       -0.008
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.008
  data arrival time                                                                                                        -0.133
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.141


  Startpoint: module1/top/cu/out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/cu/out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.027   0.000   0.007 &  -0.042 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.011 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_1/clk                               0.000   0.007   0.000   0.000 &  -0.011 r
  module1/top/cu/out_reg_1/o                                         0.010           0.046 &   0.035 f
  module1/top/cu/FE_PHN2266_out_1 (net)                                    1 
  module1/top/cu/FE_PHC2266_out_1/a                          0.000   0.010   0.000   0.000 &   0.035 f
  module1/top/cu/FE_PHC2266_out_1/o                                  0.005           0.024 &   0.059 f
  module1/top/cu/FE_PHN666_out_1 (net)                                     1 
  module1/top/cu/FE_PHC3773_out_1/a                          0.000   0.005   0.000   0.000 &   0.059 f
  module1/top/cu/FE_PHC3773_out_1/o                                  0.004           0.018 &   0.076 f
  module1/top/cu/FE_PHN6893_out_1 (net)                                    1 
  module1/top/cu/FE_PHC6893_out_1/a                          0.000   0.004   0.000   0.000 &   0.076 f
  module1/top/cu/FE_PHC6893_out_1/o                                  0.011           0.020 &   0.096 f
  module1/top/cu/FE_PHN3773_out_1 (net)                                    1 
  module1/top/cu/FE_PHC666_out_1/a                           0.000   0.011   0.000   0.000 &   0.096 f
  module1/top/cu/FE_PHC666_out_1/o                                   0.005           0.020 &   0.116 f
  module1/top/cu/out_1 (net)                                               2 
  module1/top/cu/g651__1705/b                                0.000   0.005   0.000   0.000 &   0.117 f
  module1/top/cu/g651__1705/o                                        0.006           0.016 &   0.133 f
  module1/top/cu/n_17 (net)                                                1 
  module1/top/cu/out_reg_2/d                                 0.000   0.006   0.000   0.000 &   0.133 f
  data arrival time                                                                                                  0.133

  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.028   0.000   0.008 &  -0.041 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.010 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_2/clk                               0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                            0.000    -0.009
  library hold time                                                                                        0.000    -0.009
  data required time                                                                                                -0.009
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -0.009
  data arrival time                                                                                                 -0.133
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.142


  Startpoint: module1/top/op_buf_2/mem_reg_reg_0_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_2/data_out_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/RC_CGIC_INST/clkout                0.016           0.037 &  -0.013 r
  module1/top/op_buf_2/RC_CG_HIER_INST54/ck_out (net)                            16 
  module1/top/op_buf_2/mem_reg_reg_0_13/clk                         0.000   0.016   0.000   0.001 &  -0.012 r
  module1/top/op_buf_2/mem_reg_reg_0_13/o                                   0.007           0.064 &   0.052 r
  module1/top/op_buf_2/mem_reg_0_13 (net)                                         1 
  module1/top/op_buf_2/g1203/sa                                     0.000   0.007   0.000   0.000 &   0.052 r
  module1/top/op_buf_2/g1203/o                                              0.016           0.030 &   0.082 r
  module1/top/op_buf_2/FE_PHN3033_n_7 (net)                                       1 
  module1/top/op_buf_2/FE_PHC3033_n_7/a                             0.000   0.016   0.000   0.000 &   0.082 r
  module1/top/op_buf_2/FE_PHC3033_n_7/o                                     0.004           0.021 &   0.103 r
  module1/top/op_buf_2/FE_PHN1483_n_7 (net)                                       1 
  module1/top/op_buf_2/FE_PHC1483_n_7/a                             0.000   0.004   0.000   0.000 &   0.103 r
  module1/top/op_buf_2/FE_PHC1483_n_7/o                                     0.021           0.025 &   0.128 r
  module1/top/op_buf_2/n_7 (net)                                                  1 
  module1/top/op_buf_2/data_out_reg_13/d                            0.000   0.021   0.000   0.000 &   0.128 r
  data arrival time                                                                                                         0.128

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clkout                0.017           0.038 &  -0.011 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/ck_out (net)                            19 
  module1/top/op_buf_2/data_out_reg_13/clk                          0.000   0.017   0.000   0.001 &  -0.010 r
  clock reconvergence pessimism                                                                                   0.000    -0.010
  library hold time                                                                                              -0.003    -0.013
  data required time                                                                                                       -0.013
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.013
  data arrival time                                                                                                        -0.128
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.142


  Startpoint: module1/top/op_buf_1/mem_reg_reg_3_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clk           0.000   0.026   0.000   0.012 &  -0.047 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clkout                0.016           0.038 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_3_5/clk                          0.000   0.016   0.000   0.001 &  -0.009 r
  module1/top/op_buf_1/mem_reg_reg_3_5/o                                    0.006           0.063 &   0.054 r
  module1/top/op_buf_1/mem_reg_3_5 (net)                                          1 
  module1/top/op_buf_1/g1194/sc                                     0.000   0.006   0.000   0.000 &   0.054 r
  module1/top/op_buf_1/g1194/o                                              0.011           0.025 &   0.080 r
  module1/top/op_buf_1/FE_PHN3146_n_15 (net)                                      1 
  module1/top/op_buf_1/FE_PHC3146_n_15/a                            0.000   0.011   0.000   0.000 &   0.080 r
  module1/top/op_buf_1/FE_PHC3146_n_15/o                                    0.009           0.019 &   0.099 r
  module1/top/op_buf_1/FE_PHN1744_n_15 (net)                                      1 
  module1/top/op_buf_1/FE_PHC7169_n_15/a                            0.000   0.009   0.000   0.000 &   0.099 r
  module1/top/op_buf_1/FE_PHC7169_n_15/o                                    0.008           0.018 &   0.117 r
  module1/top/op_buf_1/FE_PHN7169_n_15 (net)                                      1 
  module1/top/op_buf_1/FE_PHC1744_n_15/a                            0.000   0.008   0.000   0.000 &   0.117 r
  module1/top/op_buf_1/FE_PHC1744_n_15/o                                    0.009           0.018 &   0.135 r
  module1/top/op_buf_1/n_15 (net)                                                 1 
  module1/top/op_buf_1/data_out_reg_5/d                             0.000   0.009   0.000   0.000 &   0.135 r
  data arrival time                                                                                                         0.135

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_5/clk                           0.000   0.017   0.000   0.001 &  -0.009 r
  clock reconvergence pessimism                                                                                   0.000    -0.009
  library hold time                                                                                               0.002    -0.007
  data required time                                                                                                       -0.007
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.007
  data arrival time                                                                                                        -0.135
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.142


  Startpoint: module1/top/op_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clk           0.000   0.019   0.000   0.001 &  -0.058 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clkout                0.016           0.035 &  -0.023 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/ck_out (net)                            19 
  module1/top/op_buf_3/rdptr_reg_2/clk                              0.000   0.016   0.000   0.001 &  -0.022 r
  module1/top/op_buf_3/rdptr_reg_2/o                                        0.011           0.050 &   0.028 f
  module1/top/op_buf_3/FE_PHN2212_rdptr_2 (net)                                   1 
  module1/top/op_buf_3/FE_PHC2212_rdptr_2/a                         0.000   0.011   0.000   0.000 &   0.028 f
  module1/top/op_buf_3/FE_PHC2212_rdptr_2/o                                 0.005           0.024 &   0.052 f
  module1/top/op_buf_3/rdptr_2 (net)                                              1 
  module1/top/op_buf_3/FE_PHC3682_rdptr_2/a                         0.000   0.005   0.000   0.000 &   0.052 f
  module1/top/op_buf_3/FE_PHC3682_rdptr_2/o                                 0.005           0.021 &   0.073 f
  module1/top/op_buf_3/FE_PHN3682_rdptr_2 (net)                                   1 
  module1/top/op_buf_3/FE_PHC633_rdptr_2/a                          0.000   0.005   0.000   0.000 &   0.073 f
  module1/top/op_buf_3/FE_PHC633_rdptr_2/o                                  0.014           0.022 &   0.095 f
  module1/top/op_buf_3/FE_PHN633_rdptr_2 (net)                                    2 
  module1/top/op_buf_3/g792/b                                       0.000   0.014   0.000   0.000 &   0.095 f
  module1/top/op_buf_3/g792/out0                                            0.017           0.023 &   0.118 r
  module1/top/op_buf_3/n_25 (net)                                                 1 
  module1/top/op_buf_3/rdptr_reg_2/d                                0.000   0.017   0.000   0.000 &   0.118 r
  data arrival time                                                                                                         0.118

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clk           0.000   0.019   0.000   0.001 &  -0.057 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clkout                0.016           0.035 &  -0.022 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/ck_out (net)                            19 
  module1/top/op_buf_3/rdptr_reg_2/clk                              0.000   0.016   0.000   0.001 &  -0.022 r
  clock reconvergence pessimism                                                                                   0.000    -0.022
  library hold time                                                                                              -0.002    -0.024
  data required time                                                                                                       -0.024
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.024
  data arrival time                                                                                                        -0.118
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.142


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_1_23
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_23
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout                0.027           0.044 &   0.007 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_1_23/clk                            0.000   0.028   0.000   0.002 &   0.009 r
  module4/genblk1.dpath/qstore/rfile_reg_1_23/o                                      0.013           0.059 &   0.067 f
  module4/genblk1.dpath/qstore/rfile_1_23 (net)                                            1 
  module4/genblk1.dpath/qstore/g807/d                                        0.000   0.013   0.000   0.000 &   0.067 f
  module4/genblk1.dpath/qstore/g807/o                                                0.013           0.035 &   0.103 f
  module4/genblk1.dpath/qstore/read_data[23] (net)                                         1 
  module2/FE_PHC2434_host2block_data_int_23/a                             0.000   0.013   0.000   0.000 &   0.103 f
  module2/FE_PHC2434_host2block_data_int_23/o                                     0.006           0.026 &   0.129 f
  module2/FE_PHN2434_host2block_data_int_23 (net)                                       1 
  module2/g84__5526/b                                                     0.000   0.006   0.000   0.000 &   0.129 f
  module2/g84__5526/o                                                             0.008           0.018 &   0.147 f
  module2/FE_PHN1992_n_16 (net)                                                         1 
  module2/FE_PHC1992_n_16/a                                               0.000   0.008   0.000   0.000 &   0.147 f
  module2/FE_PHC1992_n_16/o                                                       0.005           0.022 &   0.169 f
  module2/n_16 (net)                                                                    1 
  module2/write_data_d_reg_23/d                                           0.000   0.005   0.000   0.000 &   0.169 f
  data arrival time                                                                                                                           0.169

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_23/clk                                         0.000   0.050   0.000   0.020 &   0.013 r
  clock reconvergence pessimism                                                                                                     0.000     0.013
  library hold time                                                                                                                 0.015     0.027
  data required time                                                                                                                          0.027
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.027
  data arrival time                                                                                                                          -0.169
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.142


  Startpoint: module1/top/op_buf_1/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST50/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_1/RC_CG_HIER_INST50/RC_CGIC_INST/clkout                0.006           0.029 &  -0.016 r
  module1/top/op_buf_1/RC_CG_HIER_INST50/ck_out (net)                             3 
  module1/top/op_buf_1/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.016 r
  module1/top/op_buf_1/wrptr_reg_2/o                                        0.012           0.048 &   0.031 f
  module1/top/op_buf_1/FE_PHN2223_wrptr_2 (net)                                   1 
  module1/top/op_buf_1/FE_PHC2223_wrptr_2/a                         0.000   0.012   0.000   0.000 &   0.031 f
  module1/top/op_buf_1/FE_PHC2223_wrptr_2/o                                 0.005           0.024 &   0.055 f
  module1/top/op_buf_1/FE_PHN3766_wrptr_2 (net)                                   1 
  module1/top/op_buf_1/FE_PHC3766_wrptr_2/a                         0.000   0.005   0.000   0.000 &   0.055 f
  module1/top/op_buf_1/FE_PHC3766_wrptr_2/o                                 0.005           0.018 &   0.073 f
  module1/top/op_buf_1/FE_PHN675_wrptr_2 (net)                                    1 
  module1/top/op_buf_1/FE_PHC675_wrptr_2/a                          0.000   0.005   0.000   0.000 &   0.073 f
  module1/top/op_buf_1/FE_PHC675_wrptr_2/o                                  0.014           0.022 &   0.094 f
  module1/top/op_buf_1/wrptr_2 (net)                                              2 
  module1/top/op_buf_1/g792/b                                       0.000   0.014   0.000   0.000 &   0.094 f
  module1/top/op_buf_1/g792/out0                                            0.019           0.024 &   0.119 r
  module1/top/op_buf_1/n_24 (net)                                                 1 
  module1/top/op_buf_1/wrptr_reg_2/d                                0.000   0.019   0.000   0.000 &   0.119 r
  data arrival time                                                                                                         0.119

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST50/RC_CGIC_INST/clk           0.000   0.027   0.000   0.014 &  -0.045 r
  module1/top/op_buf_1/RC_CG_HIER_INST50/RC_CGIC_INST/clkout                0.006           0.030 &  -0.015 r
  module1/top/op_buf_1/RC_CG_HIER_INST50/ck_out (net)                             3 
  module1/top/op_buf_1/wrptr_reg_2/clk                              0.000   0.006   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                                   0.000    -0.015
  library hold time                                                                                              -0.008    -0.023
  data required time                                                                                                       -0.023
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.023
  data arrival time                                                                                                        -0.119
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.142


  Startpoint: module1/top/row_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/row_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.027   0.000   0.008 &  -0.041 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.006 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/rdptr_reg_0/clk                              0.000   0.011   0.000   0.000 &  -0.005 r
  module1/top/row_buf_3/rdptr_reg_0/o                                        0.015           0.053 &   0.048 f
  module1/top/row_buf_3/FE_PHN2335_rdptr_0 (net)                                   1 
  module1/top/row_buf_3/FE_PHC2335_rdptr_0/a                         0.000   0.015   0.000   0.000 &   0.048 f
  module1/top/row_buf_3/FE_PHC2335_rdptr_0/o                                 0.005           0.023 &   0.071 f
  module1/top/row_buf_3/rdptr_0 (net)                                              1 
  module1/top/row_buf_3/FE_PHC712_rdptr_0/a                          0.000   0.005   0.000   0.000 &   0.071 f
  module1/top/row_buf_3/FE_PHC712_rdptr_0/o                                  0.039           0.039 &   0.111 f
  module1/top/row_buf_3/FE_PHN712_rdptr_0 (net)                                    6 
  module1/top/row_buf_3/g576/a                                       0.000   0.039   0.000   0.001 &   0.112 f
  module1/top/row_buf_3/g576/o1                                              0.014           0.024 &   0.136 r
  module1/top/row_buf_3/n_12 (net)                                                 1 
  module1/top/row_buf_3/rdptr_reg_0/d                                0.000   0.014   0.000   0.000 &   0.136 r
  data arrival time                                                                                                          0.136

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.029   0.000   0.009 &  -0.040 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.004 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/rdptr_reg_0/clk                              0.000   0.011   0.000   0.000 &  -0.004 r
  clock reconvergence pessimism                                                                                    0.000    -0.004
  library hold time                                                                                               -0.003    -0.007
  data required time                                                                                                        -0.007
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.007
  data arrival time                                                                                                         -0.136
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.142


  Startpoint: module1/top/op_buf_2/mem_reg_reg_3_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_2/data_out_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST55/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST55/RC_CGIC_INST/clkout                0.016           0.038 &  -0.012 r
  module1/top/op_buf_2/RC_CG_HIER_INST55/ck_out (net)                            16 
  module1/top/op_buf_2/mem_reg_reg_3_6/clk                          0.000   0.016   0.000   0.001 &  -0.012 r
  module1/top/op_buf_2/mem_reg_reg_3_6/o                                    0.006           0.063 &   0.051 r
  module1/top/op_buf_2/mem_reg_3_6 (net)                                          1 
  module1/top/op_buf_2/g1192/sc                                     0.000   0.006   0.000   0.000 &   0.051 r
  module1/top/op_buf_2/g1192/o                                              0.008           0.023 &   0.074 r
  module1/top/op_buf_2/FE_PHN1477_n_18 (net)                                      1 
  module1/top/op_buf_2/FE_PHC1477_n_18/a                            0.000   0.008   0.000   0.000 &   0.074 r
  module1/top/op_buf_2/FE_PHC1477_n_18/o                                    0.011           0.020 &   0.094 r
  module1/top/op_buf_2/n_18 (net)                                                 1 
  module1/top/op_buf_2/FE_PHC7078_n_18/a                            0.000   0.011   0.000   0.000 &   0.094 r
  module1/top/op_buf_2/FE_PHC7078_n_18/o                                    0.008           0.018 &   0.112 r
  module1/top/op_buf_2/FE_PHN7078_n_18 (net)                                      1 
  module1/top/op_buf_2/FE_PHC3102_n_18/a                            0.000   0.008   0.000   0.000 &   0.112 r
  module1/top/op_buf_2/FE_PHC3102_n_18/o                                    0.013           0.021 &   0.132 r
  module1/top/op_buf_2/FE_PHN3102_n_18 (net)                                      1 
  module1/top/op_buf_2/data_out_reg_6/d                             0.000   0.013   0.000   0.000 &   0.133 r
  data arrival time                                                                                                         0.133

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clkout                0.017           0.038 &  -0.011 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/ck_out (net)                            19 
  module1/top/op_buf_2/data_out_reg_6/clk                           0.000   0.017   0.000   0.001 &  -0.011 r
  clock reconvergence pessimism                                                                                   0.000    -0.011
  library hold time                                                                                               0.000    -0.010
  data required time                                                                                                       -0.010
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.010
  data arrival time                                                                                                        -0.133
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.143


  Startpoint: module2/write_data_d_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                       23 
  CTS_ccl_a_buf_00001/clk                              0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                   0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                       80 
  module2/write_data_d_reg_3/clk        0.000   0.050   0.000   0.023 &   0.014 r
  module2/write_data_d_reg_3/o                  0.013           0.066 &   0.080 f
  module2/write_data_d[3] (net)                       1 
  FE_PHC3840_write_data_d_3/a                          0.000   0.013   0.000   0.000 &   0.080 f
  FE_PHC3840_write_data_d_3/o                                  0.006           0.026 &   0.106 f
  FE_PHN3840_write_data_d_3 (net)                                    1 
  g1011/a                                              0.000   0.006   0.000   0.000 &   0.106 f
  g1011/out0                                                   0.005           0.015 &   0.122 f
  n_28 (net)                                                         1 
  FE_PHC1882_n_28/a                                    0.000   0.005   0.000   0.000 &   0.122 f
  FE_PHC1882_n_28/o                                            0.007           0.023 &   0.145 f
  FE_PHN1882_n_28 (net)                                              1 
  FE_PHC3161_n_28/a                                    0.000   0.007   0.000   0.000 &   0.145 f
  FE_PHC3161_n_28/o                                            0.007           0.018 &   0.163 f
  FE_PHN3161_n_28 (net)                                              1 
  regfile_data_reg_1_3/d                               0.000   0.007   0.000   0.000 &   0.163 f
  data arrival time                                                                                         0.163

  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                       23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                    0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                         0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                     33 
  regfile_data_reg_1_3/clk                             0.000   0.027   0.000   0.006 &   0.013 r
  clock reconvergence pessimism                                                                   0.000     0.013
  library hold time                                                                               0.007     0.020
  data required time                                                                                        0.020
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.020
  data arrival time                                                                                        -0.163
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.143


  Startpoint: module3/write_data_b2h_addr_first_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_10/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_10/o                  0.012           0.064 &   0.071 f
  module3/write_data_b2h_addr_first[10] (net)                       1 
  FE_PHC73_write_data_b2h_addr_first_10/a                  0.000   0.012   0.000   0.000 &   0.071 f
  FE_PHC73_write_data_b2h_addr_first_10/o                          0.020           0.029 &   0.101 f
  FE_PHN2351_write_data_b2h_addr_first_10 (net)                          1 
  FE_PHC3815_write_data_b2h_addr_first_10/a                0.000   0.020   0.000   0.001 &   0.101 f
  FE_PHC3815_write_data_b2h_addr_first_10/o                        0.003           0.019 &   0.120 f
  FE_PHN3815_write_data_b2h_addr_first_10 (net)                          1 
  FE_PHC2351_write_data_b2h_addr_first_10/a                0.000   0.003   0.000   0.000 &   0.120 f
  FE_PHC2351_write_data_b2h_addr_first_10/o                        0.013           0.020 &   0.140 f
  FE_PHN889_write_data_b2h_addr_first_10 (net)                           1 
  FE_PHC889_write_data_b2h_addr_first_10/a                 0.000   0.013   0.000   0.000 &   0.140 f
  FE_PHC889_write_data_b2h_addr_first_10/o                         0.004           0.021 &   0.161 f
  FE_PHN73_write_data_b2h_addr_first_10 (net)                            1 
  regfile_b2h_addr_first_reg_10/d                          0.000   0.004   0.000   0.000 &   0.161 f
  data arrival time                                                                                             0.161

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_10/clk                        0.000   0.024   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                       0.000     0.011
  library hold time                                                                                   0.007     0.018
  data required time                                                                                            0.018
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.018
  data arrival time                                                                                            -0.161
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.143


  Startpoint: module3/write_data_b2h_addr_first_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                          23 
  CTS_ccl_a_buf_00001/clk                                 0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                      0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                          80 
  module3/write_data_b2h_addr_first_reg_4/clk        0.000   0.048   0.000   0.016 &   0.008 r
  module3/write_data_b2h_addr_first_reg_4/o                  0.011           0.063 &   0.071 f
  module3/write_data_b2h_addr_first[4] (net)                       1 
  FE_PHC80_write_data_b2h_addr_first_4/a                  0.000   0.011   0.000   0.000 &   0.071 f
  FE_PHC80_write_data_b2h_addr_first_4/o                          0.006           0.025 &   0.096 f
  FE_PHN2467_write_data_b2h_addr_first_4 (net)                          1 
  FE_PHC2467_write_data_b2h_addr_first_4/a                0.000   0.006   0.000   0.000 &   0.096 f
  FE_PHC2467_write_data_b2h_addr_first_4/o                        0.006           0.022 &   0.117 f
  FE_PHN3872_write_data_b2h_addr_first_4 (net)                          1 
  FE_PHC3872_write_data_b2h_addr_first_4/a                0.000   0.006   0.000   0.000 &   0.117 f
  FE_PHC3872_write_data_b2h_addr_first_4/o                        0.011           0.020 &   0.137 f
  FE_PHN926_write_data_b2h_addr_first_4 (net)                           1 
  FE_PHC926_write_data_b2h_addr_first_4/a                 0.000   0.011   0.000   0.000 &   0.137 f
  FE_PHC926_write_data_b2h_addr_first_4/o                         0.006           0.024 &   0.161 f
  FE_PHN80_write_data_b2h_addr_first_4 (net)                            1 
  regfile_b2h_addr_first_reg_4/d                          0.000   0.006   0.000   0.000 &   0.162 f
  data arrival time                                                                                            0.162

  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                          23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                       0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                            0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                        32 
  regfile_b2h_addr_first_reg_4/clk                        0.000   0.024   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                      0.000     0.011
  library hold time                                                                                  0.007     0.018
  data required time                                                                                           0.018
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.018
  data arrival time                                                                                           -0.162
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.143


  Startpoint: module2/write_data_d_reg_21
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_21
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_21/clk        0.000   0.049   0.000   0.020 &   0.012 r
  module2/write_data_d_reg_21/o                  0.011           0.063 &   0.075 f
  module2/write_data_d[21] (net)                       1 
  g841/a                                                0.000   0.011   0.000   0.000 &   0.075 f
  g841/out0                                                     0.020           0.030 &   0.104 f
  FE_PHN3003_n_11 (net)                                               1 
  FE_PHC3003_n_11/a                                     0.000   0.020   0.000   0.001 &   0.105 f
  FE_PHC3003_n_11/o                                             0.016           0.031 &   0.135 f
  FE_PHN1985_n_11 (net)                                               1 
  FE_PHC1985_n_11/a                                     0.000   0.016   0.000   0.000 &   0.136 f
  FE_PHC1985_n_11/o                                             0.005           0.027 &   0.162 f
  n_11 (net)                                                          1 
  regfile_data_reg_1_21/d                               0.000   0.005   0.000   0.000 &   0.162 f
  data arrival time                                                                                          0.162

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_21/clk                             0.000   0.027   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                    0.000     0.011
  library hold time                                                                                0.008     0.019
  data required time                                                                                         0.019
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.019
  data arrival time                                                                                         -0.162
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.144


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_0_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout                0.027           0.043 &   0.006 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_0_13/clk                            0.000   0.030   0.000   0.007 &   0.013 r
  module4/genblk1.dpath/qstore/rfile_reg_0_13/o                                      0.011           0.057 &   0.070 f
  module4/genblk1.dpath/qstore/rfile_0_13 (net)                                            1 
  module4/genblk1.dpath/qstore/g811/b                                        0.000   0.011   0.000   0.000 &   0.070 f
  module4/genblk1.dpath/qstore/g811/o                                                0.012           0.030 &   0.100 f
  module4/genblk1.dpath/qstore/read_data[13] (net)                                         1 
  module2/g85__6783/b                                                     0.000   0.012   0.000   0.000 &   0.100 f
  module2/g85__6783/o                                                             0.013           0.026 &   0.126 f
  module2/FE_PHN3387_n_15 (net)                                                         1 
  module2/FE_PHC3387_n_15/a                                               0.000   0.013   0.000   0.000 &   0.126 f
  module2/FE_PHC3387_n_15/o                                                       0.010           0.024 &   0.150 f
  module2/FE_PHN1991_n_15 (net)                                                         1 
  module2/FE_PHC1991_n_15/a                                               0.000   0.010   0.000   0.000 &   0.150 f
  module2/FE_PHC1991_n_15/o                                                       0.005           0.023 &   0.174 f
  module2/n_15 (net)                                                                    1 
  module2/write_data_d_reg_13/d                                           0.000   0.005   0.000   0.000 &   0.174 f
  data arrival time                                                                                                                           0.174

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_13/clk                                         0.000   0.051   0.000   0.023 &   0.015 r
  clock reconvergence pessimism                                                                                                     0.000     0.015
  library hold time                                                                                                                 0.015     0.030
  data required time                                                                                                                          0.030
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.030
  data arrival time                                                                                                                          -0.174
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.144


  Startpoint: regfile_data_reg_1_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_2/clk                                                                                0.000   0.026   0.000   0.006 &   0.011 r
  regfile_data_reg_1_2/o                                                                                          0.011           0.055 &   0.066 f
  regfile_data_1_2 (net)                                                                                                1 
  FE_PHC685_regfile_data_1_2/a                                                                            0.000   0.011   0.000   0.000 &   0.067 f
  FE_PHC685_regfile_data_1_2/o                                                                                    0.006           0.024 &   0.091 f
  FE_PHN685_regfile_data_1_2 (net)                                                                                      1 
  FE_PHC2349_regfile_data_1_2/a                                                                           0.000   0.006   0.000   0.000 &   0.091 f
  FE_PHC2349_regfile_data_1_2/o                                                                                   0.006           0.017 &   0.108 f
  FE_PHN2349_regfile_data_1_2 (net)                                                                                     1 
  FE_PHC3787_regfile_data_1_2/a                                                                           0.000   0.006   0.000   0.000 &   0.108 f
  FE_PHC3787_regfile_data_1_2/o                                                                                   0.006           0.022 &   0.130 f
  FE_PHN3787_regfile_data_1_2 (net)                                                                                     1 
  FE_PHC265_regfile_data_1_2/a                                                                            0.000   0.006   0.000   0.000 &   0.130 f
  FE_PHC265_regfile_data_1_2/o                                                                                    0.005           0.015 &   0.146 f
  FE_PHN265_regfile_data_1_2 (net)                                                                                      1 
  FE_PHC56_regfile_data_1_2/a                                                                             0.000   0.005   0.000   0.000 &   0.146 f
  FE_PHC56_regfile_data_1_2/o                                                                                     0.011           0.019 &   0.165 f
  FE_PHN56_regfile_data_1_2 (net)                                                                                       2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_2/d                               0.000   0.011   0.000   0.000 &   0.165 f
  data arrival time                                                                                                                                            0.165

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_2/clk                             0.000   0.029   0.000   0.008 &   0.016 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.015
  library hold time                                                                                                                                  0.006     0.021
  data required time                                                                                                                                           0.021
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.021
  data arrival time                                                                                                                                           -0.165
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.144


  Startpoint: module2/write_data_d_reg_14
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_14
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_14/clk        0.000   0.049   0.000   0.022 &   0.013 r
  module2/write_data_d_reg_14/o                  0.010           0.063 &   0.076 f
  module2/write_data_d[14] (net)                       1 
  g835/a                                                0.000   0.010   0.000   0.000 &   0.076 f
  g835/out0                                                     0.010           0.021 &   0.098 f
  n_17 (net)                                                          1 
  FE_PHC1945_n_17/a                                     0.000   0.010   0.000   0.000 &   0.098 f
  FE_PHC1945_n_17/o                                             0.005           0.020 &   0.117 f
  FE_PHN1945_n_17 (net)                                               1 
  FE_PHC3152_n_17/a                                     0.000   0.005   0.000   0.000 &   0.118 f
  FE_PHC3152_n_17/o                                             0.006           0.016 &   0.134 f
  FE_PHN4216_n_17 (net)                                               1 
  FE_PHC4216_n_17/a                                     0.000   0.006   0.000   0.000 &   0.134 f
  FE_PHC4216_n_17/o                                             0.017           0.025 &   0.159 f
  FE_PHN3152_n_17 (net)                                               1 
  regfile_data_reg_1_14/d                               0.000   0.017   0.000   0.000 &   0.159 f
  data arrival time                                                                                          0.159

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_14/clk                             0.000   0.027   0.000   0.005 &   0.012 r
  clock reconvergence pessimism                                                                    0.000     0.012
  library hold time                                                                                0.003     0.015
  data required time                                                                                         0.015
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.015
  data arrival time                                                                                         -0.159
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.144


  Startpoint: module1/top/op_buf_1/mem_reg_reg_3_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clk           0.000   0.026   0.000   0.012 &  -0.047 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clkout                0.016           0.038 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_3_11/clk                         0.000   0.016   0.000   0.001 &  -0.009 r
  module1/top/op_buf_1/mem_reg_reg_3_11/o                                   0.007           0.064 &   0.055 r
  module1/top/op_buf_1/mem_reg_3_11 (net)                                         1 
  module1/top/op_buf_1/g1196/sc                                     0.000   0.007   0.000   0.000 &   0.055 r
  module1/top/op_buf_1/g1196/o                                              0.008           0.023 &   0.078 r
  module1/top/op_buf_1/FE_PHN3018_n_13 (net)                                      1 
  module1/top/op_buf_1/FE_PHC3018_n_13/a                            0.000   0.008   0.000   0.000 &   0.078 r
  module1/top/op_buf_1/FE_PHC3018_n_13/o                                    0.009           0.018 &   0.096 r
  module1/top/op_buf_1/FE_PHN1701_n_13 (net)                                      1 
  module1/top/op_buf_1/FE_PHC7122_n_13/a                            0.000   0.009   0.000   0.000 &   0.096 r
  module1/top/op_buf_1/FE_PHC7122_n_13/o                                    0.009           0.018 &   0.115 r
  module1/top/op_buf_1/FE_PHN7122_n_13 (net)                                      1 
  module1/top/op_buf_1/FE_PHC1701_n_13/a                            0.000   0.009   0.000   0.000 &   0.115 r
  module1/top/op_buf_1/FE_PHC1701_n_13/o                                    0.012           0.021 &   0.136 r
  module1/top/op_buf_1/n_13 (net)                                                 1 
  module1/top/op_buf_1/data_out_reg_11/d                            0.000   0.012   0.000   0.000 &   0.136 r
  data arrival time                                                                                                         0.136

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_11/clk                          0.000   0.017   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                                   0.000    -0.009
  library hold time                                                                                               0.001    -0.009
  data required time                                                                                                       -0.009
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.009
  data arrival time                                                                                                        -0.136
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.144


  Startpoint: module1/top/op_buf_1/mem_reg_reg_3_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clk           0.000   0.026   0.000   0.012 &  -0.047 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clkout                0.016           0.038 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST49/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_3_0/clk                          0.000   0.016   0.000   0.001 &  -0.008 r
  module1/top/op_buf_1/mem_reg_reg_3_0/o                                    0.007           0.063 &   0.055 r
  module1/top/op_buf_1/mem_reg_3_0 (net)                                          1 
  module1/top/op_buf_1/g1199/sc                                     0.000   0.007   0.000   0.000 &   0.055 r
  module1/top/op_buf_1/g1199/o                                              0.028           0.039 &   0.094 r
  module1/top/op_buf_1/n_10 (net)                                                 1 
  module1/top/op_buf_1/FE_PHC1776_n_10/a                            0.000   0.028   0.000   0.001 &   0.094 r
  module1/top/op_buf_1/FE_PHC1776_n_10/o                                    0.005           0.026 &   0.120 r
  module1/top/op_buf_1/FE_PHN1776_n_10 (net)                                      1 
  module1/top/op_buf_1/FE_PHC3144_n_10/a                            0.000   0.005   0.000   0.000 &   0.120 r
  module1/top/op_buf_1/FE_PHC3144_n_10/o                                    0.011           0.018 &   0.138 r
  module1/top/op_buf_1/FE_PHN3144_n_10 (net)                                      1 
  module1/top/op_buf_1/data_out_reg_0/d                             0.000   0.011   0.000   0.000 &   0.138 r
  data arrival time                                                                                                         0.138

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_0/clk                           0.000   0.017   0.000   0.002 &  -0.008 r
  clock reconvergence pessimism                                                                                   0.000    -0.008
  library hold time                                                                                               0.001    -0.007
  data required time                                                                                                       -0.007
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.007
  data arrival time                                                                                                        -0.138
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.145


  Startpoint: module1/top/op_buf_0/mem_reg_reg_3_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_0/data_out_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_0/RC_CG_HIER_INST43/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_0/RC_CG_HIER_INST43/RC_CGIC_INST/clkout                0.016           0.038 &  -0.008 r
  module1/top/op_buf_0/RC_CG_HIER_INST43/ck_out (net)                            16 
  module1/top/op_buf_0/mem_reg_reg_3_4/clk                          0.000   0.016   0.000   0.001 &  -0.007 r
  module1/top/op_buf_0/mem_reg_reg_3_4/o                                    0.006           0.063 &   0.056 r
  module1/top/op_buf_0/mem_reg_3_4 (net)                                          1 
  module1/top/op_buf_0/g1206/sc                                     0.000   0.006   0.000   0.000 &   0.056 r
  module1/top/op_buf_0/g1206/o                                              0.018           0.031 &   0.087 r
  module1/top/op_buf_0/n_4 (net)                                                  1 
  module1/top/op_buf_0/FE_PHC170_n_4/a                              0.000   0.018   0.000   0.000 &   0.087 r
  module1/top/op_buf_0/FE_PHC170_n_4/o                                      0.007           0.020 &   0.108 r
  module1/top/op_buf_0/FE_PHN3017_n_4 (net)                                       1 
  module1/top/op_buf_0/FE_PHC3017_n_4/a                             0.000   0.007   0.000   0.000 &   0.108 r
  module1/top/op_buf_0/FE_PHC3017_n_4/o                                     0.006           0.015 &   0.123 r
  module1/top/op_buf_0/FE_PHN1450_n_4 (net)                                       1 
  module1/top/op_buf_0/FE_PHC1450_n_4/a                             0.000   0.006   0.000   0.000 &   0.123 r
  module1/top/op_buf_0/FE_PHC1450_n_4/o                                     0.012           0.019 &   0.142 r
  module1/top/op_buf_0/FE_PHN170_n_4 (net)                                        1 
  module1/top/op_buf_0/data_out_reg_4/d                             0.000   0.012   0.000   0.000 &   0.142 r
  data arrival time                                                                                                         0.142

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk           0.000   0.027   0.000   0.005 &  -0.043 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                0.016           0.038 &  -0.006 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                            19 
  module1/top/op_buf_0/data_out_reg_4/clk                           0.000   0.017   0.000   0.002 &  -0.004 r
  clock reconvergence pessimism                                                                                   0.000    -0.004
  library hold time                                                                                               0.001    -0.003
  data required time                                                                                                       -0.003
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.003
  data arrival time                                                                                                        -0.142
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.145


  Startpoint: input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                          0.000           0.000     0.000
  clock source latency                                                                                                                  -0.105    -0.105
  clk (in)                                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                                 1 
  CTS_cid_buf_00006/clk                                                                       0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                               4 
  CTS_ccl_a_buf_00005/clk                                                                     0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                          0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                              23 
  CTS_ccl_a_buf_00001/clk                                                                     0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                                                          0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                                                              80 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0/clk                   0.000   0.049   0.000   0.022 &   0.014 r
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0/o                             0.013           0.066 &   0.080 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/FE_PHN2564_FE_PSRN_3 (net)                  1 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/FE_PHC2564_FE_PSRN_3/a        0.000   0.013   0.000   0.000 &   0.080 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/FE_PHC2564_FE_PSRN_3/o                0.005           0.020 &   0.099 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q[0] (net)                                  1 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/FE_PHC925_genblk1_read_addr_0/a           0.000   0.005   0.000   0.000 &   0.100 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/FE_PHC925_genblk1_read_addr_0/o                   0.029           0.039 &   0.138 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/read_addr[0] (net)                                     19 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/g169/b                                    0.000   0.029   0.000   0.002 &   0.141 f
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/g169/out0                                         0.020           0.029 &   0.170 r
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_next_0 (net)                                    1 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0/d                     0.000   0.020   0.000   0.000 &   0.170 r
  data arrival time                                                                                                                                0.170

  clock ideal_clock (rise edge)                                                                                          0.000           0.000     0.000
  clock source latency                                                                                                                  -0.105    -0.105
  clk (in)                                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                                 1 
  CTS_cid_buf_00006/clk                                                                       0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                               4 
  CTS_ccl_a_buf_00005/clk                                                                     0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                          0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                              23 
  CTS_ccl_a_buf_00001/clk                                                                     0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                          0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                              80 
  input_queue_gen[0].inner_input_queue/genblk1.ctrl/deq_ptr_reg/q_reg_0/clk                   0.000   0.051   0.000   0.023 &   0.015 r
  clock reconvergence pessimism                                                                                                          0.000     0.015
  library hold time                                                                                                                      0.009     0.025
  data required time                                                                                                                               0.025
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                               0.025
  data arrival time                                                                                                                               -0.170
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                      0.145


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_0_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout                0.027           0.043 &   0.006 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_0_16/clk                            0.000   0.030   0.000   0.006 &   0.012 r
  module4/genblk1.dpath/qstore/rfile_reg_0_16/o                                      0.010           0.056 &   0.069 f
  module4/genblk1.dpath/qstore/rfile_0_16 (net)                                            1 
  module4/genblk1.dpath/qstore/g789/b                                        0.000   0.010   0.000   0.000 &   0.069 f
  module4/genblk1.dpath/qstore/g789/o                                                0.009           0.028 &   0.096 f
  module4/genblk1.dpath/qstore/FE_PHN2506_host2block_data_int_16 (net)                     1 
  module4/genblk1.dpath/qstore/FE_PHC2506_host2block_data_int_16/a           0.000   0.009   0.000   0.000 &   0.097 f
  module4/genblk1.dpath/qstore/FE_PHC2506_host2block_data_int_16/o                   0.005           0.023 &   0.119 f
  module4/genblk1.dpath/qstore/read_data[16] (net)                                         1 
  module2/FE_PHC6814_host2block_data_int_16/a                             0.000   0.005   0.000   0.000 &   0.119 f
  module2/FE_PHC6814_host2block_data_int_16/o                                     0.005           0.020 &   0.140 f
  module2/FE_PHN6814_host2block_data_int_16 (net)                                       1 
  module2/g89__1705/b                                                     0.000   0.005   0.000   0.000 &   0.140 f
  module2/g89__1705/o                                                             0.007           0.017 &   0.157 f
  module2/FE_PHN2004_n_11 (net)                                                         1 
  module2/FE_PHC2004_n_11/a                                               0.000   0.007   0.000   0.000 &   0.157 f
  module2/FE_PHC2004_n_11/o                                                       0.005           0.019 &   0.176 f
  module2/n_11 (net)                                                                    1 
  module2/write_data_d_reg_16/d                                           0.000   0.005   0.000   0.000 &   0.176 f
  data arrival time                                                                                                                           0.176

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_16/clk                                         0.000   0.051   0.000   0.022 &   0.015 r
  clock reconvergence pessimism                                                                                                     0.000     0.015
  library hold time                                                                                                                 0.015     0.030
  data required time                                                                                                                          0.030
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.030
  data arrival time                                                                                                                          -0.176
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.147


  Startpoint: module1/top/op_buf_3/mem_reg_reg_3_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_3/data_out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_3/RC_CG_HIER_INST61/RC_CGIC_INST/clk           0.000   0.023   0.000   0.005 &  -0.054 r
  module1/top/op_buf_3/RC_CG_HIER_INST61/RC_CGIC_INST/clkout                0.016           0.036 &  -0.018 r
  module1/top/op_buf_3/RC_CG_HIER_INST61/ck_out (net)                            16 
  module1/top/op_buf_3/mem_reg_reg_3_2/clk                          0.000   0.016   0.000   0.001 &  -0.017 r
  module1/top/op_buf_3/mem_reg_reg_3_2/o                                    0.007           0.066 &   0.049 f
  module1/top/op_buf_3/mem_reg_3_2 (net)                                          1 
  module1/top/op_buf_3/g1199/sc                                     0.000   0.007   0.000   0.000 &   0.049 f
  module1/top/op_buf_3/g1199/o                                              0.012           0.030 &   0.079 f
  module1/top/op_buf_3/FE_PHN3047_n_11 (net)                                      1 
  module1/top/op_buf_3/FE_PHC3047_n_11/a                            0.000   0.012   0.000   0.000 &   0.079 f
  module1/top/op_buf_3/FE_PHC3047_n_11/o                                    0.007           0.020 &   0.099 f
  module1/top/op_buf_3/FE_PHN1488_n_11 (net)                                      1 
  module1/top/op_buf_3/FE_PHC1488_n_11/a                            0.000   0.007   0.000   0.000 &   0.099 f
  module1/top/op_buf_3/FE_PHC1488_n_11/o                                    0.017           0.025 &   0.124 f
  module1/top/op_buf_3/n_11 (net)                                                 1 
  module1/top/op_buf_3/data_out_reg_2/d                             0.000   0.017   0.000   0.000 &   0.125 f
  data arrival time                                                                                                         0.125

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clk           0.000   0.019   0.000   0.001 &  -0.057 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/RC_CGIC_INST/clkout                0.016           0.035 &  -0.022 r
  module1/top/op_buf_3/RC_CG_HIER_INST57/ck_out (net)                            19 
  module1/top/op_buf_3/data_out_reg_2/clk                           0.000   0.016   0.000   0.001 &  -0.021 r
  clock reconvergence pessimism                                                                                   0.000    -0.021
  library hold time                                                                                              -0.001    -0.022
  data required time                                                                                                       -0.022
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.022
  data arrival time                                                                                                        -0.125
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.147


  Startpoint: module1/top/op_buf_0/data_out_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_13/clk                                                               0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_13/o                                                                         0.016           0.057 &   0.052 f
  module1/top/op_buf_0/data_out[13] (net)                                                                              1 
  module1/top/g2304/c                                                                                    0.000   0.016   0.000   0.000 &   0.052 f
  module1/top/g2304/o                                                                                            0.019           0.043 &   0.096 f
  module1/top/data_out[13] (net)                                                                                       1 
  FE_PHC3345_outputs_int_0_13/a                                                                             0.000   0.019   0.000   0.000 &   0.096 f
  FE_PHC3345_outputs_int_0_13/o                                                                                     0.017           0.032 &   0.128 f
  FE_PHN3345_outputs_int_0_13 (net)                                                                                       1 
  FE_PHC2084_outputs_int_0_13/a                                                                             0.000   0.017   0.000   0.000 &   0.128 f
  FE_PHC2084_outputs_int_0_13/o                                                                                     0.010           0.025 &   0.153 f
  FE_PHN2084_outputs_int_0_13 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_13/d                              0.000   0.010   0.000   0.000 &   0.153 f
  data arrival time                                                                                                                                              0.153

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_13/clk                            0.000   0.028   0.000   0.003 &   0.000 r
  clock reconvergence pessimism                                                                                                                        0.000     0.000
  library hold time                                                                                                                                    0.006     0.006
  data required time                                                                                                                                             0.006
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.006
  data arrival time                                                                                                                                             -0.153
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.147


  Startpoint: module1/top/op_buf_2/mem_reg_reg_3_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_2/data_out_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST55/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST55/RC_CGIC_INST/clkout                0.016           0.038 &  -0.012 r
  module1/top/op_buf_2/RC_CG_HIER_INST55/ck_out (net)                            16 
  module1/top/op_buf_2/mem_reg_reg_3_5/clk                          0.000   0.016   0.000   0.001 &  -0.011 r
  module1/top/op_buf_2/mem_reg_reg_3_5/o                                    0.008           0.068 &   0.057 f
  module1/top/op_buf_2/mem_reg_3_5 (net)                                          1 
  module1/top/op_buf_2/g1195/sc                                     0.000   0.008   0.000   0.000 &   0.057 f
  module1/top/op_buf_2/g1195/o                                              0.009           0.028 &   0.085 f
  module1/top/op_buf_2/FE_PHN1482_n_15 (net)                                      1 
  module1/top/op_buf_2/FE_PHC1482_n_15/a                            0.000   0.009   0.000   0.000 &   0.085 f
  module1/top/op_buf_2/FE_PHC1482_n_15/o                                    0.018           0.027 &   0.112 f
  module1/top/op_buf_2/n_15 (net)                                                 1 
  module1/top/op_buf_2/FE_PHC3147_n_15/a                            0.000   0.018   0.000   0.000 &   0.112 f
  module1/top/op_buf_2/FE_PHC3147_n_15/o                                    0.012           0.026 &   0.139 f
  module1/top/op_buf_2/FE_PHN3147_n_15 (net)                                      1 
  module1/top/op_buf_2/data_out_reg_5/d                             0.000   0.012   0.000   0.000 &   0.139 f
  data arrival time                                                                                                         0.139

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clk           0.000   0.025   0.000   0.009 &  -0.050 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/RC_CGIC_INST/clkout                0.017           0.038 &  -0.011 r
  module1/top/op_buf_2/RC_CG_HIER_INST51/ck_out (net)                            19 
  module1/top/op_buf_2/data_out_reg_5/clk                           0.000   0.017   0.000   0.001 &  -0.011 r
  clock reconvergence pessimism                                                                                   0.000    -0.011
  library hold time                                                                                               0.002    -0.008
  data required time                                                                                                       -0.008
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.008
  data arrival time                                                                                                        -0.139
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.147


  Startpoint: module1/top/op_buf_1/data_out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_18
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_2/clk                                                                0.000   0.016   0.000   0.002 &  -0.009 r
  module1/top/op_buf_1/data_out_reg_2/o                                                                          0.013           0.054 &   0.045 f
  module1/top/op_buf_1/data_out[2] (net)                                                                               1 
  module1/top/g2288/c                                                                                    0.000   0.013   0.000   0.000 &   0.045 f
  module1/top/g2288/o                                                                                            0.007           0.031 &   0.075 f
  module1/top/FE_RN_1 (net)                                                                                            1 
  module1/top/FE_PHC261_FE_RN_1/a                                                                        0.000   0.007   0.000   0.000 &   0.075 f
  module1/top/FE_PHC261_FE_RN_1/o                                                                                0.005           0.022 &   0.098 f
  module1/top/FE_PHN261_FE_RN_1 (net)                                                                                  1 
  module1/top/FE_PHC3_outputs_int_0_18/a                                                                 0.000   0.005   0.000   0.000 &   0.098 f
  module1/top/FE_PHC3_outputs_int_0_18/o                                                                         0.009           0.018 &   0.116 f
  module1/top/data_out[18] (net)                                                                                       1 
  FE_PHC2066_outputs_int_0_18/a                                                                             0.000   0.009   0.000   0.000 &   0.116 f
  FE_PHC2066_outputs_int_0_18/o                                                                                     0.024           0.032 &   0.148 f
  FE_PHN2066_outputs_int_0_18 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_18/d                              0.000   0.024   0.000   0.000 &   0.148 f
  data arrival time                                                                                                                                              0.148

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_18/clk                            0.000   0.028   0.000   0.004 &   0.001 r
  clock reconvergence pessimism                                                                                                                        0.000     0.001
  library hold time                                                                                                                                   -0.000     0.000
  data required time                                                                                                                                             0.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.000
  data arrival time                                                                                                                                             -0.148
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.148


  Startpoint: module1/top/op_buf_0/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_3/clk                                                                0.000   0.016   0.000   0.001 &  -0.006 r
  module1/top/op_buf_0/data_out_reg_3/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[3] (net)                                                                               1 
  module1/top/g2290/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2290/o                                                                                            0.016           0.038 &   0.085 f
  module1/top/data_out[3] (net)                                                                                        1 
  FE_PHC3322_outputs_int_0_3/a                                                                              0.000   0.016   0.000   0.000 &   0.085 f
  FE_PHC3322_outputs_int_0_3/o                                                                                      0.009           0.025 &   0.110 f
  FE_PHN3322_outputs_int_0_3 (net)                                                                                        1 
  FE_PHC7052_outputs_int_0_3/a                                                                              0.000   0.009   0.000   0.000 &   0.110 f
  FE_PHC7052_outputs_int_0_3/o                                                                                      0.005           0.018 &   0.129 f
  FE_PHN7052_outputs_int_0_3 (net)                                                                                        1 
  FE_PHC2079_outputs_int_0_3/a                                                                              0.000   0.005   0.000   0.000 &   0.129 f
  FE_PHC2079_outputs_int_0_3/o                                                                                      0.014           0.022 &   0.151 f
  FE_PHN2079_outputs_int_0_3 (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_3/d                               0.000   0.014   0.000   0.000 &   0.151 f
  data arrival time                                                                                                                                              0.151

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_3/clk                             0.000   0.027   0.000   0.002 &  -0.001 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.001
  library hold time                                                                                                                                    0.004     0.003
  data required time                                                                                                                                             0.003
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.003
  data arrival time                                                                                                                                             -0.151
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.148


  Startpoint: module1/top/op_buf_1/mem_reg_reg_0_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/clkout                0.015           0.037 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST48/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_0_10/clk                         0.000   0.015   0.000   0.001 &  -0.008 r
  module1/top/op_buf_1/mem_reg_reg_0_10/o                                   0.009           0.065 &   0.057 r
  module1/top/op_buf_1/mem_reg_0_10 (net)                                         1 
  module1/top/op_buf_1/g1195/sa                                     0.000   0.009   0.000   0.000 &   0.057 r
  module1/top/op_buf_1/g1195/o                                              0.010           0.026 &   0.082 r
  module1/top/op_buf_1/FE_PHN1725_n_14 (net)                                      1 
  module1/top/op_buf_1/FE_PHC1725_n_14/a                            0.000   0.010   0.000   0.000 &   0.082 r
  module1/top/op_buf_1/FE_PHC1725_n_14/o                                    0.013           0.022 &   0.104 r
  module1/top/op_buf_1/n_14 (net)                                                 1 
  module1/top/op_buf_1/FE_PHC3209_n_14/a                            0.000   0.013   0.000   0.000 &   0.104 r
  module1/top/op_buf_1/FE_PHC3209_n_14/o                                    0.009           0.020 &   0.125 r
  module1/top/op_buf_1/FE_PHN3209_n_14 (net)                                      1 
  module1/top/op_buf_1/FE_PHC7129_n_14/a                            0.000   0.009   0.000   0.000 &   0.125 r
  module1/top/op_buf_1/FE_PHC7129_n_14/o                                    0.008           0.017 &   0.142 r
  module1/top/op_buf_1/FE_PHN7129_n_14 (net)                                      1 
  module1/top/op_buf_1/data_out_reg_10/d                            0.000   0.008   0.000   0.000 &   0.142 r
  data arrival time                                                                                                         0.142

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_10/clk                          0.000   0.017   0.000   0.001 &  -0.009 r
  clock reconvergence pessimism                                                                                   0.000    -0.009
  library hold time                                                                                               0.002    -0.006
  data required time                                                                                                       -0.006
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.006
  data arrival time                                                                                                        -0.142
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.149


  Startpoint: module3/write_data_b2h_addr_first_reg_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                          23 
  CTS_ccl_a_buf_00001/clk                                 0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                      0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                          80 
  module3/write_data_b2h_addr_first_reg_9/clk        0.000   0.048   0.000   0.016 &   0.007 r
  module3/write_data_b2h_addr_first_reg_9/o                  0.010           0.062 &   0.069 f
  module3/write_data_b2h_addr_first[9] (net)                       1 
  FE_PHC91_write_data_b2h_addr_first_9/a                  0.000   0.010   0.000   0.000 &   0.069 f
  FE_PHC91_write_data_b2h_addr_first_9/o                          0.015           0.026 &   0.095 f
  FE_PHN3850_write_data_b2h_addr_first_9 (net)                          1 
  FE_PHC3850_write_data_b2h_addr_first_9/a                0.000   0.015   0.000   0.000 &   0.095 f
  FE_PHC3850_write_data_b2h_addr_first_9/o                        0.013           0.026 &   0.121 f
  FE_PHN2357_write_data_b2h_addr_first_9 (net)                          1 
  FE_PHC2357_write_data_b2h_addr_first_9/a                0.000   0.013   0.000   0.000 &   0.121 f
  FE_PHC2357_write_data_b2h_addr_first_9/o                        0.009           0.022 &   0.143 f
  FE_PHN900_write_data_b2h_addr_first_9 (net)                           1 
  FE_PHC900_write_data_b2h_addr_first_9/a                 0.000   0.009   0.000   0.000 &   0.143 f
  FE_PHC900_write_data_b2h_addr_first_9/o                         0.005           0.023 &   0.166 f
  FE_PHN91_write_data_b2h_addr_first_9 (net)                            1 
  regfile_b2h_addr_first_reg_9/d                          0.000   0.005   0.000   0.000 &   0.167 f
  data arrival time                                                                                            0.167

  clock ideal_clock (rise edge)                                                      0.000           0.000     0.000
  clock source latency                                                                              -0.105    -0.105
  clk (in)                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                             1 
  CTS_cid_buf_00006/clk                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                           4 
  CTS_ccl_a_buf_00005/clk                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                          23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                       0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                            0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                        32 
  regfile_b2h_addr_first_reg_9/clk                        0.000   0.024   0.000   0.004 &   0.011 r
  clock reconvergence pessimism                                                                      0.000     0.011
  library hold time                                                                                  0.007     0.018
  data required time                                                                                           0.018
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.018
  data arrival time                                                                                           -0.167
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.149


  Startpoint: module2/write_data_d_reg_24
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_24
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_24/clk        0.000   0.049   0.000   0.020 &   0.011 r
  module2/write_data_d_reg_24/o                  0.011           0.063 &   0.074 f
  module2/write_data_d[24] (net)                       1 
  g840/a                                                0.000   0.011   0.000   0.000 &   0.074 f
  g840/out0                                                     0.022           0.031 &   0.106 f
  FE_PHN2972_n_12 (net)                                               1 
  FE_PHC2972_n_12/a                                     0.000   0.022   0.000   0.001 &   0.106 f
  FE_PHC2972_n_12/o                                             0.020           0.035 &   0.141 f
  n_12 (net)                                                          1 
  FE_PHC1965_n_12/a                                     0.000   0.020   0.000   0.000 &   0.141 f
  FE_PHC1965_n_12/o                                             0.008           0.024 &   0.165 f
  FE_PHN1965_n_12 (net)                                               1 
  regfile_data_reg_1_24/d                               0.000   0.008   0.000   0.000 &   0.165 f
  data arrival time                                                                                          0.165

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_24/clk                             0.000   0.026   0.000   0.003 &   0.010 r
  clock reconvergence pessimism                                                                    0.000     0.010
  library hold time                                                                                0.007     0.017
  data required time                                                                                         0.017
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.017
  data arrival time                                                                                         -0.165
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.149


  Startpoint: module1/top/row_buf_2/data_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m20/in_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                        0.000           0.000     0.000
  clock source latency                                                                                                -0.105    -0.105
  clk (in)                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                               1 
  CTS_cid_buf_00006/clk                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                             4 
  module1/top/CTS_ccl_a_buf_00004/clk                                    0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                         0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                             23 
  module1/top/row_buf_2/RC_CG_HIER_INST75/RC_CGIC_INST/clk               0.000   0.015   0.000   0.002 &  -0.044 r
  module1/top/row_buf_2/RC_CG_HIER_INST75/RC_CGIC_INST/clkout                    0.010           0.029 &  -0.015 r
  module1/top/row_buf_2/RC_CG_HIER_INST75/ck_out (net)                                11 
  module1/top/row_buf_2/data_out_reg_0/clk                               0.000   0.010   0.000   0.000 &  -0.015 r
  module1/top/row_buf_2/data_out_reg_0/o                                         0.012           0.055 &   0.040 f
  module1/top/row_buf_2/FE_PHN1056_row_d_2_0 (net)                                     1 
  module1/top/row_buf_2/FE_PHC1056_row_d_2_0/a                           0.000   0.012   0.000   0.000 &   0.040 f
  module1/top/row_buf_2/FE_PHC1056_row_d_2_0/o                                   0.012           0.024 &   0.064 f
  module1/top/row_buf_2/data_out[0] (net)                                              1 
  module1/top/FE_PHC2645_row_d_2_0/a                                     0.000   0.012   0.000   0.000 &   0.064 f
  module1/top/FE_PHC2645_row_d_2_0/o                                             0.019           0.033 &   0.097 f
  module1/top/FE_PHN2645_row_d_2_0 (net)                                               9 
  module1/top/m20/FE_PHC7390_row_d_2_0/a                                 0.000   0.019   0.000   0.001 &   0.098 f
  module1/top/m20/FE_PHC7390_row_d_2_0/o                                         0.005           0.026 &   0.123 f
  module1/top/m20/FE_PHN7390_row_d_2_0 (net)                                           1 
  module1/top/m20/FE_PHC222_row_d_2_0/a                                  0.000   0.005   0.000   0.000 &   0.124 f
  module1/top/m20/FE_PHC222_row_d_2_0/o                                          0.013           0.021 &   0.145 f
  module1/top/m20/FE_PHN7447_row_d_2_0 (net)                                           1 
  module1/top/m20/FE_PHC7447_row_d_2_0/a                                 0.000   0.013   0.000   0.000 &   0.145 f
  module1/top/m20/FE_PHC7447_row_d_2_0/o                                         0.004           0.021 &   0.166 f
  module1/top/m20/FE_PHN222_row_d_2_0 (net)                                            1 
  module1/top/m20/FE_PHC6822_row_d_2_0/a                                 0.000   0.004   0.000   0.000 &   0.166 f
  module1/top/m20/FE_PHC6822_row_d_2_0/o                                         0.006           0.015 &   0.180 f
  module1/top/m20/FE_PHN6822_row_d_2_0 (net)                                           1 
  module1/top/m20/in_reg_reg_0/d                                         0.000   0.006   0.000   0.000 &   0.180 f
  data arrival time                                                                                                              0.180

  clock ideal_clock (rise edge)                                                                        0.000           0.000     0.000
  clock source latency                                                                                                -0.105    -0.105
  clk (in)                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                               1 
  CTS_cid_buf_00006/clk                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                             4 
  module1/top/CTS_ccl_a_buf_00004/clk                                    0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                         0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                             23 
  module1/top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk           0.000   0.015   0.000   0.002 &  -0.044 r
  module1/top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout                0.046           0.045 &   0.000 r
  module1/top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             86 
  module1/top/m20/in_reg_reg_0/clk                                       0.000   0.057   0.000   0.013 &   0.014 r
  clock reconvergence pessimism                                                                                        0.000     0.014
  library hold time                                                                                                    0.018     0.031
  data required time                                                                                                             0.031
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             0.031
  data arrival time                                                                                                             -0.180
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                    0.149


  Startpoint: module1/top/op_buf_0/data_out_reg_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_13
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_13/clk                                                               0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_13/o                                                                         0.016           0.057 &   0.052 f
  module1/top/op_buf_0/data_out[13] (net)                                                                              1 
  module1/top/g2304/c                                                                                    0.000   0.016   0.000   0.000 &   0.052 f
  module1/top/g2304/o                                                                                            0.019           0.043 &   0.096 f
  module1/top/data_out[13] (net)                                                                                       1 
  FE_PHC3345_outputs_int_0_13/a                                                                             0.000   0.019   0.000   0.000 &   0.096 f
  FE_PHC3345_outputs_int_0_13/o                                                                                     0.017           0.032 &   0.128 f
  FE_PHN3345_outputs_int_0_13 (net)                                                                                       1 
  FE_PHC2084_outputs_int_0_13/a                                                                             0.000   0.017   0.000   0.000 &   0.128 f
  FE_PHC2084_outputs_int_0_13/o                                                                                     0.010           0.025 &   0.153 f
  FE_PHN2084_outputs_int_0_13 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_13/d                              0.000   0.010   0.000   0.000 &   0.153 f
  data arrival time                                                                                                                                              0.153

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_13/clk                            0.000   0.026   0.000   0.003 &  -0.002 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.002
  library hold time                                                                                                                                    0.006     0.004
  data required time                                                                                                                                             0.004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.004
  data arrival time                                                                                                                                             -0.153
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.149


  Startpoint: module3/write_data_b2h_addr_first_reg_22
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_22
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                23 
  CTS_ccl_a_buf_00001/clk                                       0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                            0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                                80 
  module3/write_data_b2h_addr_first_reg_22/clk             0.000   0.046   0.000   0.011 &   0.002 r
  module3/write_data_b2h_addr_first_reg_22/o                       0.011           0.063 &   0.065 f
  module3/FE_PHN6886_write_data_b2h_addr_first_22 (net)                  1 
  module3/FE_PHC6886_write_data_b2h_addr_first_22/a        0.000   0.011   0.000   0.000 &   0.065 f
  module3/FE_PHC6886_write_data_b2h_addr_first_22/o                0.006           0.024 &   0.089 f
  module3/write_data_b2h_addr_first[22] (net)                            1 
  FE_PHC136_write_data_b2h_addr_first_22/a                      0.000   0.006   0.000   0.000 &   0.090 f
  FE_PHC136_write_data_b2h_addr_first_22/o                              0.005           0.020 &   0.110 f
  FE_PHN136_write_data_b2h_addr_first_22 (net)                                1 
  FE_PHC841_write_data_b2h_addr_first_22/a                      0.000   0.005   0.000   0.000 &   0.110 f
  FE_PHC841_write_data_b2h_addr_first_22/o                              0.013           0.021 &   0.131 f
  FE_PHN841_write_data_b2h_addr_first_22 (net)                                1 
  FE_PHC2404_write_data_b2h_addr_first_22/a                     0.000   0.013   0.000   0.000 &   0.131 f
  FE_PHC2404_write_data_b2h_addr_first_22/o                             0.017           0.028 &   0.160 f
  FE_PHN2404_write_data_b2h_addr_first_22 (net)                               1 
  regfile_b2h_addr_first_reg_22/d                               0.000   0.017   0.000   0.000 &   0.160 f
  data arrival time                                                                                                  0.160

  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                             0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                                  0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                              32 
  regfile_b2h_addr_first_reg_22/clk                             0.000   0.023   0.000   0.002 &   0.009 r
  clock reconvergence pessimism                                                                            0.000     0.009
  library hold time                                                                                        0.002     0.010
  data required time                                                                                                 0.010
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 0.010
  data arrival time                                                                                                 -0.160
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.150


  Startpoint: module1/top/cu/state_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/cu/state_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                            0.000           0.000     0.000
  clock source latency                                                                    -0.105    -0.105
  clk (in)                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                   1 
  CTS_cid_buf_00006/clk                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                 4 
  CTS_ccl_a_buf_00005/clk                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                            0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                23 
  CTS_ccl_a_buf_00001/clk                       0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                            0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                80 
  module1/top/cu/state_reg_1/clk             0.000   0.049   0.000   0.017 &   0.008 r
  module1/top/cu/state_reg_1/o                       0.019           0.072 &   0.080 f
  module1/top/cu/FE_PHN2556_state_1 (net)                  1 
  module1/top/cu/FE_PHC2556_state_1/a        0.000   0.019   0.000   0.000 &   0.080 f
  module1/top/cu/FE_PHC2556_state_1/o                0.013           0.028 &   0.108 f
  module1/top/cu/FE_PHN968_state_1 (net)                   1 
  module1/top/cu/FE_PHC6912_state_1/a        0.000   0.013   0.000   0.000 &   0.108 f
  module1/top/cu/FE_PHC6912_state_1/o                0.005           0.024 &   0.132 f
  module1/top/cu/FE_PHN6912_state_1 (net)                  1 
  module1/top/cu/FE_PHC968_state_1/a         0.000   0.005   0.000   0.000 &   0.132 f
  module1/top/cu/FE_PHC968_state_1/o                 0.019           0.026 &   0.158 f
  module1/top/cu/state_1 (net)                             4 
  module1/top/cu/state_reg_1/si              0.000   0.019   0.000   0.000 &   0.158 f
  data arrival time                                                                                  0.158

  clock ideal_clock (rise edge)                                            0.000           0.000     0.000
  clock source latency                                                                    -0.105    -0.105
  clk (in)                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                   1 
  CTS_cid_buf_00006/clk                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                 4 
  CTS_ccl_a_buf_00005/clk                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                            0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                23 
  CTS_ccl_a_buf_00001/clk                       0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                            0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                80 
  module1/top/cu/state_reg_1/clk             0.000   0.050   0.000   0.017 &   0.010 r
  clock reconvergence pessimism                                                            0.000     0.010
  library hold time                                                                       -0.002     0.008
  data required time                                                                                 0.008
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                                 0.008
  data arrival time                                                                                 -0.158
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                        0.150


  Startpoint: regfile_data_reg_1_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_11/clk                                                                               0.000   0.026   0.000   0.005 &   0.011 r
  regfile_data_reg_1_11/o                                                                                         0.011           0.056 &   0.067 f
  regfile_data_1_11 (net)                                                                                               1 
  FE_PHC63_regfile_data_1_11/a                                                                            0.000   0.011   0.000   0.000 &   0.067 f
  FE_PHC63_regfile_data_1_11/o                                                                                    0.009           0.021 &   0.088 f
  FE_PHN2219_regfile_data_1_11 (net)                                                                                    1 
  FE_PHC6719_regfile_data_1_11/a                                                                          0.000   0.009   0.000   0.000 &   0.088 f
  FE_PHC6719_regfile_data_1_11/o                                                                                  0.005           0.022 &   0.111 f
  FE_PHN6719_regfile_data_1_11 (net)                                                                                    1 
  FE_PHC2219_regfile_data_1_11/a                                                                          0.000   0.005   0.000   0.000 &   0.111 f
  FE_PHC2219_regfile_data_1_11/o                                                                                  0.005           0.021 &   0.132 f
  FE_PHN642_regfile_data_1_11 (net)                                                                                     1 
  FE_PHC642_regfile_data_1_11/a                                                                           0.000   0.005   0.000   0.000 &   0.132 f
  FE_PHC642_regfile_data_1_11/o                                                                                   0.008           0.017 &   0.149 f
  FE_PHN63_regfile_data_1_11 (net)                                                                                      1 
  FE_PHC319_regfile_data_1_11/a                                                                           0.000   0.008   0.000   0.000 &   0.149 f
  FE_PHC319_regfile_data_1_11/o                                                                                   0.012           0.022 &   0.170 f
  FE_PHN319_regfile_data_1_11 (net)                                                                                     2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_11/d                              0.000   0.012   0.000   0.000 &   0.171 f
  data arrival time                                                                                                                                            0.171

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_11/clk                            0.000   0.029   0.000   0.008 &   0.016 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.015
  library hold time                                                                                                                                  0.005     0.020
  data required time                                                                                                                                           0.020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.020
  data arrival time                                                                                                                                           -0.171
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.150


  Startpoint: module2/write_data_d_reg_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                        23 
  CTS_ccl_a_buf_00001/clk                               0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                    0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                        80 
  module2/write_data_d_reg_19/clk        0.000   0.049   0.000   0.021 &   0.012 r
  module2/write_data_d_reg_19/o                  0.013           0.066 &   0.078 f
  module2/write_data_d[19] (net)                       1 
  g839/a                                                0.000   0.013   0.000   0.000 &   0.078 f
  g839/out0                                                     0.018           0.030 &   0.108 f
  FE_PHN3036_n_13 (net)                                               1 
  FE_PHC3036_n_13/a                                     0.000   0.018   0.000   0.000 &   0.109 f
  FE_PHC3036_n_13/o                                             0.018           0.031 &   0.140 f
  FE_PHN2012_n_13 (net)                                               1 
  FE_PHC2012_n_13/a                                     0.000   0.018   0.000   0.000 &   0.140 f
  FE_PHC2012_n_13/o                                             0.006           0.028 &   0.168 f
  n_13 (net)                                                          1 
  regfile_data_reg_1_19/d                               0.000   0.006   0.000   0.000 &   0.168 f
  data arrival time                                                                                          0.168

  clock ideal_clock (rise edge)                                                    0.000           0.000     0.000
  clock source latency                                                                            -0.105    -0.105
  clk (in)                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                           1 
  CTS_cid_buf_00006/clk                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                         4 
  CTS_ccl_a_buf_00005/clk                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                        23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                     0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                          0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                      33 
  regfile_data_reg_1_19/clk                             0.000   0.027   0.000   0.003 &   0.011 r
  clock reconvergence pessimism                                                                    0.000     0.011
  library hold time                                                                                0.008     0.018
  data required time                                                                                         0.018
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.018
  data arrival time                                                                                         -0.168
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.150


  Startpoint: module1/top/op_buf_0/mem_reg_reg_0_15
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_0/data_out_reg_15
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/clkout                0.016           0.037 &  -0.008 r
  module1/top/op_buf_0/RC_CG_HIER_INST42/ck_out (net)                            16 
  module1/top/op_buf_0/mem_reg_reg_0_15/clk                         0.000   0.016   0.000   0.002 &  -0.006 r
  module1/top/op_buf_0/mem_reg_reg_0_15/o                                   0.007           0.064 &   0.057 r
  module1/top/op_buf_0/mem_reg_0_15 (net)                                         1 
  module1/top/op_buf_0/g1204/sa                                     0.000   0.007   0.000   0.000 &   0.057 r
  module1/top/op_buf_0/g1204/o                                              0.018           0.032 &   0.089 r
  module1/top/op_buf_0/n_6 (net)                                                  1 
  module1/top/op_buf_0/FE_PHC1531_n_6/a                             0.000   0.018   0.000   0.000 &   0.089 r
  module1/top/op_buf_0/FE_PHC1531_n_6/o                                     0.010           0.022 &   0.111 r
  module1/top/op_buf_0/FE_PHN1531_n_6 (net)                                       1 
  module1/top/op_buf_0/FE_PHC3006_n_6/a                             0.000   0.010   0.000   0.000 &   0.112 r
  module1/top/op_buf_0/FE_PHC3006_n_6/o                                     0.006           0.016 &   0.127 r
  module1/top/op_buf_0/FE_PHN7100_n_6 (net)                                       1 
  module1/top/op_buf_0/FE_PHC7100_n_6/a                             0.000   0.006   0.000   0.000 &   0.128 r
  module1/top/op_buf_0/FE_PHC7100_n_6/o                                     0.012           0.019 &   0.147 r
  module1/top/op_buf_0/FE_PHN3006_n_6 (net)                                       1 
  module1/top/op_buf_0/data_out_reg_15/d                            0.000   0.012   0.000   0.000 &   0.147 r
  data arrival time                                                                                                         0.147

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk           0.000   0.027   0.000   0.005 &  -0.043 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                0.016           0.038 &  -0.006 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                            19 
  module1/top/op_buf_0/data_out_reg_15/clk                          0.000   0.017   0.000   0.001 &  -0.004 r
  clock reconvergence pessimism                                                                                   0.000    -0.004
  library hold time                                                                                               0.001    -0.004
  data required time                                                                                                       -0.004
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.004
  data arrival time                                                                                                        -0.147
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.150


  Startpoint: module1/top/op_buf_1/data_out_reg_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_27
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_11/clk                                                               0.000   0.016   0.000   0.000 &  -0.010 r
  module1/top/op_buf_1/data_out_reg_11/o                                                                         0.009           0.049 &   0.039 f
  module1/top/op_buf_1/data_out[11] (net)                                                                              1 
  module1/top/FE_PHC6832_buf_out_1_11/a                                                                  0.000   0.009   0.000   0.000 &   0.039 f
  module1/top/FE_PHC6832_buf_out_1_11/o                                                                          0.014           0.024 &   0.063 f
  module1/top/FE_PHN6832_buf_out_1_11 (net)                                                                            1 
  module1/top/g2308/c                                                                                    0.000   0.014   0.000   0.000 &   0.063 f
  module1/top/g2308/o                                                                                            0.009           0.033 &   0.096 f
  module1/top/data_out[27] (net)                                                                                       1 
  FE_PHC251_outputs_int_0_27/a                                                                              0.000   0.009   0.000   0.000 &   0.096 f
  FE_PHC251_outputs_int_0_27/o                                                                                      0.006           0.019 &   0.115 f
  FE_PHN251_outputs_int_0_27 (net)                                                                                        1 
  FE_PHC26_outputs_int_0_27/a                                                                               0.000   0.006   0.000   0.000 &   0.115 f
  FE_PHC26_outputs_int_0_27/o                                                                                       0.008           0.018 &   0.133 f
  FE_PHN26_outputs_int_0_27 (net)                                                                                         1 
  FE_PHC2053_outputs_int_0_27/a                                                                             0.000   0.008   0.000   0.000 &   0.133 f
  FE_PHC2053_outputs_int_0_27/o                                                                                     0.014           0.023 &   0.156 f
  FE_PHN2053_outputs_int_0_27 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_27/d                              0.000   0.014   0.000   0.000 &   0.156 f
  data arrival time                                                                                                                                              0.156

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_27/clk                            0.000   0.028   0.000   0.004 &   0.001 r
  clock reconvergence pessimism                                                                                                                        0.000     0.001
  library hold time                                                                                                                                    0.004     0.006
  data required time                                                                                                                                             0.006
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.006
  data arrival time                                                                                                                                             -0.156
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.151


  Startpoint: module1/top/op_buf_0/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_3/clk                                                                0.000   0.016   0.000   0.001 &  -0.006 r
  module1/top/op_buf_0/data_out_reg_3/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[3] (net)                                                                               1 
  module1/top/g2290/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2290/o                                                                                            0.016           0.038 &   0.085 f
  module1/top/data_out[3] (net)                                                                                        1 
  FE_PHC3322_outputs_int_0_3/a                                                                              0.000   0.016   0.000   0.000 &   0.085 f
  FE_PHC3322_outputs_int_0_3/o                                                                                      0.009           0.025 &   0.110 f
  FE_PHN3322_outputs_int_0_3 (net)                                                                                        1 
  FE_PHC7052_outputs_int_0_3/a                                                                              0.000   0.009   0.000   0.000 &   0.110 f
  FE_PHC7052_outputs_int_0_3/o                                                                                      0.005           0.018 &   0.129 f
  FE_PHN7052_outputs_int_0_3 (net)                                                                                        1 
  FE_PHC2079_outputs_int_0_3/a                                                                              0.000   0.005   0.000   0.000 &   0.129 f
  FE_PHC2079_outputs_int_0_3/o                                                                                      0.014           0.022 &   0.151 f
  FE_PHN2079_outputs_int_0_3 (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_3/d                               0.000   0.014   0.000   0.000 &   0.151 f
  data arrival time                                                                                                                                              0.151

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_3/clk                             0.000   0.026   0.000   0.001 &  -0.004 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.004
  library hold time                                                                                                                                    0.004    -0.000
  data required time                                                                                                                                            -0.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                            -0.000
  data arrival time                                                                                                                                             -0.151
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.151


  Startpoint: module1/top/cu/out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/cu/out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.027   0.000   0.007 &  -0.042 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.011 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_3/clk                               0.000   0.007   0.000   0.000 &  -0.011 r
  module1/top/cu/out_reg_3/o                                         0.016           0.065 &   0.054 r
  module1/top/cu/FE_PHN3761_out_3 (net)                                    1 
  module1/top/cu/FE_PHC3761_out_3/a                          0.000   0.016   0.000   0.000 &   0.054 r
  module1/top/cu/FE_PHC3761_out_3/o                                  0.004           0.021 &   0.075 r
  module1/top/cu/FE_PHN2211_out_3 (net)                                    1 
  module1/top/cu/FE_PHC2211_out_3/a                          0.000   0.004   0.000   0.000 &   0.075 r
  module1/top/cu/FE_PHC2211_out_3/o                                  0.004           0.017 &   0.092 r
  module1/top/cu/FE_PHN605_out_3 (net)                                     1 
  module1/top/cu/FE_PHC605_out_3/a                           0.000   0.004   0.000   0.000 &   0.092 r
  module1/top/cu/FE_PHC605_out_3/o                                   0.013           0.019 &   0.111 r
  module1/top/cu/out_3 (net)                                               2 
  module1/top/cu/FE_PHC8409_out_3/a                          0.000   0.013   0.000   0.000 &   0.111 r
  module1/top/cu/FE_PHC8409_out_3/o                                  0.004           0.021 &   0.132 r
  module1/top/cu/FE_PHN8409_out_3 (net)                                    1 
  module1/top/cu/g661__6417/b                                0.000   0.004   0.000   0.000 &   0.132 r
  module1/top/cu/g661__6417/out0                                     0.008           0.009 &   0.141 f
  module1/top/cu/n_3 (net)                                                 1 
  module1/top/cu/out_reg_0/d                                 0.000   0.008   0.000   0.000 &   0.141 f
  data arrival time                                                                                                  0.141

  clock ideal_clock (rise edge)                                                            0.000           0.000     0.000
  clock source latency                                                                                    -0.105    -0.105
  clk (in)                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                   1 
  CTS_cid_buf_00006/clk                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                 4 
  CTS_ccl_a_buf_00005/clk                                       0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                            0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                23 
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clk           0.000   0.028   0.000   0.008 &  -0.041 r
  module1/top/cu/RC_CG_HIER_INST5/RC_CGIC_INST/clkout                0.007           0.031 &  -0.010 r
  module1/top/cu/RC_CG_HIER_INST5/ck_out (net)                             4 
  module1/top/cu/out_reg_0/clk                               0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                            0.000    -0.009
  library hold time                                                                                       -0.000    -0.010
  data required time                                                                                                -0.010
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -0.010
  data arrival time                                                                                                 -0.141
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.151


  Startpoint: reset_done_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: reset_done_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock source latency                                                        -0.105    -0.105
  clk (in)                                                     0.007           0.003 &  -0.102 r
  clk (net)                                       1 
  CTS_cid_buf_00006/clk             0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                  0.007           0.018 &  -0.083 r
  CTS_2 (net)                                     4 
  CTS_ccl_a_buf_00005/clk           0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                0.021           0.029 &  -0.049 r
  CTS_1 (net)                                    23 
  CTS_ccl_a_buf_00001/clk           0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                0.036           0.037 &  -0.009 r
  CTS_4 (net)                                    80 
  reset_done_reg/clk                0.000   0.044   0.000   0.008 &  -0.001 r
  reset_done_reg/o                          0.021           0.073 &   0.072 f
  reset_done (net)                                1 
  FE_PHC2536_reset_done/a           0.000   0.021   0.000   0.000 &   0.072 f
  FE_PHC2536_reset_done/o                   0.005           0.029 &   0.101 f
  FE_PHN6904_reset_done (net)                     1 
  FE_PHC6904_reset_done/a           0.000   0.005   0.000   0.000 &   0.101 f
  FE_PHC6904_reset_done/o                   0.016           0.024 &   0.125 f
  FE_PHN2536_reset_done (net)                     1 
  FE_PHC1544_reset_done/a           0.000   0.016   0.000   0.000 &   0.126 f
  FE_PHC1544_reset_done/o                   0.013           0.027 &   0.153 f
  FE_PHN1544_reset_done (net)                     3 
  reset_done_reg/d                  0.000   0.013   0.000   0.000 &   0.153 f
  data arrival time                                                                      0.153

  clock ideal_clock (rise edge)                                0.000           0.000     0.000
  clock source latency                                                        -0.105    -0.105
  clk (in)                                                     0.007           0.003 &  -0.102 r
  clk (net)                                       1 
  CTS_cid_buf_00006/clk             0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                  0.007           0.018 &  -0.083 r
  CTS_2 (net)                                     4 
  CTS_ccl_a_buf_00005/clk           0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                0.023           0.030 &  -0.048 r
  CTS_1 (net)                                    23 
  CTS_ccl_a_buf_00001/clk           0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                0.036           0.038 &  -0.007 r
  CTS_4 (net)                                    80 
  reset_done_reg/clk                0.000   0.045   0.000   0.008 &   0.001 r
  clock reconvergence pessimism                                                0.000     0.001
  library hold time                                                            0.000     0.001
  data required time                                                                     0.001
  -----------------------------------------------------------------------------------------------
  data required time                                                                     0.001
  data arrival time                                                                     -0.153
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.151


  Startpoint: module1/top/op_buf_1/mem_reg_reg_0_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_1/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/clkout                0.015           0.037 &  -0.009 r
  module1/top/op_buf_1/RC_CG_HIER_INST48/ck_out (net)                            16 
  module1/top/op_buf_1/mem_reg_reg_0_3/clk                          0.000   0.015   0.000   0.001 &  -0.008 r
  module1/top/op_buf_1/mem_reg_reg_0_3/o                                    0.006           0.062 &   0.054 r
  module1/top/op_buf_1/mem_reg_0_3 (net)                                          1 
  module1/top/op_buf_1/g1204/sa                                     0.000   0.006   0.000   0.000 &   0.054 r
  module1/top/op_buf_1/g1204/o                                              0.015           0.029 &   0.083 r
  module1/top/op_buf_1/FE_PHN3134_n_5 (net)                                       1 
  module1/top/op_buf_1/FE_PHC3134_n_5/a                             0.000   0.015   0.000   0.000 &   0.083 r
  module1/top/op_buf_1/FE_PHC3134_n_5/o                                     0.004           0.017 &   0.100 r
  module1/top/op_buf_1/FE_PHN1752_n_5 (net)                                       1 
  module1/top/op_buf_1/FE_PHC7190_n_5/a                             0.000   0.004   0.000   0.000 &   0.100 r
  module1/top/op_buf_1/FE_PHC7190_n_5/o                                     0.009           0.016 &   0.116 r
  module1/top/op_buf_1/FE_PHN7190_n_5 (net)                                       1 
  module1/top/op_buf_1/FE_PHC1752_n_5/a                             0.000   0.009   0.000   0.000 &   0.116 r
  module1/top/op_buf_1/FE_PHC1752_n_5/o                                     0.019           0.026 &   0.141 r
  module1/top/op_buf_1/n_5 (net)                                                  1 
  module1/top/op_buf_1/data_out_reg_3/d                             0.000   0.019   0.000   0.000 &   0.141 r
  data arrival time                                                                                                         0.141

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk           0.000   0.026   0.000   0.011 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                0.016           0.038 &  -0.010 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                            19 
  module1/top/op_buf_1/data_out_reg_3/clk                           0.000   0.017   0.000   0.002 &  -0.008 r
  clock reconvergence pessimism                                                                                   0.000    -0.008
  library hold time                                                                                              -0.002    -0.010
  data required time                                                                                                       -0.010
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.010
  data arrival time                                                                                                        -0.141
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.152


  Startpoint: module1/top/op_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clk           0.000   0.025   0.000   0.004 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clkout                0.006           0.029 &  -0.015 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/ck_out (net)                             3 
  module1/top/op_buf_0/wrptr_reg_0/clk                              0.000   0.006   0.000   0.000 &  -0.015 r
  module1/top/op_buf_0/wrptr_reg_0/o                                        0.011           0.047 &   0.032 f
  module1/top/op_buf_0/FE_PHN3696_wrptr_0 (net)                                   1 
  module1/top/op_buf_0/FE_PHC3696_wrptr_0/a                         0.000   0.011   0.000   0.000 &   0.032 f
  module1/top/op_buf_0/FE_PHC3696_wrptr_0/o                                 0.006           0.023 &   0.055 f
  module1/top/op_buf_0/wrptr_0 (net)                                              1 
  module1/top/op_buf_0/FE_PHC2187_wrptr_0/a                         0.000   0.006   0.000   0.000 &   0.055 f
  module1/top/op_buf_0/FE_PHC2187_wrptr_0/o                                 0.005           0.021 &   0.076 f
  module1/top/op_buf_0/FE_PHN2187_wrptr_0 (net)                                   1 
  module1/top/op_buf_0/FE_PHC654_wrptr_0/a                          0.000   0.005   0.000   0.000 &   0.076 f
  module1/top/op_buf_0/FE_PHC654_wrptr_0/o                                  0.033           0.036 &   0.112 f
  module1/top/op_buf_0/FE_PHN654_wrptr_0 (net)                                    6 
  module1/top/op_buf_0/g798/a                                       0.000   0.033   0.000   0.000 &   0.112 f
  module1/top/op_buf_0/g798/o1                                              0.012           0.021 &   0.133 r
  module1/top/op_buf_0/n_21 (net)                                                 1 
  module1/top/op_buf_0/wrptr_reg_0/d                                0.000   0.012   0.000   0.000 &   0.133 r
  data arrival time                                                                                                         0.133

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clk           0.000   0.027   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/RC_CGIC_INST/clkout                0.006           0.030 &  -0.014 r
  module1/top/op_buf_0/RC_CG_HIER_INST44/ck_out (net)                             3 
  module1/top/op_buf_0/wrptr_reg_0/clk                              0.000   0.006   0.000   0.000 &  -0.014 r
  clock reconvergence pessimism                                                                                   0.000    -0.014
  library hold time                                                                                              -0.005    -0.019
  data required time                                                                                                       -0.019
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.019
  data arrival time                                                                                                        -0.133
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.152


  Startpoint: module1/top/m20/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m30/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.042 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.009 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m20/weight_reg_reg_0/clk                                       0.000   0.025   0.000   0.001 &  -0.008 r
  module1/top/m20/weight_reg_reg_0/o                                                 0.013           0.064 &   0.057 f
  module1/top/m20/FE_PHN1095_wt_out20_0 (net)                                              1 
  module1/top/m20/FE_PHC1095_wt_out20_0/a                                    0.000   0.013   0.000   0.000 &   0.057 f
  module1/top/m20/FE_PHC1095_wt_out20_0/o                                            0.008           0.024 &   0.081 f
  module1/top/m20/FE_PSRN_6 (net)                                                          2 
  module1/top/m20/FE_PHC2712_wt_out20_0/a                                    0.000   0.008   0.000   0.000 &   0.081 f
  module1/top/m20/FE_PHC2712_wt_out20_0/o                                            0.008           0.020 &   0.101 f
  module1/top/m20/FE_PSRN_11 (net)                                                         2 
  module1/top/m20/FE_PHC8428_FE_PSRN_11/a                                    0.000   0.008   0.000   0.000 &   0.101 f
  module1/top/m20/FE_PHC8428_FE_PSRN_11/o                                            0.006           0.016 &   0.118 f
  module1/top/m20/FE_PHN8428_FE_PSRN_11 (net)                                              6 
  module1/top/m20/FE_PHC7398_FE_PSRN_11/a                                    0.000   0.006   0.000   0.002 &   0.119 f
  module1/top/m20/FE_PHC7398_FE_PSRN_11/o                                            0.005           0.016 &   0.135 f
  module1/top/m20/FE_PHN7398_FE_PSRN_11 (net)                                              1 
  module1/top/m20/FE_PHC6980_wt_out20_0/a                                    0.000   0.005   0.000   0.000 &   0.135 f
  module1/top/m20/FE_PHC6980_wt_out20_0/o                                            0.006           0.022 &   0.157 f
  module1/top/m20/out_weight[0] (net)                                                      2 
  module1/top/m30/weight_reg_reg_0/d                                         0.000   0.006   0.000   0.000 &   0.157 f
  data arrival time                                                                                                                  0.157

  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.041 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.008 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m30/weight_reg_reg_0/clk                                       0.000   0.027   0.000   0.004 &  -0.004 r
  clock reconvergence pessimism                                                                                            0.000    -0.004
  library hold time                                                                                                        0.008     0.004
  data required time                                                                                                                 0.004
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.004
  data arrival time                                                                                                                 -0.157
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.152


  Startpoint: module1/top/op_buf_1/data_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_0/clk                                                                0.000   0.016   0.000   0.002 &  -0.009 r
  module1/top/op_buf_1/data_out_reg_0/o                                                                          0.013           0.053 &   0.044 f
  module1/top/op_buf_1/FE_PHN2364_buf_out_1_0 (net)                                                                    1 
  module1/top/op_buf_1/FE_PHC2364_buf_out_1_0/a                                                          0.000   0.013   0.000   0.000 &   0.044 f
  module1/top/op_buf_1/FE_PHC2364_buf_out_1_0/o                                                                  0.004           0.022 &   0.066 f
  module1/top/op_buf_1/data_out[0] (net)                                                                               1 
  module1/top/g2297/c                                                                                    0.000   0.004   0.000   0.000 &   0.066 f
  module1/top/g2297/o                                                                                            0.010           0.029 &   0.095 f
  module1/top/data_out[16] (net)                                                                                       1 
  FE_PHC272_outputs_int_0_16/a                                                                              0.000   0.010   0.000   0.000 &   0.095 f
  FE_PHC272_outputs_int_0_16/o                                                                                      0.005           0.023 &   0.118 f
  FE_PHN272_outputs_int_0_16 (net)                                                                                        1 
  FE_PHC24_outputs_int_0_16/a                                                                               0.000   0.005   0.000   0.000 &   0.118 f
  FE_PHC24_outputs_int_0_16/o                                                                                       0.009           0.018 &   0.136 f
  FE_PHN24_outputs_int_0_16 (net)                                                                                         1 
  FE_PHC2048_outputs_int_0_16/a                                                                             0.000   0.009   0.000   0.000 &   0.136 f
  FE_PHC2048_outputs_int_0_16/o                                                                                     0.011           0.021 &   0.157 f
  FE_PHN2048_outputs_int_0_16 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_16/d                              0.000   0.011   0.000   0.000 &   0.157 f
  data arrival time                                                                                                                                              0.157

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_16/clk                            0.000   0.027   0.000   0.002 &  -0.001 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.001
  library hold time                                                                                                                                    0.006     0.005
  data required time                                                                                                                                             0.005
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.005
  data arrival time                                                                                                                                             -0.157
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.152


  Startpoint: module1/top/op_buf_1/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_3/clk                                                                0.000   0.016   0.000   0.002 &  -0.009 r
  module1/top/op_buf_1/data_out_reg_3/o                                                                          0.013           0.054 &   0.045 f
  module1/top/op_buf_1/data_out[3] (net)                                                                               1 
  module1/top/g2285/c                                                                                    0.000   0.013   0.000   0.000 &   0.045 f
  module1/top/g2285/o                                                                                            0.007           0.030 &   0.074 f
  module1/top/data_out[19] (net)                                                                                       1 
  FE_PHC253_outputs_int_0_19/a                                                                              0.000   0.007   0.000   0.000 &   0.074 f
  FE_PHC253_outputs_int_0_19/o                                                                                      0.005           0.021 &   0.096 f
  FE_PHN253_outputs_int_0_19 (net)                                                                                        1 
  FE_PHC23_outputs_int_0_19/a                                                                               0.000   0.005   0.000   0.000 &   0.096 f
  FE_PHC23_outputs_int_0_19/o                                                                                       0.013           0.021 &   0.117 f
  FE_PHN3321_outputs_int_0_19 (net)                                                                                       1 
  FE_PHC3321_outputs_int_0_19/a                                                                             0.000   0.013   0.000   0.000 &   0.117 f
  FE_PHC3321_outputs_int_0_19/o                                                                                     0.004           0.021 &   0.138 f
  FE_PHN23_outputs_int_0_19 (net)                                                                                         1 
  FE_PHC2061_outputs_int_0_19/a                                                                             0.000   0.004   0.000   0.000 &   0.138 f
  FE_PHC2061_outputs_int_0_19/o                                                                                     0.013           0.021 &   0.159 f
  FE_PHN2061_outputs_int_0_19 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_19/d                              0.000   0.013   0.000   0.000 &   0.159 f
  data arrival time                                                                                                                                              0.159

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_19/clk                            0.000   0.028   0.000   0.004 &   0.001 r
  clock reconvergence pessimism                                                                                                                        0.000     0.001
  library hold time                                                                                                                                    0.005     0.006
  data required time                                                                                                                                             0.006
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.006
  data arrival time                                                                                                                                             -0.159
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.153


  Startpoint: module3/arbiter_done_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: reset_done_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                               0.000           0.000     0.000
  clock source latency                                                                       -0.105    -0.105
  clk (in)                                                                    0.007           0.003 &  -0.102 r
  clk (net)                                                      1 
  CTS_cid_buf_00006/clk                            0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                 0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                    4 
  CTS_ccl_a_buf_00005/clk                          0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                               0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                   23 
  CTS_ccl_a_buf_00001/clk                          0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                               0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                   80 
  module3/arbiter_done_reg/clk                0.000   0.044   0.000   0.008 &  -0.001 r
  module3/arbiter_done_reg/o                          0.012           0.063 &   0.062 f
  module3/FE_PHN748_arbiter_done_int (net)                  1 
  module3/FE_PHC748_arbiter_done_int/a        0.000   0.012   0.000   0.000 &   0.062 f
  module3/FE_PHC748_arbiter_done_int/o                0.065           0.062 &   0.124 f
  module3/arbiter_done (net)                                3 
  FE_PHC2136_arbiter_done_int/a                    0.000   0.065   0.000   0.002 &   0.126 f
  FE_PHC2136_arbiter_done_int/o                            0.005           0.030 &   0.157 f
  FE_PHN2136_arbiter_done_int (net)                              1 
  reset_done_reg/si                                0.000   0.005   0.000   0.000 &   0.157 f
  data arrival time                                                                                     0.157

  clock ideal_clock (rise edge)                                               0.000           0.000     0.000
  clock source latency                                                                       -0.105    -0.105
  clk (in)                                                                    0.007           0.003 &  -0.102 r
  clk (net)                                                      1 
  CTS_cid_buf_00006/clk                            0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                 0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                    4 
  CTS_ccl_a_buf_00005/clk                          0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                               0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                   23 
  CTS_ccl_a_buf_00001/clk                          0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                               0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                   80 
  reset_done_reg/clk                               0.000   0.045   0.000   0.008 &   0.001 r
  clock reconvergence pessimism                                                               0.000     0.001
  library hold time                                                                           0.003     0.003
  data required time                                                                                    0.003
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.003
  data arrival time                                                                                    -0.157
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.153


  Startpoint: module1/top/op_buf_1/data_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_16
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_0/clk                                                                0.000   0.016   0.000   0.002 &  -0.009 r
  module1/top/op_buf_1/data_out_reg_0/o                                                                          0.013           0.053 &   0.044 f
  module1/top/op_buf_1/FE_PHN2364_buf_out_1_0 (net)                                                                    1 
  module1/top/op_buf_1/FE_PHC2364_buf_out_1_0/a                                                          0.000   0.013   0.000   0.000 &   0.044 f
  module1/top/op_buf_1/FE_PHC2364_buf_out_1_0/o                                                                  0.004           0.022 &   0.066 f
  module1/top/op_buf_1/data_out[0] (net)                                                                               1 
  module1/top/g2297/c                                                                                    0.000   0.004   0.000   0.000 &   0.066 f
  module1/top/g2297/o                                                                                            0.010           0.029 &   0.095 f
  module1/top/data_out[16] (net)                                                                                       1 
  FE_PHC272_outputs_int_0_16/a                                                                              0.000   0.010   0.000   0.000 &   0.095 f
  FE_PHC272_outputs_int_0_16/o                                                                                      0.005           0.023 &   0.118 f
  FE_PHN272_outputs_int_0_16 (net)                                                                                        1 
  FE_PHC24_outputs_int_0_16/a                                                                               0.000   0.005   0.000   0.000 &   0.118 f
  FE_PHC24_outputs_int_0_16/o                                                                                       0.009           0.018 &   0.136 f
  FE_PHN24_outputs_int_0_16 (net)                                                                                         1 
  FE_PHC2048_outputs_int_0_16/a                                                                             0.000   0.009   0.000   0.000 &   0.136 f
  FE_PHC2048_outputs_int_0_16/o                                                                                     0.011           0.021 &   0.157 f
  FE_PHN2048_outputs_int_0_16 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_16/d                              0.000   0.011   0.000   0.000 &   0.157 f
  data arrival time                                                                                                                                              0.157

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_16/clk                            0.000   0.026   0.000   0.003 &  -0.002 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.002
  library hold time                                                                                                                                    0.005     0.004
  data required time                                                                                                                                             0.004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.004
  data arrival time                                                                                                                                             -0.157
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.154


  Startpoint: module3/write_data_b2h_addr_first_reg_18
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_b2h_addr_first_reg_18
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                           23 
  CTS_ccl_a_buf_00001/clk                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                           80 
  module3/write_data_b2h_addr_first_reg_18/clk        0.000   0.048   0.000   0.015 &   0.006 r
  module3/write_data_b2h_addr_first_reg_18/o                  0.011           0.063 &   0.069 f
  module3/write_data_b2h_addr_first[18] (net)                       1 
  FE_PHC117_write_data_b2h_addr_first_18/a                 0.000   0.011   0.000   0.000 &   0.069 f
  FE_PHC117_write_data_b2h_addr_first_18/o                         0.007           0.023 &   0.092 f
  FE_PHN117_write_data_b2h_addr_first_18 (net)                           1 
  FE_PHC3778_write_data_b2h_addr_first_18/a                0.000   0.007   0.000   0.000 &   0.092 f
  FE_PHC3778_write_data_b2h_addr_first_18/o                        0.012           0.022 &   0.114 f
  FE_PHN3778_write_data_b2h_addr_first_18 (net)                          1 
  FE_PHC2415_write_data_b2h_addr_first_18/a                0.000   0.012   0.000   0.000 &   0.114 f
  FE_PHC2415_write_data_b2h_addr_first_18/o                        0.018           0.029 &   0.143 f
  FE_PHN2415_write_data_b2h_addr_first_18 (net)                          1 
  FE_PHC924_write_data_b2h_addr_first_18/a                 0.000   0.018   0.000   0.000 &   0.143 f
  FE_PHC924_write_data_b2h_addr_first_18/o                         0.005           0.027 &   0.170 f
  FE_PHN924_write_data_b2h_addr_first_18 (net)                           1 
  regfile_b2h_addr_first_reg_18/d                          0.000   0.005   0.000   0.000 &   0.170 f
  data arrival time                                                                                             0.170

  clock ideal_clock (rise edge)                                                       0.000           0.000     0.000
  clock source latency                                                                               -0.105    -0.105
  clk (in)                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                              1 
  CTS_cid_buf_00006/clk                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                            4 
  CTS_ccl_a_buf_00005/clk                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                           23 
  RC_CG_HIER_INST1/RC_CGIC_INST/clk                        0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST1/RC_CGIC_INST/clkout                             0.023           0.043 &   0.007 r
  RC_CG_HIER_INST1/ck_out (net)                                         32 
  regfile_b2h_addr_first_reg_18/clk                        0.000   0.024   0.000   0.002 &   0.009 r
  clock reconvergence pessimism                                                                       0.000     0.009
  library hold time                                                                                   0.007     0.016
  data required time                                                                                            0.016
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.016
  data arrival time                                                                                            -0.170
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   0.154


  Startpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/wt_buf_0/mem_reg_reg_0_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_cid_buf_00006/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.026           0.043 &   0.006 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/clk                             0.000   0.028   0.000   0.007 &   0.014 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/o                                       0.011           0.057 &   0.071 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_0_7 (net)                                             1 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/g634/b                                        0.000   0.011   0.000   0.000 &   0.071 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/g634/o                                                0.007           0.026 &   0.096 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHN1191_inputs_0_7 (net)                                 1 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHC1191_inputs_0_7/a                       0.000   0.007   0.000   0.000 &   0.096 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHC1191_inputs_0_7/o                               0.051           0.049 &   0.145 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/read_data[7] (net)                                          2 
  module1/top/wt_buf_0/FE_PHC3582_inputs_0_7/a                                                         0.000   0.051   0.000   0.002 &   0.147 f
  module1/top/wt_buf_0/FE_PHC3582_inputs_0_7/o                                                                 0.004           0.027 &   0.174 f
  module1/top/wt_buf_0/FE_PHN3582_inputs_0_7 (net)                                                                   1 
  module1/top/wt_buf_0/mem_reg_reg_0_7/d                                                               0.000   0.004   0.000   0.000 &   0.174 f
  data arrival time                                                                                                                                            0.174

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00002/clk                                                                                 0.000   0.016   0.000   0.009 &  -0.074 r
  CTS_ccl_a_buf_00002/clkout                                                                                      0.029           0.030 &  -0.044 r
  CTS_3 (net)                                                                                                          23 
  module1/top/wt_buf_0/RC_CG_HIER_INST90/RC_CGIC_INST/clk                                              0.000   0.042   0.000   0.018 &  -0.027 r
  module1/top/wt_buf_0/RC_CG_HIER_INST90/RC_CGIC_INST/clkout                                                   0.011           0.038 &   0.012 r
  module1/top/wt_buf_0/RC_CG_HIER_INST90/ck_out (net)                                                                8 
  module1/top/wt_buf_0/mem_reg_reg_0_7/clk                                                             0.000   0.011   0.000   0.000 &   0.012 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.012
  library hold time                                                                                                                                  0.008     0.020
  data required time                                                                                                                                           0.020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.020
  data arrival time                                                                                                                                           -0.174
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.154


  Startpoint: module1/top/m23/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m33/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.024   0.000   0.010 &  -0.049 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.036 &  -0.013 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m23/weight_reg_reg_2/clk                                     0.000   0.033   0.000   0.013 &   0.001 r
  module1/top/m23/weight_reg_reg_2/o                                               0.009           0.051 &   0.052 f
  module1/top/m23/FE_PHN1065_wt_out23_2 (net)                                            1 
  module1/top/m23/FE_PHC1065_wt_out23_2/a                                  0.000   0.009   0.000   0.000 &   0.052 f
  module1/top/m23/FE_PHC1065_wt_out23_2/o                                          0.005           0.022 &   0.074 f
  module1/top/m23/FE_PHN7577_FE_PSRN_9 (net)                                             1 
  module1/top/m23/FE_PHC7577_FE_PSRN_9/a                                   0.000   0.005   0.000   0.000 &   0.074 f
  module1/top/m23/FE_PHC7577_FE_PSRN_9/o                                           0.007           0.020 &   0.094 f
  module1/top/m23/FE_PSRN_9 (net)                                                        2 
  module1/top/m23/FE_PHC2740_wt_out23_2/a                                  0.000   0.007   0.000   0.000 &   0.094 f
  module1/top/m23/FE_PHC2740_wt_out23_2/o                                          0.005           0.022 &   0.116 f
  module1/top/m23/FE_PHN7624_FE_PSRN_15 (net)                                            1 
  module1/top/m23/FE_PHC7624_FE_PSRN_15/a                                  0.000   0.005   0.000   0.000 &   0.116 f
  module1/top/m23/FE_PHC7624_FE_PSRN_15/o                                          0.006           0.017 &   0.133 f
  module1/top/m23/FE_PSRN_15 (net)                                                       4 
  module1/top/m23/FE_PHC7006_wt_out23_2/a                                  0.000   0.006   0.000   0.000 &   0.133 f
  module1/top/m23/FE_PHC7006_wt_out23_2/o                                          0.006           0.018 &   0.151 f
  module1/top/m23/out_weight[2] (net)                                                    3 
  module1/top/m33/weight_reg_reg_2/d                                       0.000   0.006   0.000   0.000 &   0.151 f
  data arrival time                                                                                                                0.151

  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.037 &  -0.012 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m33/weight_reg_reg_2/clk                                     0.000   0.025   0.000   0.001 &  -0.010 r
  clock reconvergence pessimism                                                                                          0.000    -0.010
  library hold time                                                                                                      0.007    -0.003
  data required time                                                                                                              -0.003
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              -0.003
  data arrival time                                                                                                               -0.151
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.154


  Startpoint: regfile_data_reg_1_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_4/clk                                                                                0.000   0.026   0.000   0.006 &   0.011 r
  regfile_data_reg_1_4/o                                                                                          0.013           0.059 &   0.070 f
  regfile_data_1_4 (net)                                                                                                1 
  FE_PHC266_regfile_data_1_4/a                                                                            0.000   0.013   0.000   0.000 &   0.070 f
  FE_PHC266_regfile_data_1_4/o                                                                                    0.007           0.022 &   0.092 f
  FE_PHN3725_regfile_data_1_4 (net)                                                                                     1 
  FE_PHC3725_regfile_data_1_4/a                                                                           0.000   0.007   0.000   0.000 &   0.092 f
  FE_PHC3725_regfile_data_1_4/o                                                                                   0.005           0.022 &   0.114 f
  FE_PHN2337_regfile_data_1_4 (net)                                                                                     1 
  FE_PHC2337_regfile_data_1_4/a                                                                           0.000   0.005   0.000   0.000 &   0.114 f
  FE_PHC2337_regfile_data_1_4/o                                                                                   0.007           0.016 &   0.130 f
  FE_PHN671_regfile_data_1_4 (net)                                                                                      1 
  FE_PHC671_regfile_data_1_4/a                                                                            0.000   0.007   0.000   0.000 &   0.130 f
  FE_PHC671_regfile_data_1_4/o                                                                                    0.006           0.022 &   0.152 f
  FE_PHN266_regfile_data_1_4 (net)                                                                                      1 
  FE_PHC104_regfile_data_1_4/a                                                                            0.000   0.006   0.000   0.000 &   0.152 f
  FE_PHC104_regfile_data_1_4/o                                                                                    0.014           0.022 &   0.174 f
  FE_PHN104_regfile_data_1_4 (net)                                                                                      2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_4/d                               0.000   0.014   0.000   0.000 &   0.174 f
  data arrival time                                                                                                                                            0.174

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_4/clk                             0.000   0.029   0.000   0.008 &   0.016 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.015
  library hold time                                                                                                                                  0.005     0.020
  data required time                                                                                                                                           0.020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.020
  data arrival time                                                                                                                                           -0.174
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.155


  Startpoint: module1/top/op_buf_0/data_out_reg_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_9/clk                                                                0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_9/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[9] (net)                                                                               1 
  module1/top/g2311/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2311/o                                                                                            0.016           0.038 &   0.086 f
  module1/top/FE_PHN3340_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC3340_outputs_int_0_9/a                                                               0.000   0.016   0.000   0.000 &   0.086 f
  module1/top/FE_PHC3340_outputs_int_0_9/o                                                                       0.005           0.027 &   0.113 f
  module1/top/FE_PHN4271_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC4271_outputs_int_0_9/a                                                               0.000   0.005   0.000   0.000 &   0.113 f
  module1/top/FE_PHC4271_outputs_int_0_9/o                                                                       0.014           0.022 &   0.135 f
  module1/top/FE_PHN2080_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC2080_outputs_int_0_9/a                                                               0.000   0.014   0.000   0.000 &   0.135 f
  module1/top/FE_PHC2080_outputs_int_0_9/o                                                                       0.011           0.024 &   0.160 f
  module1/top/data_out[9] (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_9/d                               0.000   0.011   0.000   0.000 &   0.160 f
  data arrival time                                                                                                                                              0.160

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_9/clk                             0.000   0.028   0.000   0.003 &  -0.000 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.000
  library hold time                                                                                                                                    0.005     0.005
  data required time                                                                                                                                             0.005
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.005
  data arrival time                                                                                                                                             -0.160
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.155


  Startpoint: module1/top/op_buf_1/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_3/clk                                                                0.000   0.016   0.000   0.002 &  -0.009 r
  module1/top/op_buf_1/data_out_reg_3/o                                                                          0.013           0.054 &   0.045 f
  module1/top/op_buf_1/data_out[3] (net)                                                                               1 
  module1/top/g2285/c                                                                                    0.000   0.013   0.000   0.000 &   0.045 f
  module1/top/g2285/o                                                                                            0.007           0.030 &   0.074 f
  module1/top/data_out[19] (net)                                                                                       1 
  FE_PHC253_outputs_int_0_19/a                                                                              0.000   0.007   0.000   0.000 &   0.074 f
  FE_PHC253_outputs_int_0_19/o                                                                                      0.005           0.021 &   0.096 f
  FE_PHN253_outputs_int_0_19 (net)                                                                                        1 
  FE_PHC23_outputs_int_0_19/a                                                                               0.000   0.005   0.000   0.000 &   0.096 f
  FE_PHC23_outputs_int_0_19/o                                                                                       0.013           0.021 &   0.117 f
  FE_PHN3321_outputs_int_0_19 (net)                                                                                       1 
  FE_PHC3321_outputs_int_0_19/a                                                                             0.000   0.013   0.000   0.000 &   0.117 f
  FE_PHC3321_outputs_int_0_19/o                                                                                     0.004           0.021 &   0.138 f
  FE_PHN23_outputs_int_0_19 (net)                                                                                         1 
  FE_PHC2061_outputs_int_0_19/a                                                                             0.000   0.004   0.000   0.000 &   0.138 f
  FE_PHC2061_outputs_int_0_19/o                                                                                     0.013           0.021 &   0.159 f
  FE_PHN2061_outputs_int_0_19 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_19/d                              0.000   0.013   0.000   0.000 &   0.159 f
  data arrival time                                                                                                                                              0.159

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_19/clk                            0.000   0.027   0.000   0.004 &  -0.001 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.001
  library hold time                                                                                                                                    0.004     0.004
  data required time                                                                                                                                             0.004
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.004
  data arrival time                                                                                                                                             -0.159
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.155


  Startpoint: module1/top/m20/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m30/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.042 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.009 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m20/weight_reg_reg_6/clk                                       0.000   0.033   0.000   0.010 &   0.001 r
  module1/top/m20/weight_reg_reg_6/o                                                 0.010           0.057 &   0.058 f
  module1/top/m20/FE_PHN2548_FE_PSRN_2 (net)                                               1 
  module1/top/m20/FE_PHC2548_FE_PSRN_2/a                                     0.000   0.010   0.000   0.000 &   0.058 f
  module1/top/m20/FE_PHC2548_FE_PSRN_2/o                                             0.004           0.018 &   0.076 f
  module1/top/m20/FE_PSRN_2 (net)                                                          1 
  module1/top/m20/FE_PHC812_wt_out20_6/a                                     0.000   0.004   0.000   0.000 &   0.076 f
  module1/top/m20/FE_PHC812_wt_out20_6/o                                             0.014           0.022 &   0.098 f
  module1/top/m20/FE_PSRN_15 (net)                                                         3 
  module1/top/m20/FE_PHC7015_wt_out20_6/a                                    0.000   0.014   0.000   0.000 &   0.098 f
  module1/top/m20/FE_PHC7015_wt_out20_6/o                                            0.042           0.047 &   0.145 f
  module1/top/m20/out_weight[6] (net)                                                      7 
  module1/top/m30/weight_reg_reg_6/d                                         0.000   0.042   0.000   0.001 &   0.146 f
  data arrival time                                                                                                                  0.146

  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.041 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.008 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m30/weight_reg_reg_6/clk                                       0.000   0.026   0.000   0.004 &  -0.005 r
  clock reconvergence pessimism                                                                                            0.000    -0.005
  library hold time                                                                                                       -0.005    -0.009
  data required time                                                                                                                -0.009
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                -0.009
  data arrival time                                                                                                                 -0.146
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.155


  Startpoint: module1/top/op_buf_1/data_out_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_22
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  module1/top/CTS_ccl_a_buf_00003/clk                                                                    0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                                                         0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                                                             23 
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/RC_CGIC_INST/clkout                                                     0.016           0.038 &  -0.011 r
  module1/top/op_buf_1/RC_CG_HIER_INST45/ck_out (net)                                                                 19 
  module1/top/op_buf_1/data_out_reg_6/clk                                                                0.000   0.016   0.000   0.001 &  -0.010 r
  module1/top/op_buf_1/data_out_reg_6/o                                                                          0.009           0.049 &   0.039 f
  module1/top/op_buf_1/FE_PHN6833_buf_out_1_6 (net)                                                                    1 
  module1/top/op_buf_1/FE_PHC6833_buf_out_1_6/a                                                          0.000   0.009   0.000   0.000 &   0.039 f
  module1/top/op_buf_1/FE_PHC6833_buf_out_1_6/o                                                                  0.011           0.022 &   0.060 f
  module1/top/op_buf_1/data_out[6] (net)                                                                               1 
  module1/top/g2305/c                                                                                    0.000   0.011   0.000   0.000 &   0.061 f
  module1/top/g2305/o                                                                                            0.010           0.032 &   0.093 f
  module1/top/data_out[22] (net)                                                                                       1 
  FE_PHC249_outputs_int_0_22/a                                                                              0.000   0.010   0.000   0.000 &   0.093 f
  FE_PHC249_outputs_int_0_22/o                                                                                      0.005           0.021 &   0.113 f
  FE_PHN249_outputs_int_0_22 (net)                                                                                        1 
  FE_PHC22_outputs_int_0_22/a                                                                               0.000   0.005   0.000   0.000 &   0.113 f
  FE_PHC22_outputs_int_0_22/o                                                                                       0.009           0.018 &   0.131 f
  FE_PHN2057_outputs_int_0_22 (net)                                                                                       1 
  FE_PHC2057_outputs_int_0_22/a                                                                             0.000   0.009   0.000   0.000 &   0.131 f
  FE_PHC2057_outputs_int_0_22/o                                                                                     0.018           0.027 &   0.158 f
  FE_PHN22_outputs_int_0_22 (net)                                                                                         2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_22/d                              0.000   0.018   0.000   0.000 &   0.158 f
  data arrival time                                                                                                                                              0.158

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/RC_CGIC_INST/clkout                0.027           0.044 &  -0.003 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST114/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_1_22/clk                            0.000   0.028   0.000   0.004 &   0.001 r
  clock reconvergence pessimism                                                                                                                        0.000     0.001
  library hold time                                                                                                                                    0.002     0.003
  data required time                                                                                                                                             0.003
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.003
  data arrival time                                                                                                                                             -0.158
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.155


  Startpoint: output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                       0.000           0.000     0.000
  clock source latency                                                                                                                               -0.105    -0.105
  clk (in)                                                                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                                                                              1 
  CTS_cid_buf_00006/clk                                                                                    0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                            4 
  CTS_ccl_a_buf_00005/clk                                                                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                       0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                           23 
  CTS_ccl_a_buf_00001/clk                                                                                  0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                                                                       0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                                                                           80 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0/clk                              0.000   0.038   0.000   0.002 &  -0.007 r
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0/o                                        0.011           0.060 &   0.053 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHN2379_genblk1_write_addr_0 (net)                  1 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC2379_genblk1_write_addr_0/a        0.000   0.011   0.000   0.000 &   0.053 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC2379_genblk1_write_addr_0/o                0.006           0.025 &   0.078 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHN3920_genblk1_write_addr_0 (net)                  1 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC3920_genblk1_write_addr_0/a        0.000   0.006   0.000   0.000 &   0.078 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC3920_genblk1_write_addr_0/o                0.006           0.020 &   0.098 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHN706_genblk1_write_addr_0 (net)                   1 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC706_genblk1_write_addr_0/a         0.000   0.006   0.000   0.000 &   0.098 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC706_genblk1_write_addr_0/o                 0.006           0.015 &   0.113 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHN8429_genblk1_write_addr_0 (net)                  1 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC8429_genblk1_write_addr_0/a        0.000   0.006   0.000   0.000 &   0.113 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/FE_PHC8429_genblk1_write_addr_0/o                0.015           0.024 &   0.137 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q[0] (net)                                             4 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/g222/clk2                                            0.000   0.015   0.000   0.000 &   0.137 f
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/g222/clkout                                                  0.012           0.021 &   0.158 r
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_next_0 (net)                                               1 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0/d                                0.000   0.012   0.000   0.000 &   0.158 r
  data arrival time                                                                                                                                             0.158

  clock ideal_clock (rise edge)                                                                                                       0.000           0.000     0.000
  clock source latency                                                                                                                               -0.105    -0.105
  clk (in)                                                                                                                            0.007           0.003 &  -0.102 r
  clk (net)                                                                                                              1 
  CTS_cid_buf_00006/clk                                                                                    0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                         0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                            4 
  CTS_ccl_a_buf_00005/clk                                                                                  0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                       0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                           23 
  CTS_ccl_a_buf_00001/clk                                                                                  0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                                       0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                                           80 
  output_queue_gen[0].inner_output_queue/genblk1.ctrl/enq_ptr_reg/q_reg_0/clk                              0.000   0.038   0.000   0.002 &  -0.006 r
  clock reconvergence pessimism                                                                                                                       0.000    -0.006
  library hold time                                                                                                                                   0.008     0.003
  data required time                                                                                                                                            0.003
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                            0.003
  data arrival time                                                                                                                                            -0.158
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                   0.155


  Startpoint: module1/top/op_buf_0/data_out_reg_15
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_15
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_15/clk                                                               0.000   0.016   0.000   0.001 &  -0.006 r
  module1/top/op_buf_0/data_out_reg_15/o                                                                         0.009           0.049 &   0.043 f
  module1/top/op_buf_0/FE_PHN6844_buf_out_0_15 (net)                                                                   1 
  module1/top/op_buf_0/FE_PHC6844_buf_out_0_15/a                                                         0.000   0.009   0.000   0.000 &   0.043 f
  module1/top/op_buf_0/FE_PHC6844_buf_out_0_15/o                                                                 0.013           0.023 &   0.066 f
  module1/top/op_buf_0/data_out[15] (net)                                                                              1 
  module1/top/g2300/c                                                                                    0.000   0.013   0.000   0.000 &   0.067 f
  module1/top/g2300/o                                                                                            0.010           0.033 &   0.100 f
  module1/top/data_out[15] (net)                                                                                       1 
  FE_PHC2069_outputs_int_0_15/a                                                                             0.000   0.010   0.000   0.000 &   0.100 f
  FE_PHC2069_outputs_int_0_15/o                                                                                     0.047           0.048 &   0.148 f
  FE_PHN2069_outputs_int_0_15 (net)                                                                                       2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_15/d                              0.000   0.047   0.000   0.000 &   0.148 f
  data arrival time                                                                                                                                              0.148

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_15/clk                            0.000   0.026   0.000   0.004 &  -0.001 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.001
  library hold time                                                                                                                                   -0.006    -0.007
  data required time                                                                                                                                            -0.007
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                            -0.007
  data arrival time                                                                                                                                             -0.148
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.155


  Startpoint: module1/top/op_buf_0/mem_reg_reg_0_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/op_buf_0/data_out_reg_10
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  module1/top/CTS_ccl_a_buf_00003/clk                               0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                    0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                        23 
  module1/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/clk           0.000   0.026   0.000   0.013 &  -0.046 r
  module1/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/clkout                0.016           0.037 &  -0.008 r
  module1/top/op_buf_0/RC_CG_HIER_INST42/ck_out (net)                            16 
  module1/top/op_buf_0/mem_reg_reg_0_10/clk                         0.000   0.016   0.000   0.002 &  -0.006 r
  module1/top/op_buf_0/mem_reg_reg_0_10/o                                   0.009           0.065 &   0.059 r
  module1/top/op_buf_0/mem_reg_0_10 (net)                                         1 
  module1/top/op_buf_0/g1196/sa                                     0.000   0.009   0.000   0.000 &   0.059 r
  module1/top/op_buf_0/g1196/o                                              0.023           0.036 &   0.095 r
  module1/top/op_buf_0/n_14 (net)                                                 1 
  module1/top/op_buf_0/FE_PHC1532_n_14/a                            0.000   0.023   0.000   0.000 &   0.096 r
  module1/top/op_buf_0/FE_PHC1532_n_14/o                                    0.006           0.021 &   0.117 r
  module1/top/op_buf_0/FE_PHN7080_n_14 (net)                                      1 
  module1/top/op_buf_0/FE_PHC7080_n_14/a                            0.000   0.006   0.000   0.000 &   0.117 r
  module1/top/op_buf_0/FE_PHC7080_n_14/o                                    0.008           0.016 &   0.133 r
  module1/top/op_buf_0/FE_PHN1532_n_14 (net)                                      1 
  module1/top/op_buf_0/FE_PHC3087_n_14/a                            0.000   0.008   0.000   0.000 &   0.133 r
  module1/top/op_buf_0/FE_PHC3087_n_14/o                                    0.012           0.020 &   0.152 r
  module1/top/op_buf_0/FE_PHN3087_n_14 (net)                                      1 
  module1/top/op_buf_0/data_out_reg_10/d                            0.000   0.012   0.000   0.000 &   0.152 r
  data arrival time                                                                                                         0.152

  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock source latency                                                                                           -0.105    -0.105
  clk (in)                                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk                                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                        4 
  CTS_ccl_a_buf_00005/clk                                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                       23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk           0.000   0.027   0.000   0.005 &  -0.043 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                0.016           0.038 &  -0.006 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                            19 
  module1/top/op_buf_0/data_out_reg_10/clk                          0.000   0.017   0.000   0.002 &  -0.004 r
  clock reconvergence pessimism                                                                                   0.000    -0.004
  library hold time                                                                                               0.001    -0.003
  data required time                                                                                                       -0.003
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.003
  data arrival time                                                                                                        -0.152
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.155


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_1_24
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_24
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout                0.027           0.044 &   0.007 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_1_24/clk                            0.000   0.028   0.000   0.002 &   0.009 r
  module4/genblk1.dpath/qstore/rfile_reg_1_24/o                                      0.010           0.055 &   0.064 f
  module4/genblk1.dpath/qstore/rfile_1_24 (net)                                            1 
  module4/genblk1.dpath/qstore/g803/d                                        0.000   0.010   0.000   0.000 &   0.064 f
  module4/genblk1.dpath/qstore/g803/o                                                0.006           0.027 &   0.091 f
  module4/genblk1.dpath/qstore/read_data[24] (net)                                         1 
  module2/g96__7482/b                                                     0.000   0.006   0.000   0.000 &   0.091 f
  module2/g96__7482/o                                                             0.005           0.016 &   0.107 f
  module2/FE_PHN7159_n_4 (net)                                                          1 
  module2/FE_PHC7159_n_4/a                                                0.000   0.005   0.000   0.000 &   0.107 f
  module2/FE_PHC7159_n_4/o                                                        0.010           0.020 &   0.127 f
  module2/FE_PHN1929_n_4 (net)                                                          1 
  module2/FE_PHC1929_n_4/a                                                0.000   0.010   0.000   0.000 &   0.128 f
  module2/FE_PHC1929_n_4/o                                                        0.014           0.025 &   0.152 f
  module2/n_4 (net)                                                                     1 
  module2/FE_PHC3425_n_4/a                                                0.000   0.014   0.000   0.000 &   0.152 f
  module2/FE_PHC3425_n_4/o                                                        0.014           0.026 &   0.179 f
  module2/FE_PHN3425_n_4 (net)                                                          1 
  module2/write_data_d_reg_24/d                                           0.000   0.014   0.000   0.000 &   0.179 f
  data arrival time                                                                                                                           0.179

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_24/clk                                         0.000   0.050   0.000   0.020 &   0.013 r
  clock reconvergence pessimism                                                                                                     0.000     0.013
  library hold time                                                                                                                 0.011     0.023
  data required time                                                                                                                          0.023
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.023
  data arrival time                                                                                                                          -0.179
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.156


  Startpoint: module1/top/row_buf_3/mem_reg_reg_0_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/row_buf_3/data_out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/clk           0.000   0.028   0.000   0.011 &  -0.038 r
  module1/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/clkout                0.009           0.033 &  -0.005 r
  module1/top/row_buf_3/RC_CG_HIER_INST84/ck_out (net)                             8 
  module1/top/row_buf_3/mem_reg_reg_0_1/clk                          0.000   0.009   0.000   0.000 &  -0.005 r
  module1/top/row_buf_3/mem_reg_reg_0_1/o                                    0.010           0.063 &   0.058 r
  module1/top/row_buf_3/mem_reg_0_1 (net)                                          1 
  module1/top/row_buf_3/g767/sa                                      0.000   0.010   0.000   0.000 &   0.058 r
  module1/top/row_buf_3/g767/o                                               0.013           0.029 &   0.087 r
  module1/top/row_buf_3/FE_PHN2893_n_4 (net)                                       1 
  module1/top/row_buf_3/FE_PHC2893_n_4/a                             0.000   0.013   0.000   0.000 &   0.087 r
  module1/top/row_buf_3/FE_PHC2893_n_4/o                                     0.009           0.020 &   0.108 r
  module1/top/row_buf_3/FE_PHN7087_n_4 (net)                                       1 
  module1/top/row_buf_3/FE_PHC7087_n_4/a                             0.000   0.009   0.000   0.000 &   0.108 r
  module1/top/row_buf_3/FE_PHC7087_n_4/o                                     0.014           0.022 &   0.130 r
  module1/top/row_buf_3/FE_PHN1760_n_4 (net)                                       1 
  module1/top/row_buf_3/FE_PHC1760_n_4/a                             0.000   0.014   0.000   0.000 &   0.130 r
  module1/top/row_buf_3/FE_PHC1760_n_4/o                                     0.009           0.021 &   0.151 r
  module1/top/row_buf_3/n_4 (net)                                                  1 
  module1/top/row_buf_3/data_out_reg_1/d                             0.000   0.009   0.000   0.000 &   0.151 r
  data arrival time                                                                                                          0.151

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.029   0.000   0.009 &  -0.040 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.004 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/data_out_reg_1/clk                           0.000   0.011   0.000   0.001 &  -0.004 r
  clock reconvergence pessimism                                                                                    0.000    -0.004
  library hold time                                                                                               -0.001    -0.005
  data required time                                                                                                        -0.005
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.005
  data arrival time                                                                                                         -0.151
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.156


  Startpoint: module1/top/m23/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m33/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.017           0.024 &  -0.059 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.024   0.000   0.010 &  -0.049 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.036 &  -0.013 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m23/weight_reg_reg_6/clk                                     0.000   0.033   0.000   0.013 &   0.001 r
  module1/top/m23/weight_reg_reg_6/o                                               0.021           0.064 &   0.065 f
  module1/top/m23/FE_PHN5137_wt_out23_6 (net)                                            1 
  module1/top/m23/FE_PHC5137_wt_out23_6/a                                  0.000   0.021   0.000   0.000 &   0.065 f
  module1/top/m23/FE_PHC5137_wt_out23_6/o                                          0.005           0.026 &   0.091 f
  module1/top/m23/FE_PHN5539_wt_out23_6 (net)                                            1 
  module1/top/m23/FE_PHC5539_wt_out23_6/a                                  0.000   0.005   0.000   0.000 &   0.092 f
  module1/top/m23/FE_PHC5539_wt_out23_6/o                                          0.008           0.021 &   0.113 f
  module1/top/m23/FE_PHN2535_wt_out23_6 (net)                                            1 
  module1/top/m23/FE_PHC2535_wt_out23_6/a                                  0.000   0.008   0.000   0.000 &   0.113 f
  module1/top/m23/FE_PHC2535_wt_out23_6/o                                          0.007           0.019 &   0.133 f
  module1/top/m23/FE_PHN629_wt_out23_6 (net)                                             2 
  module1/top/m23/FE_PHC8443_wt_out23_6/a                                  0.000   0.007   0.000   0.000 &   0.133 f
  module1/top/m23/FE_PHC8443_wt_out23_6/o                                          0.008           0.020 &   0.153 f
  module1/top/m23/out_weight[6] (net)                                                    3 
  module1/top/m33/weight_reg_reg_6/d                                       0.000   0.008   0.000   0.000 &   0.153 f
  data arrival time                                                                                                                0.153

  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock source latency                                                                                                  -0.105    -0.105
  clk (in)                                                                                               0.007           0.003 &  -0.102 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk                                                       0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                            0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                               4 
  module1/top/CTS_ccl_a_buf_00003/clk                                      0.000   0.008   0.000   0.001 &  -0.082 r
  module1/top/CTS_ccl_a_buf_00003/clkout                                           0.018           0.024 &  -0.058 r
  module1/top/CTS_8 (net)                                                               23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk          0.000   0.025   0.000   0.010 &  -0.048 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout               0.023           0.037 &  -0.012 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  module1/top/m33/weight_reg_reg_6/clk                                     0.000   0.026   0.000   0.002 &  -0.009 r
  clock reconvergence pessimism                                                                                          0.000    -0.009
  library hold time                                                                                                      0.007    -0.003
  data required time                                                                                                              -0.003
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              -0.003
  data arrival time                                                                                                               -0.153
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.156


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_0_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_11
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout                0.027           0.043 &   0.006 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_0_11/clk                            0.000   0.030   0.000   0.007 &   0.014 r
  module4/genblk1.dpath/qstore/rfile_reg_0_11/o                                      0.010           0.056 &   0.069 f
  module4/genblk1.dpath/qstore/rfile_0_11 (net)                                            1 
  module4/genblk1.dpath/qstore/g815/b                                        0.000   0.010   0.000   0.000 &   0.069 f
  module4/genblk1.dpath/qstore/g815/o                                                0.007           0.025 &   0.094 f
  module4/genblk1.dpath/qstore/read_data[11] (net)                                         1 
  module2/g83__8428/b                                                     0.000   0.007   0.000   0.000 &   0.094 f
  module2/g83__8428/o                                                             0.017           0.026 &   0.120 f
  module2/FE_PHN3451_n_17 (net)                                                         1 
  module2/FE_PHC4825_n_17/a                                               0.000   0.017   0.000   0.000 &   0.121 f
  module2/FE_PHC4825_n_17/o                                                       0.005           0.024 &   0.144 f
  module2/FE_PHN4825_n_17 (net)                                                         1 
  module2/FE_PHC3451_n_17/a                                               0.000   0.005   0.000   0.000 &   0.144 f
  module2/FE_PHC3451_n_17/o                                                       0.010           0.020 &   0.164 f
  module2/FE_PHN2002_n_17 (net)                                                         1 
  module2/FE_PHC2002_n_17/a                                               0.000   0.010   0.000   0.000 &   0.164 f
  module2/FE_PHC2002_n_17/o                                                       0.005           0.023 &   0.187 f
  module2/n_17 (net)                                                                    1 
  module2/write_data_d_reg_11/d                                           0.000   0.005   0.000   0.000 &   0.187 f
  data arrival time                                                                                                                           0.187

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_11/clk                                         0.000   0.051   0.000   0.023 &   0.016 r
  clock reconvergence pessimism                                                                                                     0.000     0.016
  library hold time                                                                                                                 0.015     0.030
  data required time                                                                                                                          0.030
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.030
  data arrival time                                                                                                                          -0.187
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.157


  Startpoint: regfile_data_reg_1_17
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_17
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_cid_buf_00006/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_17/clk                                                                               0.000   0.026   0.000   0.005 &   0.010 r
  regfile_data_reg_1_17/o                                                                                         0.012           0.057 &   0.068 f
  FE_PHN711_regfile_data_1_17 (net)                                                                                     1 
  FE_PHC711_regfile_data_1_17/a                                                                           0.000   0.012   0.000   0.000 &   0.068 f
  FE_PHC711_regfile_data_1_17/o                                                                                   0.006           0.026 &   0.094 f
  regfile_data_1_17 (net)                                                                                               1 
  FE_PHC2308_regfile_data_1_17/a                                                                          0.000   0.006   0.000   0.000 &   0.094 f
  FE_PHC2308_regfile_data_1_17/o                                                                                  0.009           0.019 &   0.113 f
  FE_PHN2308_regfile_data_1_17 (net)                                                                                    1 
  FE_PHC269_regfile_data_1_17/a                                                                           0.000   0.009   0.000   0.000 &   0.113 f
  FE_PHC269_regfile_data_1_17/o                                                                                   0.005           0.023 &   0.137 f
  FE_PHN269_regfile_data_1_17 (net)                                                                                     1 
  FE_PHC68_regfile_data_1_17/a                                                                            0.000   0.005   0.000   0.000 &   0.137 f
  FE_PHC68_regfile_data_1_17/o                                                                                    0.010           0.019 &   0.155 f
  FE_PHN68_regfile_data_1_17 (net)                                                                                      2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHC428_regfile_data_1_17/a                 0.000   0.010   0.000   0.000 &   0.155 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHC428_regfile_data_1_17/o                         0.006           0.024 &   0.179 f
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/FE_PHN428_regfile_data_1_17 (net)                           1 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_17/d                              0.000   0.006   0.000   0.000 &   0.179 f
  data arrival time                                                                                                                                            0.179

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00002/clk                                                                                 0.000   0.016   0.000   0.009 &  -0.074 r
  CTS_ccl_a_buf_00002/clkout                                                                                      0.029           0.030 &  -0.044 r
  CTS_3 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/RC_CGIC_INST/clk           0.000   0.038   0.000   0.008 &  -0.036 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/RC_CGIC_INST/clkout                0.028           0.049 &   0.013 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST112/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_1_17/clk                            0.000   0.028   0.000   0.001 &   0.014 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.014
  library hold time                                                                                                                                  0.008     0.022
  data required time                                                                                                                                           0.022
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.022
  data arrival time                                                                                                                                           -0.179
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.157


  Startpoint: regfile_data_reg_1_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_19
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_19/clk                                                                               0.000   0.026   0.000   0.003 &   0.009 r
  regfile_data_reg_1_19/o                                                                                         0.012           0.057 &   0.066 f
  FE_PHN721_regfile_data_1_19 (net)                                                                                     1 
  FE_PHC721_regfile_data_1_19/a                                                                           0.000   0.012   0.000   0.000 &   0.066 f
  FE_PHC721_regfile_data_1_19/o                                                                                   0.009           0.022 &   0.087 f
  regfile_data_1_19 (net)                                                                                               1 
  FE_PHC2257_regfile_data_1_19/a                                                                          0.000   0.009   0.000   0.000 &   0.087 f
  FE_PHC2257_regfile_data_1_19/o                                                                                  0.011           0.022 &   0.109 f
  FE_PHN2257_regfile_data_1_19 (net)                                                                                    1 
  FE_PHC6802_regfile_data_1_19/a                                                                          0.000   0.011   0.000   0.000 &   0.109 f
  FE_PHC6802_regfile_data_1_19/o                                                                                  0.005           0.024 &   0.133 f
  FE_PHN6802_regfile_data_1_19 (net)                                                                                    1 
  FE_PHC3794_regfile_data_1_19/a                                                                          0.000   0.005   0.000   0.000 &   0.133 f
  FE_PHC3794_regfile_data_1_19/o                                                                                  0.005           0.018 &   0.151 f
  FE_PHN3794_regfile_data_1_19 (net)                                                                                    1 
  FE_PHC110_regfile_data_1_19/a                                                                           0.000   0.005   0.000   0.000 &   0.151 f
  FE_PHC110_regfile_data_1_19/o                                                                                   0.014           0.021 &   0.173 f
  FE_PHN110_regfile_data_1_19 (net)                                                                                     2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_19/d                              0.000   0.014   0.000   0.000 &   0.173 f
  data arrival time                                                                                                                                            0.173

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_19/clk                            0.000   0.028   0.000   0.004 &   0.012 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.011
  library hold time                                                                                                                                  0.005     0.016
  data required time                                                                                                                                           0.016
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.016
  data arrival time                                                                                                                                           -0.173
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.157


  Startpoint: regfile_data_reg_1_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: CTS_ccl_a_buf_00005/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                               Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                          23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                                                                       0.000   0.028   0.000   0.012 &  -0.037 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                                                                            0.025           0.042 &   0.005 r
  RC_CG_HIER_INST0/ck_out (net)                                                                                        33 
  regfile_data_reg_1_1/clk                                                                                0.000   0.026   0.000   0.006 &   0.011 r
  regfile_data_reg_1_1/o                                                                                          0.010           0.055 &   0.066 f
  regfile_data_1_1 (net)                                                                                                1 
  FE_PHC262_regfile_data_1_1/a                                                                            0.000   0.010   0.000   0.000 &   0.066 f
  FE_PHC262_regfile_data_1_1/o                                                                                    0.006           0.024 &   0.091 f
  FE_PHN2262_regfile_data_1_1 (net)                                                                                     1 
  FE_PHC2262_regfile_data_1_1/a                                                                           0.000   0.006   0.000   0.000 &   0.091 f
  FE_PHC2262_regfile_data_1_1/o                                                                                   0.010           0.019 &   0.110 f
  FE_PHN672_regfile_data_1_1 (net)                                                                                      1 
  FE_PHC3757_regfile_data_1_1/a                                                                           0.000   0.010   0.000   0.000 &   0.110 f
  FE_PHC3757_regfile_data_1_1/o                                                                                   0.006           0.024 &   0.135 f
  FE_PHN3757_regfile_data_1_1 (net)                                                                                     1 
  FE_PHC672_regfile_data_1_1/a                                                                            0.000   0.006   0.000   0.000 &   0.135 f
  FE_PHC672_regfile_data_1_1/o                                                                                    0.005           0.021 &   0.156 f
  FE_PHN262_regfile_data_1_1 (net)                                                                                      1 
  FE_PHC81_regfile_data_1_1/a                                                                             0.000   0.005   0.000   0.000 &   0.156 f
  FE_PHC81_regfile_data_1_1/o                                                                                     0.013           0.021 &   0.177 f
  FE_PHN81_regfile_data_1_1 (net)                                                                                       2 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_1/d                               0.000   0.013   0.000   0.000 &   0.177 f
  data arrival time                                                                                                                                            0.177

  clock ideal_clock (rise edge)                                                                                                      0.000           0.000     0.000
  clock source latency                                                                                                                              -0.105    -0.105
  clk (in)                                                                                                                           0.007           0.003 &  -0.102 r
  clk (net)                                                                                                             1 
  CTS_cid_buf_00006/clk                                                                                   0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                        0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                           4 
  CTS_ccl_a_buf_00005/clk                                                                                 0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                      0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                          23 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clk           0.000   0.029   0.000   0.013 &  -0.035 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/RC_CGIC_INST/clkout                0.027           0.043 &   0.008 r
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST111/ck_out (net)                            32 
  input_queue_gen[0].inner_input_queue/genblk1.dpath/qstore/rfile_reg_0_1/clk                             0.000   0.029   0.000   0.008 &   0.016 r
  clock reconvergence pessimism                                                                                                                     -0.000     0.015
  library hold time                                                                                                                                  0.005     0.020
  data required time                                                                                                                                           0.020
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                           0.020
  data arrival time                                                                                                                                           -0.177
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                  0.157


  Startpoint: module1/top/op_buf_0/data_out_reg_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_9
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                                            23 
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clk                                                0.000   0.025   0.000   0.005 &  -0.044 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/RC_CGIC_INST/clkout                                                     0.016           0.037 &  -0.007 r
  module1/top/op_buf_0/RC_CG_HIER_INST39/ck_out (net)                                                                 19 
  module1/top/op_buf_0/data_out_reg_9/clk                                                                0.000   0.016   0.000   0.002 &  -0.005 r
  module1/top/op_buf_0/data_out_reg_9/o                                                                          0.012           0.052 &   0.047 f
  module1/top/op_buf_0/data_out[9] (net)                                                                               1 
  module1/top/g2311/c                                                                                    0.000   0.012   0.000   0.000 &   0.047 f
  module1/top/g2311/o                                                                                            0.016           0.038 &   0.086 f
  module1/top/FE_PHN3340_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC3340_outputs_int_0_9/a                                                               0.000   0.016   0.000   0.000 &   0.086 f
  module1/top/FE_PHC3340_outputs_int_0_9/o                                                                       0.005           0.027 &   0.113 f
  module1/top/FE_PHN4271_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC4271_outputs_int_0_9/a                                                               0.000   0.005   0.000   0.000 &   0.113 f
  module1/top/FE_PHC4271_outputs_int_0_9/o                                                                       0.014           0.022 &   0.135 f
  module1/top/FE_PHN2080_outputs_int_0_9 (net)                                                                         1 
  module1/top/FE_PHC2080_outputs_int_0_9/a                                                               0.000   0.014   0.000   0.000 &   0.135 f
  module1/top/FE_PHC2080_outputs_int_0_9/o                                                                       0.011           0.024 &   0.160 f
  module1/top/data_out[9] (net)                                                                                        2 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_9/d                               0.000   0.011   0.000   0.000 &   0.160 f
  data arrival time                                                                                                                                              0.160

  clock ideal_clock (rise edge)                                                                                                        0.000           0.000     0.000
  clock source latency                                                                                                                                -0.105    -0.105
  clk (in)                                                                                                                             0.007           0.003 &  -0.102 r
  clk (net)                                                                                                               1 
  CTS_cid_buf_00006/clk                                                                                     0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                                          0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                                             4 
  CTS_ccl_a_buf_00005/clk                                                                                   0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                                        0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                                            23 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clk           0.000   0.024   0.000   0.002 &  -0.047 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/RC_CGIC_INST/clkout                0.025           0.042 &  -0.005 r
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/RC_CG_HIER_INST113/ck_out (net)                            32 
  output_queue_gen[0].inner_output_queue/genblk1.dpath/qstore/rfile_reg_0_9/clk                             0.000   0.026   0.000   0.002 &  -0.003 r
  clock reconvergence pessimism                                                                                                                        0.000    -0.003
  library hold time                                                                                                                                    0.005     0.002
  data required time                                                                                                                                             0.002
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                             0.002
  data arrival time                                                                                                                                             -0.160
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                    0.157


  Startpoint: module2/write_data_d_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                       23 
  CTS_ccl_a_buf_00001/clk                              0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                   0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                       80 
  module2/write_data_d_reg_4/clk        0.000   0.050   0.000   0.023 &   0.014 r
  module2/write_data_d_reg_4/o                  0.009           0.062 &   0.076 f
  module2/write_data_d[4] (net)                       1 
  g1007/a                                              0.000   0.009   0.000   0.000 &   0.076 f
  g1007/out0                                                   0.009           0.020 &   0.096 f
  FE_PHN3138_n_32 (net)                                              1 
  FE_PHC3138_n_32/a                                    0.000   0.009   0.000   0.000 &   0.096 f
  FE_PHC3138_n_32/o                                            0.006           0.024 &   0.120 f
  FE_PHN4297_n_32 (net)                                              1 
  FE_PHC4931_n_32/a                                    0.000   0.006   0.000   0.000 &   0.121 f
  FE_PHC4931_n_32/o                                            0.004           0.015 &   0.136 f
  FE_PHN4931_n_32 (net)                                              1 
  FE_PHC4297_n_32/a                                    0.000   0.004   0.000   0.000 &   0.136 f
  FE_PHC4297_n_32/o                                            0.010           0.019 &   0.155 f
  FE_PHN2010_n_32 (net)                                              1 
  FE_PHC2010_n_32/a                                    0.000   0.010   0.000   0.000 &   0.155 f
  FE_PHC2010_n_32/o                                            0.006           0.024 &   0.179 f
  n_32 (net)                                                         1 
  regfile_data_reg_1_4/d                               0.000   0.006   0.000   0.000 &   0.179 f
  data arrival time                                                                                         0.179

  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                       23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                    0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                         0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                     33 
  regfile_data_reg_1_4/clk                             0.000   0.027   0.000   0.006 &   0.013 r
  clock reconvergence pessimism                                                                   0.000     0.013
  library hold time                                                                               0.008     0.021
  data required time                                                                                        0.021
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.021
  data arrival time                                                                                        -0.179
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.158


  Startpoint: module1/top/m20/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/m30/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.042 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.009 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m20/weight_reg_reg_1/clk                                       0.000   0.026   0.000   0.002 &  -0.007 r
  module1/top/m20/weight_reg_reg_1/o                                                 0.013           0.064 &   0.057 f
  module1/top/m20/FE_PHN1100_wt_out20_1 (net)                                              1 
  module1/top/m20/FE_PHC1100_wt_out20_1/a                                    0.000   0.013   0.000   0.000 &   0.057 f
  module1/top/m20/FE_PHC1100_wt_out20_1/o                                            0.005           0.025 &   0.082 f
  module1/top/m20/FE_PSRN_5 (net)                                                          1 
  module1/top/m20/FE_PHC2695_wt_out20_1/a                                    0.000   0.005   0.000   0.000 &   0.082 f
  module1/top/m20/FE_PHC2695_wt_out20_1/o                                            0.005           0.018 &   0.100 f
  module1/top/m20/FE_PSRN_14 (net)                                                         1 
  module1/top/m20/FE_PHC6997_wt_out20_1/a                                    0.000   0.005   0.000   0.000 &   0.100 f
  module1/top/m20/FE_PHC6997_wt_out20_1/o                                            0.013           0.028 &   0.128 f
  module1/top/m20/FE_PSRN_16 (net)                                                         8 
  module1/top/m20/FE_PHC7417_wt_out20_1/a                                    0.000   0.013   0.000   0.001 &   0.129 f
  module1/top/m20/FE_PHC7417_wt_out20_1/o                                            0.016           0.028 &   0.157 f
  module1/top/m20/out_weight[1] (net)                                                      2 
  module1/top/m30/weight_reg_reg_1/d                                         0.000   0.016   0.000   0.000 &   0.157 f
  data arrival time                                                                                                                  0.157

  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock source latency                                                                                                    -0.105    -0.105
  clk (in)                                                                                                 0.007           0.003 &  -0.102 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk                                                         0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                              0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                 4 
  module1/top/CTS_ccl_a_buf_00004/clk                                        0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                             0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                                 23 
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk          0.000   0.016   0.000   0.005 &  -0.041 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout               0.023           0.033 &  -0.008 r
  module1/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  module1/top/m30/weight_reg_reg_1/clk                                       0.000   0.027   0.000   0.004 &  -0.004 r
  clock reconvergence pessimism                                                                                            0.000    -0.004
  library hold time                                                                                                        0.003    -0.001
  data required time                                                                                                                -0.001
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                -0.001
  data arrival time                                                                                                                 -0.157
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.158


  Startpoint: module2/write_data_d_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: regfile_data_reg_1_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                       23 
  CTS_ccl_a_buf_00001/clk                              0.000   0.024   0.000   0.003 &  -0.046 r
  CTS_ccl_a_buf_00001/clkout                                   0.036           0.037 &  -0.009 r
  CTS_4 (net)                                                       80 
  module2/write_data_d_reg_5/clk        0.000   0.050   0.000   0.023 &   0.014 r
  module2/write_data_d_reg_5/o                  0.009           0.062 &   0.076 f
  module2/write_data_d[5] (net)                       1 
  g1012/a                                              0.000   0.009   0.000   0.000 &   0.076 f
  g1012/out0                                                   0.008           0.019 &   0.095 f
  n_27 (net)                                                         1 
  FE_PHC1930_n_27/a                                    0.000   0.008   0.000   0.000 &   0.095 f
  FE_PHC1930_n_27/o                                            0.007           0.025 &   0.120 f
  FE_PHN1930_n_27 (net)                                              1 
  FE_PHC3108_n_27/a                                    0.000   0.007   0.000   0.000 &   0.120 f
  FE_PHC3108_n_27/o                                            0.006           0.018 &   0.138 f
  FE_PHN4273_n_27 (net)                                              1 
  FE_PHC4927_n_27/a                                    0.000   0.006   0.000   0.000 &   0.138 f
  FE_PHC4927_n_27/o                                            0.004           0.016 &   0.153 f
  FE_PHN4927_n_27 (net)                                              1 
  FE_PHC4273_n_27/a                                    0.000   0.004   0.000   0.000 &   0.153 f
  FE_PHC4273_n_27/o                                            0.014           0.022 &   0.175 f
  FE_PHN3108_n_27 (net)                                              1 
  regfile_data_reg_1_5/d                               0.000   0.014   0.000   0.000 &   0.175 f
  data arrival time                                                                                         0.175

  clock ideal_clock (rise edge)                                                   0.000           0.000     0.000
  clock source latency                                                                           -0.105    -0.105
  clk (in)                                                                        0.007           0.003 &  -0.102 r
  clk (net)                                                          1 
  CTS_cid_buf_00006/clk                                0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                     0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                        4 
  CTS_ccl_a_buf_00005/clk                              0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                   0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                       23 
  RC_CG_HIER_INST0/RC_CGIC_INST/clk                    0.000   0.029   0.000   0.013 &  -0.036 r
  RC_CG_HIER_INST0/RC_CGIC_INST/clkout                         0.025           0.043 &   0.007 r
  RC_CG_HIER_INST0/ck_out (net)                                     33 
  regfile_data_reg_1_5/clk                             0.000   0.027   0.000   0.006 &   0.013 r
  clock reconvergence pessimism                                                                   0.000     0.013
  library hold time                                                                               0.004     0.017
  data required time                                                                                        0.017
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.017
  data arrival time                                                                                        -0.175
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.158


  Startpoint: module1/top/row_buf_3/mem_reg_reg_0_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/row_buf_3/data_out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/clk           0.000   0.028   0.000   0.011 &  -0.038 r
  module1/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/clkout                0.009           0.033 &  -0.005 r
  module1/top/row_buf_3/RC_CG_HIER_INST84/ck_out (net)                             8 
  module1/top/row_buf_3/mem_reg_reg_0_3/clk                          0.000   0.009   0.000   0.001 &  -0.004 r
  module1/top/row_buf_3/mem_reg_reg_0_3/o                                    0.006           0.060 &   0.055 r
  module1/top/row_buf_3/mem_reg_0_3 (net)                                          1 
  module1/top/row_buf_3/g761/sa                                      0.000   0.006   0.000   0.000 &   0.055 r
  module1/top/row_buf_3/g761/o                                               0.019           0.032 &   0.087 r
  module1/top/row_buf_3/FE_PHN2928_n_10 (net)                                      1 
  module1/top/row_buf_3/FE_PHC2928_n_10/a                            0.000   0.019   0.000   0.000 &   0.088 r
  module1/top/row_buf_3/FE_PHC2928_n_10/o                                    0.006           0.020 &   0.107 r
  module1/top/row_buf_3/FE_PHN7073_n_10 (net)                                      1 
  module1/top/row_buf_3/FE_PHC7073_n_10/a                            0.000   0.006   0.000   0.000 &   0.107 r
  module1/top/row_buf_3/FE_PHC7073_n_10/o                                    0.016           0.022 &   0.129 r
  module1/top/row_buf_3/FE_PHN1735_n_10 (net)                                      1 
  module1/top/row_buf_3/FE_PHC1735_n_10/a                            0.000   0.016   0.000   0.000 &   0.129 r
  module1/top/row_buf_3/FE_PHC1735_n_10/o                                    0.013           0.024 &   0.153 r
  module1/top/row_buf_3/n_10 (net)                                                 1 
  module1/top/row_buf_3/data_out_reg_3/d                             0.000   0.013   0.000   0.000 &   0.153 r
  data arrival time                                                                                                          0.153

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00005/clk                                               0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                    0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                        23 
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clk           0.000   0.029   0.000   0.009 &  -0.040 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/RC_CGIC_INST/clkout                0.011           0.035 &  -0.004 r
  module1/top/row_buf_3/RC_CG_HIER_INST81/ck_out (net)                            11 
  module1/top/row_buf_3/data_out_reg_3/clk                           0.000   0.011   0.000   0.001 &  -0.004 r
  clock reconvergence pessimism                                                                                    0.000    -0.004
  library hold time                                                                                               -0.002    -0.005
  data required time                                                                                                        -0.005
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.005
  data arrival time                                                                                                         -0.153
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.158


  Startpoint: module4/genblk1.dpath/qstore/rfile_reg_0_30
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module2/write_data_d_reg_30
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.021           0.029 &  -0.049 r
  CTS_1 (net)                                                                                         23 
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk           0.000   0.028   0.000   0.012 &  -0.037 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout                0.027           0.043 &   0.006 r
  module4/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  module4/genblk1.dpath/qstore/rfile_reg_0_30/clk                            0.000   0.028   0.000   0.001 &   0.007 r
  module4/genblk1.dpath/qstore/rfile_reg_0_30/o                                      0.010           0.056 &   0.063 f
  module4/genblk1.dpath/qstore/rfile_0_30 (net)                                            1 
  module4/genblk1.dpath/qstore/g810/b                                        0.000   0.010   0.000   0.000 &   0.063 f
  module4/genblk1.dpath/qstore/g810/o                                                0.012           0.031 &   0.094 f
  module4/genblk1.dpath/qstore/read_data[30] (net)                                         1 
  module2/FE_PHC2375_host2block_data_int_30/a                             0.000   0.012   0.000   0.000 &   0.094 f
  module2/FE_PHC2375_host2block_data_int_30/o                                     0.006           0.026 &   0.119 f
  module2/FE_PHN2375_host2block_data_int_30 (net)                                       1 
  module2/FE_PHC6856_host2block_data_int_30/a                             0.000   0.006   0.000   0.000 &   0.119 f
  module2/FE_PHC6856_host2block_data_int_30/o                                     0.005           0.021 &   0.140 f
  module2/FE_PHN6856_host2block_data_int_30 (net)                                       1 
  module2/g67__5115/b                                                     0.000   0.005   0.000   0.000 &   0.140 f
  module2/g67__5115/o                                                             0.009           0.019 &   0.159 f
  module2/FE_PHN1996_n_33 (net)                                                         1 
  module2/FE_PHC1996_n_33/a                                               0.000   0.009   0.000   0.000 &   0.160 f
  module2/FE_PHC1996_n_33/o                                                       0.011           0.021 &   0.181 f
  module2/n_33 (net)                                                                    1 
  module2/write_data_d_reg_30/d                                           0.000   0.011   0.000   0.000 &   0.181 f
  data arrival time                                                                                                                           0.181

  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock source latency                                                                                                             -0.105    -0.105
  clk (in)                                                                                                          0.007           0.003 &  -0.102 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk                                                                  0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                                       0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk                                                                0.000   0.015   0.000   0.005 &  -0.078 r
  CTS_ccl_a_buf_00005/clkout                                                                     0.023           0.030 &  -0.048 r
  CTS_1 (net)                                                                                         23 
  CTS_ccl_a_buf_00001/clk                                                                0.000   0.025   0.000   0.003 &  -0.045 r
  CTS_ccl_a_buf_00001/clkout                                                                     0.036           0.038 &  -0.007 r
  CTS_4 (net)                                                                                         80 
  module2/write_data_d_reg_30/clk                                         0.000   0.050   0.000   0.018 &   0.010 r
  clock reconvergence pessimism                                                                                                     0.000     0.010
  library hold time                                                                                                                 0.012     0.022
  data required time                                                                                                                          0.022
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.022
  data arrival time                                                                                                                          -0.181
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.159


  Startpoint: module1/top/wt_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: module1/top/wt_buf_3/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.102 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  module1/top/CTS_ccl_a_buf_00004/clk                                0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                     0.014           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                         23 
  module1/top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/clk           0.000   0.015   0.000   0.002 &  -0.044 r
  module1/top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/clkout                0.011           0.029 &  -0.015 r
  module1/top/wt_buf_3/RC_CG_HIER_INST105/ck_out (net)                            11 
  module1/top/wt_buf_3/rdptr_reg_2/clk                               0.000   0.011   0.000   0.001 &  -0.014 r
  module1/top/wt_buf_3/rdptr_reg_2/o                                         0.018           0.057 &   0.043 f
  module1/top/wt_buf_3/rdptr_2 (net)                                               1 
  module1/top/wt_buf_3/FE_PHC2494_rdptr_2/a                          0.000   0.018   0.000   0.000 &   0.043 f
  module1/top/wt_buf_3/FE_PHC2494_rdptr_2/o                                  0.006           0.029 &   0.072 f
  module1/top/wt_buf_3/FE_PHN2494_rdptr_2 (net)                                    1 
  module1/top/wt_buf_3/FE_PHC902_rdptr_2/a                           0.000   0.006   0.000   0.000 &   0.073 f
  module1/top/wt_buf_3/FE_PHC902_rdptr_2/o                                   0.014           0.023 &   0.095 f
  module1/top/wt_buf_3/FE_PHN902_rdptr_2 (net)                                     2 
  module1/top/wt_buf_3/g538/b                                        0.000   0.014   0.000   0.000 &   0.095 f
  module1/top/wt_buf_3/g538/out0                                             0.024           0.028 &   0.123 r
  module1/top/wt_buf_3/FE_PHN7222_n_5 (net)                                        1 
  module1/top/wt_buf_3/FE_PHC7222_n_5/a                              0.000   0.024   0.000   0.000 &   0.123 r
  module1/top/wt_buf_3/FE_PHC7222_n_5/o                                      0.004           0.024 &   0.147 r
  module1/top/wt_buf_3/n_5 (net)                                                   1 
  module1/top/wt_buf_3/rdptr_reg_2/d                                 0.000   0.004   0.000   0.000 &   0.147 r
  data arrival time                                                                                                          0.147

  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock source latency                                                                                            -0.105    -0.105
  clk (in)                                                                                         0.007           0.003 &  -0.102 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk                                                 0.000   0.007   0.000   0.000 &  -0.101 r
  CTS_cid_buf_00006/clkout                                                      0.007           0.018 &  -0.083 r
  CTS_2 (net)                                                                         4 
  module1/top/CTS_ccl_a_buf_00004/clk                                0.000   0.016   0.000   0.009 &  -0.074 r
  module1/top/CTS_ccl_a_buf_00004/clkout                                     0.015           0.028 &  -0.046 r
  module1/top/CTS_9 (net)                                                         23 
  module1/top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/clk           0.000   0.015   0.000   0.002 &  -0.044 r
  module1/top/wt_buf_3/RC_CG_HIER_INST105/RC_CGIC_INST/clkout                0.011           0.030 &  -0.014 r
  module1/top/wt_buf_3/RC_CG_HIER_INST105/ck_out (net)                            11 
  module1/top/wt_buf_3/rdptr_reg_2/clk                               0.000   0.011   0.000   0.001 &  -0.014 r
  clock reconvergence pessimism                                                                                    0.000    -0.014
  library hold time                                                                                                0.001    -0.013
  data required time                                                                                                        -0.013
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.013
  data arrival time                                                                                                         -0.147
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.160


1
