# Fulladder_DVLSI

In this project, I have simulated circuit of full adder and hald adder using nand gates.

Calculated delay and power of the schematics.

Layouted the same for nand, half adder and full adder.

Performed design rule check and layout vs schematic on the all the layouts.
