
SSS_CIS_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020e48  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003598  080210e8  080210e8  000310e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024680  08024680  00043a10  2**0
                  CONTENTS
  4 .ARM          00000008  08024680  08024680  00034680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024688  08024688  00043a10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024688  08024688  00034688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802468c  0802468c  0003468c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003a10  24000000  08024690  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000606c  24003a10  080280a0  00043a10  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24009a7c  080280a0  00049a7c  2**0
                  ALLOC
 11 .lwip_sec     000019d0  30040000  080280a0  00050000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00043a10  2**0
                  CONTENTS, READONLY
 13 .debug_info   0006d02f  00000000  00000000  00043a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000b2a3  00000000  00000000  000b0a6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002c28  00000000  00000000  000bbd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000029e0  00000000  00000000  000be938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016961  00000000  00000000  000c1318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004bb79  00000000  00000000  000d7c79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001bee13  00000000  00000000  001237f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000d1  00000000  00000000  002e2605  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cbc0  00000000  00000000  002e26d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24003a10 	.word	0x24003a10
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080210d0 	.word	0x080210d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24003a14 	.word	0x24003a14
 80002dc:	080210d0 	.word	0x080210d0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000718:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800071c:	f000 b9a6 	b.w	8000a6c <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468c      	mov	ip, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	f040 8083 	bne.w	80008be <__udivmoddi4+0x116>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d947      	bls.n	800084e <__udivmoddi4+0xa6>
 80007be:	fab2 f282 	clz	r2, r2
 80007c2:	b142      	cbz	r2, 80007d6 <__udivmoddi4+0x2e>
 80007c4:	f1c2 0020 	rsb	r0, r2, #32
 80007c8:	fa24 f000 	lsr.w	r0, r4, r0
 80007cc:	4091      	lsls	r1, r2
 80007ce:	4097      	lsls	r7, r2
 80007d0:	ea40 0c01 	orr.w	ip, r0, r1
 80007d4:	4094      	lsls	r4, r2
 80007d6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80007da:	0c23      	lsrs	r3, r4, #16
 80007dc:	fbbc f6f8 	udiv	r6, ip, r8
 80007e0:	fa1f fe87 	uxth.w	lr, r7
 80007e4:	fb08 c116 	mls	r1, r8, r6, ip
 80007e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ec:	fb06 f10e 	mul.w	r1, r6, lr
 80007f0:	4299      	cmp	r1, r3
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x60>
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80007fa:	f080 8119 	bcs.w	8000a30 <__udivmoddi4+0x288>
 80007fe:	4299      	cmp	r1, r3
 8000800:	f240 8116 	bls.w	8000a30 <__udivmoddi4+0x288>
 8000804:	3e02      	subs	r6, #2
 8000806:	443b      	add	r3, r7
 8000808:	1a5b      	subs	r3, r3, r1
 800080a:	b2a4      	uxth	r4, r4
 800080c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000810:	fb08 3310 	mls	r3, r8, r0, r3
 8000814:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000818:	fb00 fe0e 	mul.w	lr, r0, lr
 800081c:	45a6      	cmp	lr, r4
 800081e:	d909      	bls.n	8000834 <__udivmoddi4+0x8c>
 8000820:	193c      	adds	r4, r7, r4
 8000822:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000826:	f080 8105 	bcs.w	8000a34 <__udivmoddi4+0x28c>
 800082a:	45a6      	cmp	lr, r4
 800082c:	f240 8102 	bls.w	8000a34 <__udivmoddi4+0x28c>
 8000830:	3802      	subs	r0, #2
 8000832:	443c      	add	r4, r7
 8000834:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000838:	eba4 040e 	sub.w	r4, r4, lr
 800083c:	2600      	movs	r6, #0
 800083e:	b11d      	cbz	r5, 8000848 <__udivmoddi4+0xa0>
 8000840:	40d4      	lsrs	r4, r2
 8000842:	2300      	movs	r3, #0
 8000844:	e9c5 4300 	strd	r4, r3, [r5]
 8000848:	4631      	mov	r1, r6
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	b902      	cbnz	r2, 8000852 <__udivmoddi4+0xaa>
 8000850:	deff      	udf	#255	; 0xff
 8000852:	fab2 f282 	clz	r2, r2
 8000856:	2a00      	cmp	r2, #0
 8000858:	d150      	bne.n	80008fc <__udivmoddi4+0x154>
 800085a:	1bcb      	subs	r3, r1, r7
 800085c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000860:	fa1f f887 	uxth.w	r8, r7
 8000864:	2601      	movs	r6, #1
 8000866:	fbb3 fcfe 	udiv	ip, r3, lr
 800086a:	0c21      	lsrs	r1, r4, #16
 800086c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000870:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000874:	fb08 f30c 	mul.w	r3, r8, ip
 8000878:	428b      	cmp	r3, r1
 800087a:	d907      	bls.n	800088c <__udivmoddi4+0xe4>
 800087c:	1879      	adds	r1, r7, r1
 800087e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000882:	d202      	bcs.n	800088a <__udivmoddi4+0xe2>
 8000884:	428b      	cmp	r3, r1
 8000886:	f200 80e9 	bhi.w	8000a5c <__udivmoddi4+0x2b4>
 800088a:	4684      	mov	ip, r0
 800088c:	1ac9      	subs	r1, r1, r3
 800088e:	b2a3      	uxth	r3, r4
 8000890:	fbb1 f0fe 	udiv	r0, r1, lr
 8000894:	fb0e 1110 	mls	r1, lr, r0, r1
 8000898:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800089c:	fb08 f800 	mul.w	r8, r8, r0
 80008a0:	45a0      	cmp	r8, r4
 80008a2:	d907      	bls.n	80008b4 <__udivmoddi4+0x10c>
 80008a4:	193c      	adds	r4, r7, r4
 80008a6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80008aa:	d202      	bcs.n	80008b2 <__udivmoddi4+0x10a>
 80008ac:	45a0      	cmp	r8, r4
 80008ae:	f200 80d9 	bhi.w	8000a64 <__udivmoddi4+0x2bc>
 80008b2:	4618      	mov	r0, r3
 80008b4:	eba4 0408 	sub.w	r4, r4, r8
 80008b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80008bc:	e7bf      	b.n	800083e <__udivmoddi4+0x96>
 80008be:	428b      	cmp	r3, r1
 80008c0:	d909      	bls.n	80008d6 <__udivmoddi4+0x12e>
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	f000 80b1 	beq.w	8000a2a <__udivmoddi4+0x282>
 80008c8:	2600      	movs	r6, #0
 80008ca:	e9c5 0100 	strd	r0, r1, [r5]
 80008ce:	4630      	mov	r0, r6
 80008d0:	4631      	mov	r1, r6
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	fab3 f683 	clz	r6, r3
 80008da:	2e00      	cmp	r6, #0
 80008dc:	d14a      	bne.n	8000974 <__udivmoddi4+0x1cc>
 80008de:	428b      	cmp	r3, r1
 80008e0:	d302      	bcc.n	80008e8 <__udivmoddi4+0x140>
 80008e2:	4282      	cmp	r2, r0
 80008e4:	f200 80b8 	bhi.w	8000a58 <__udivmoddi4+0x2b0>
 80008e8:	1a84      	subs	r4, r0, r2
 80008ea:	eb61 0103 	sbc.w	r1, r1, r3
 80008ee:	2001      	movs	r0, #1
 80008f0:	468c      	mov	ip, r1
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d0a8      	beq.n	8000848 <__udivmoddi4+0xa0>
 80008f6:	e9c5 4c00 	strd	r4, ip, [r5]
 80008fa:	e7a5      	b.n	8000848 <__udivmoddi4+0xa0>
 80008fc:	f1c2 0320 	rsb	r3, r2, #32
 8000900:	fa20 f603 	lsr.w	r6, r0, r3
 8000904:	4097      	lsls	r7, r2
 8000906:	fa01 f002 	lsl.w	r0, r1, r2
 800090a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800090e:	40d9      	lsrs	r1, r3
 8000910:	4330      	orrs	r0, r6
 8000912:	0c03      	lsrs	r3, r0, #16
 8000914:	fbb1 f6fe 	udiv	r6, r1, lr
 8000918:	fa1f f887 	uxth.w	r8, r7
 800091c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000920:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000924:	fb06 f108 	mul.w	r1, r6, r8
 8000928:	4299      	cmp	r1, r3
 800092a:	fa04 f402 	lsl.w	r4, r4, r2
 800092e:	d909      	bls.n	8000944 <__udivmoddi4+0x19c>
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000936:	f080 808d 	bcs.w	8000a54 <__udivmoddi4+0x2ac>
 800093a:	4299      	cmp	r1, r3
 800093c:	f240 808a 	bls.w	8000a54 <__udivmoddi4+0x2ac>
 8000940:	3e02      	subs	r6, #2
 8000942:	443b      	add	r3, r7
 8000944:	1a5b      	subs	r3, r3, r1
 8000946:	b281      	uxth	r1, r0
 8000948:	fbb3 f0fe 	udiv	r0, r3, lr
 800094c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000950:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000954:	fb00 f308 	mul.w	r3, r0, r8
 8000958:	428b      	cmp	r3, r1
 800095a:	d907      	bls.n	800096c <__udivmoddi4+0x1c4>
 800095c:	1879      	adds	r1, r7, r1
 800095e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000962:	d273      	bcs.n	8000a4c <__udivmoddi4+0x2a4>
 8000964:	428b      	cmp	r3, r1
 8000966:	d971      	bls.n	8000a4c <__udivmoddi4+0x2a4>
 8000968:	3802      	subs	r0, #2
 800096a:	4439      	add	r1, r7
 800096c:	1acb      	subs	r3, r1, r3
 800096e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000972:	e778      	b.n	8000866 <__udivmoddi4+0xbe>
 8000974:	f1c6 0c20 	rsb	ip, r6, #32
 8000978:	fa03 f406 	lsl.w	r4, r3, r6
 800097c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000980:	431c      	orrs	r4, r3
 8000982:	fa20 f70c 	lsr.w	r7, r0, ip
 8000986:	fa01 f306 	lsl.w	r3, r1, r6
 800098a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800098e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000992:	431f      	orrs	r7, r3
 8000994:	0c3b      	lsrs	r3, r7, #16
 8000996:	fbb1 f9fe 	udiv	r9, r1, lr
 800099a:	fa1f f884 	uxth.w	r8, r4
 800099e:	fb0e 1119 	mls	r1, lr, r9, r1
 80009a2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80009a6:	fb09 fa08 	mul.w	sl, r9, r8
 80009aa:	458a      	cmp	sl, r1
 80009ac:	fa02 f206 	lsl.w	r2, r2, r6
 80009b0:	fa00 f306 	lsl.w	r3, r0, r6
 80009b4:	d908      	bls.n	80009c8 <__udivmoddi4+0x220>
 80009b6:	1861      	adds	r1, r4, r1
 80009b8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80009bc:	d248      	bcs.n	8000a50 <__udivmoddi4+0x2a8>
 80009be:	458a      	cmp	sl, r1
 80009c0:	d946      	bls.n	8000a50 <__udivmoddi4+0x2a8>
 80009c2:	f1a9 0902 	sub.w	r9, r9, #2
 80009c6:	4421      	add	r1, r4
 80009c8:	eba1 010a 	sub.w	r1, r1, sl
 80009cc:	b2bf      	uxth	r7, r7
 80009ce:	fbb1 f0fe 	udiv	r0, r1, lr
 80009d2:	fb0e 1110 	mls	r1, lr, r0, r1
 80009d6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80009da:	fb00 f808 	mul.w	r8, r0, r8
 80009de:	45b8      	cmp	r8, r7
 80009e0:	d907      	bls.n	80009f2 <__udivmoddi4+0x24a>
 80009e2:	19e7      	adds	r7, r4, r7
 80009e4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80009e8:	d22e      	bcs.n	8000a48 <__udivmoddi4+0x2a0>
 80009ea:	45b8      	cmp	r8, r7
 80009ec:	d92c      	bls.n	8000a48 <__udivmoddi4+0x2a0>
 80009ee:	3802      	subs	r0, #2
 80009f0:	4427      	add	r7, r4
 80009f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80009f6:	eba7 0708 	sub.w	r7, r7, r8
 80009fa:	fba0 8902 	umull	r8, r9, r0, r2
 80009fe:	454f      	cmp	r7, r9
 8000a00:	46c6      	mov	lr, r8
 8000a02:	4649      	mov	r1, r9
 8000a04:	d31a      	bcc.n	8000a3c <__udivmoddi4+0x294>
 8000a06:	d017      	beq.n	8000a38 <__udivmoddi4+0x290>
 8000a08:	b15d      	cbz	r5, 8000a22 <__udivmoddi4+0x27a>
 8000a0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000a0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000a12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a16:	40f2      	lsrs	r2, r6
 8000a18:	ea4c 0202 	orr.w	r2, ip, r2
 8000a1c:	40f7      	lsrs	r7, r6
 8000a1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000a22:	2600      	movs	r6, #0
 8000a24:	4631      	mov	r1, r6
 8000a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a2a:	462e      	mov	r6, r5
 8000a2c:	4628      	mov	r0, r5
 8000a2e:	e70b      	b.n	8000848 <__udivmoddi4+0xa0>
 8000a30:	4606      	mov	r6, r0
 8000a32:	e6e9      	b.n	8000808 <__udivmoddi4+0x60>
 8000a34:	4618      	mov	r0, r3
 8000a36:	e6fd      	b.n	8000834 <__udivmoddi4+0x8c>
 8000a38:	4543      	cmp	r3, r8
 8000a3a:	d2e5      	bcs.n	8000a08 <__udivmoddi4+0x260>
 8000a3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a40:	eb69 0104 	sbc.w	r1, r9, r4
 8000a44:	3801      	subs	r0, #1
 8000a46:	e7df      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a48:	4608      	mov	r0, r1
 8000a4a:	e7d2      	b.n	80009f2 <__udivmoddi4+0x24a>
 8000a4c:	4660      	mov	r0, ip
 8000a4e:	e78d      	b.n	800096c <__udivmoddi4+0x1c4>
 8000a50:	4681      	mov	r9, r0
 8000a52:	e7b9      	b.n	80009c8 <__udivmoddi4+0x220>
 8000a54:	4666      	mov	r6, ip
 8000a56:	e775      	b.n	8000944 <__udivmoddi4+0x19c>
 8000a58:	4630      	mov	r0, r6
 8000a5a:	e74a      	b.n	80008f2 <__udivmoddi4+0x14a>
 8000a5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a60:	4439      	add	r1, r7
 8000a62:	e713      	b.n	800088c <__udivmoddi4+0xe4>
 8000a64:	3802      	subs	r0, #2
 8000a66:	443c      	add	r4, r7
 8000a68:	e724      	b.n	80008b4 <__udivmoddi4+0x10c>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_idiv0>:
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a74:	4b3f      	ldr	r3, [pc, #252]	; (8000b74 <SystemInit+0x104>)
 8000a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7a:	4a3e      	ldr	r2, [pc, #248]	; (8000b74 <SystemInit+0x104>)
 8000a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a84:	4b3b      	ldr	r3, [pc, #236]	; (8000b74 <SystemInit+0x104>)
 8000a86:	691b      	ldr	r3, [r3, #16]
 8000a88:	4a3a      	ldr	r2, [pc, #232]	; (8000b74 <SystemInit+0x104>)
 8000a8a:	f043 0310 	orr.w	r3, r3, #16
 8000a8e:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a90:	4b39      	ldr	r3, [pc, #228]	; (8000b78 <SystemInit+0x108>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f003 030f 	and.w	r3, r3, #15
 8000a98:	2b06      	cmp	r3, #6
 8000a9a:	d807      	bhi.n	8000aac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a9c:	4b36      	ldr	r3, [pc, #216]	; (8000b78 <SystemInit+0x108>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f023 030f 	bic.w	r3, r3, #15
 8000aa4:	4a34      	ldr	r2, [pc, #208]	; (8000b78 <SystemInit+0x108>)
 8000aa6:	f043 0307 	orr.w	r3, r3, #7
 8000aaa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <SystemInit+0x10c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a32      	ldr	r2, [pc, #200]	; (8000b7c <SystemInit+0x10c>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ab8:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <SystemInit+0x10c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000abe:	4b2f      	ldr	r3, [pc, #188]	; (8000b7c <SystemInit+0x10c>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	492e      	ldr	r1, [pc, #184]	; (8000b7c <SystemInit+0x10c>)
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <SystemInit+0x110>)
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000aca:	4b2b      	ldr	r3, [pc, #172]	; (8000b78 <SystemInit+0x108>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0308 	and.w	r3, r3, #8
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d007      	beq.n	8000ae6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad6:	4b28      	ldr	r3, [pc, #160]	; (8000b78 <SystemInit+0x108>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f023 030f 	bic.w	r3, r3, #15
 8000ade:	4a26      	ldr	r2, [pc, #152]	; (8000b78 <SystemInit+0x108>)
 8000ae0:	f043 0307 	orr.w	r3, r3, #7
 8000ae4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ae6:	4b25      	ldr	r3, [pc, #148]	; (8000b7c <SystemInit+0x10c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000aec:	4b23      	ldr	r3, [pc, #140]	; (8000b7c <SystemInit+0x10c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000af2:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <SystemInit+0x10c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000af8:	4b20      	ldr	r3, [pc, #128]	; (8000b7c <SystemInit+0x10c>)
 8000afa:	4a22      	ldr	r2, [pc, #136]	; (8000b84 <SystemInit+0x114>)
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000afe:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <SystemInit+0x10c>)
 8000b00:	4a21      	ldr	r2, [pc, #132]	; (8000b88 <SystemInit+0x118>)
 8000b02:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b04:	4b1d      	ldr	r3, [pc, #116]	; (8000b7c <SystemInit+0x10c>)
 8000b06:	4a21      	ldr	r2, [pc, #132]	; (8000b8c <SystemInit+0x11c>)
 8000b08:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <SystemInit+0x10c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b10:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <SystemInit+0x10c>)
 8000b12:	4a1e      	ldr	r2, [pc, #120]	; (8000b8c <SystemInit+0x11c>)
 8000b14:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b16:	4b19      	ldr	r3, [pc, #100]	; (8000b7c <SystemInit+0x10c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <SystemInit+0x10c>)
 8000b1e:	4a1b      	ldr	r2, [pc, #108]	; (8000b8c <SystemInit+0x11c>)
 8000b20:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b22:	4b16      	ldr	r3, [pc, #88]	; (8000b7c <SystemInit+0x10c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <SystemInit+0x10c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a13      	ldr	r2, [pc, #76]	; (8000b7c <SystemInit+0x10c>)
 8000b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b32:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <SystemInit+0x10c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <SystemInit+0x120>)
 8000b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3e:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <SystemInit+0x120>)
 8000b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b44:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b46:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <SystemInit+0x124>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <SystemInit+0x128>)
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b52:	d202      	bcs.n	8000b5a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <SystemInit+0x12c>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <SystemInit+0x130>)
 8000b5c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000b60:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000b62:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <SystemInit+0x104>)
 8000b64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b68:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00
 8000b78:	52002000 	.word	0x52002000
 8000b7c:	58024400 	.word	0x58024400
 8000b80:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b84:	02020200 	.word	0x02020200
 8000b88:	01ff0000 	.word	0x01ff0000
 8000b8c:	01010280 	.word	0x01010280
 8000b90:	580000c0 	.word	0x580000c0
 8000b94:	5c001000 	.word	0x5c001000
 8000b98:	ffff0000 	.word	0xffff0000
 8000b9c:	51008108 	.word	0x51008108
 8000ba0:	52004000 	.word	0x52004000

08000ba4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	; 0x28
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000baa:	f107 031c 	add.w	r3, r7, #28
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
 8000bc4:	615a      	str	r2, [r3, #20]
 8000bc6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bc8:	4b2f      	ldr	r3, [pc, #188]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bca:	4a30      	ldr	r2, [pc, #192]	; (8000c8c <MX_ADC1_Init+0xe8>)
 8000bcc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bce:	4b2e      	ldr	r3, [pc, #184]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000bd4:	4b2c      	ldr	r3, [pc, #176]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bda:	4b2b      	ldr	r3, [pc, #172]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000be0:	4b29      	ldr	r3, [pc, #164]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000be6:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bec:	4b26      	ldr	r3, [pc, #152]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000bf2:	4b25      	ldr	r3, [pc, #148]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf8:	4b23      	ldr	r3, [pc, #140]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfe:	4b22      	ldr	r3, [pc, #136]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c04:	4b20      	ldr	r3, [pc, #128]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c0a:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c24:	4818      	ldr	r0, [pc, #96]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c26:	f002 fba3 	bl	8003370 <HAL_ADC_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000c30:	f001 f808 	bl	8001c44 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4812      	ldr	r0, [pc, #72]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c40:	f003 f9b6 	bl	8003fb0 <HAL_ADCEx_MultiModeConfigChannel>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000c4a:	f000 fffb 	bl	8001c44 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c52:	2306      	movs	r3, #6
 8000c54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c5a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000c5e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c60:	2304      	movs	r3, #4
 8000c62:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6c:	463b      	mov	r3, r7
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4805      	ldr	r0, [pc, #20]	; (8000c88 <MX_ADC1_Init+0xe4>)
 8000c72:	f002 fd1d 	bl	80036b0 <HAL_ADC_ConfigChannel>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000c7c:	f000 ffe2 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	3728      	adds	r7, #40	; 0x28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	24003c20 	.word	0x24003c20
 8000c8c:	40022000 	.word	0x40022000

08000c90 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
 8000ca4:	615a      	str	r2, [r3, #20]
 8000ca6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000ca8:	4b29      	ldr	r3, [pc, #164]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000caa:	4a2a      	ldr	r2, [pc, #168]	; (8000d54 <MX_ADC2_Init+0xc4>)
 8000cac:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cae:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000cb4:	4b26      	ldr	r3, [pc, #152]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cba:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cc0:	4b23      	ldr	r3, [pc, #140]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cc6:	4b22      	ldr	r3, [pc, #136]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ccc:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000cd2:	4b1f      	ldr	r3, [pc, #124]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cd8:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cde:	4b1c      	ldr	r3, [pc, #112]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ce4:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000cea:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cf0:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000cf6:	4b16      	ldr	r3, [pc, #88]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000cfc:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d04:	4812      	ldr	r0, [pc, #72]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000d06:	f002 fb33 	bl	8003370 <HAL_ADC_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8000d10:	f000 ff98 	bl	8001c44 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <MX_ADC2_Init+0xc8>)
 8000d16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d18:	2306      	movs	r3, #6
 8000d1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d20:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000d24:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d26:	2304      	movs	r3, #4
 8000d28:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	4619      	mov	r1, r3
 8000d36:	4806      	ldr	r0, [pc, #24]	; (8000d50 <MX_ADC2_Init+0xc0>)
 8000d38:	f002 fcba 	bl	80036b0 <HAL_ADC_ConfigChannel>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000d42:	f000 ff7f 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	3720      	adds	r7, #32
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	24003bbc 	.word	0x24003bbc
 8000d54:	40022100 	.word	0x40022100
 8000d58:	04300002 	.word	0x04300002

08000d5c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
 8000d70:	615a      	str	r2, [r3, #20]
 8000d72:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d74:	4b29      	ldr	r3, [pc, #164]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d76:	4a2a      	ldr	r2, [pc, #168]	; (8000e20 <MX_ADC3_Init+0xc4>)
 8000d78:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d7a:	4b28      	ldr	r3, [pc, #160]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000d80:	4b26      	ldr	r3, [pc, #152]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d86:	4b25      	ldr	r3, [pc, #148]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d8c:	4b23      	ldr	r3, [pc, #140]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d8e:	2204      	movs	r2, #4
 8000d90:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000d92:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000d98:	4b20      	ldr	r3, [pc, #128]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8000d9e:	4b1f      	ldr	r3, [pc, #124]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000da4:	4b1d      	ldr	r3, [pc, #116]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000daa:	4b1c      	ldr	r3, [pc, #112]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000db0:	4b1a      	ldr	r3, [pc, #104]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000db6:	4b19      	ldr	r3, [pc, #100]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dbc:	4b17      	ldr	r3, [pc, #92]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000dc2:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000dc8:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000dd0:	4812      	ldr	r0, [pc, #72]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000dd2:	f002 facd 	bl	8003370 <HAL_ADC_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8000ddc:	f000 ff32 	bl	8001c44 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000de0:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <MX_ADC3_Init+0xc8>)
 8000de2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000de4:	2306      	movs	r3, #6
 8000de6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dec:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000df0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000df2:	2304      	movs	r3, #4
 8000df4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	4619      	mov	r1, r3
 8000e02:	4806      	ldr	r0, [pc, #24]	; (8000e1c <MX_ADC3_Init+0xc0>)
 8000e04:	f002 fc54 	bl	80036b0 <HAL_ADC_ConfigChannel>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 8000e0e:	f000 ff19 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	3720      	adds	r7, #32
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	24003c84 	.word	0x24003c84
 8000e20:	58026000 	.word	0x58026000
 8000e24:	04300002 	.word	0x04300002

08000e28 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a48      	ldr	r2, [pc, #288]	; (8000f58 <HAL_ADC_MspInit+0x130>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d12d      	bne.n	8000e96 <HAL_ADC_MspInit+0x6e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e3a:	4b48      	ldr	r3, [pc, #288]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	4a46      	ldr	r2, [pc, #280]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000e42:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e44:	4b45      	ldr	r3, [pc, #276]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d10e      	bne.n	8000e6a <HAL_ADC_MspInit+0x42>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e4c:	4b44      	ldr	r3, [pc, #272]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e52:	4a43      	ldr	r2, [pc, #268]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e54:	f043 0320 	orr.w	r3, r3, #32
 8000e58:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e5c:	4b40      	ldr	r3, [pc, #256]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e62:	f003 0320 	and.w	r3, r3, #32
 8000e66:	61fb      	str	r3, [r7, #28]
 8000e68:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	4b3d      	ldr	r3, [pc, #244]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e70:	4a3b      	ldr	r2, [pc, #236]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e7a:	4b39      	ldr	r3, [pc, #228]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	61bb      	str	r3, [r7, #24]
 8000e86:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA0_C     ------> ADC1_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8000e88:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8000e8c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8000e90:	f002 f8b8 	bl	8003004 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000e94:	e05b      	b.n	8000f4e <HAL_ADC_MspInit+0x126>
  else if(adcHandle->Instance==ADC2)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a32      	ldr	r2, [pc, #200]	; (8000f64 <HAL_ADC_MspInit+0x13c>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d12d      	bne.n	8000efc <HAL_ADC_MspInit+0xd4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ea0:	4b2e      	ldr	r3, [pc, #184]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	4a2d      	ldr	r2, [pc, #180]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000ea8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000eaa:	4b2c      	ldr	r3, [pc, #176]	; (8000f5c <HAL_ADC_MspInit+0x134>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d10e      	bne.n	8000ed0 <HAL_ADC_MspInit+0xa8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000eb2:	4b2b      	ldr	r3, [pc, #172]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000eb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000eb8:	4a29      	ldr	r2, [pc, #164]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000eba:	f043 0320 	orr.w	r3, r3, #32
 8000ebe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000ec2:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000ec4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ec8:	f003 0320 	and.w	r3, r3, #32
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed6:	4a22      	ldr	r2, [pc, #136]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8000eee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8000ef2:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000ef6:	f002 f885 	bl	8003004 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000efa:	e028      	b.n	8000f4e <HAL_ADC_MspInit+0x126>
  else if(adcHandle->Instance==ADC3)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a19      	ldr	r2, [pc, #100]	; (8000f68 <HAL_ADC_MspInit+0x140>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d123      	bne.n	8000f4e <HAL_ADC_MspInit+0x126>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f0c:	4a14      	ldr	r2, [pc, #80]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f24:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f2a:	4a0d      	ldr	r2, [pc, #52]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_ADC_MspInit+0x138>)
 8000f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000f42:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000f46:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000f4a:	f002 f85b 	bl	8003004 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40022000 	.word	0x40022000
 8000f5c:	24003a30 	.word	0x24003a30
 8000f60:	58024400 	.word	0x58024400
 8000f64:	40022100 	.word	0x40022100
 8000f68:	58026000 	.word	0x58026000

08000f6c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f72:	4a0e      	ldr	r2, [pc, #56]	; (8000fac <MX_CRC_Init+0x40>)
 8000f74:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000f88:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f94:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <MX_CRC_Init+0x3c>)
 8000f96:	f003 fa89 	bl	80044ac <HAL_CRC_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000fa0:	f000 fe50 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	24003ce8 	.word	0x24003ce8
 8000fac:	58024c00 	.word	0x58024c00

08000fb0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <HAL_CRC_MspInit+0x3c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d10e      	bne.n	8000fe0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_CRC_MspInit+0x40>)
 8000fc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc8:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <HAL_CRC_MspInit+0x40>)
 8000fca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000fce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <HAL_CRC_MspInit+0x40>)
 8000fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	58024c00 	.word	0x58024c00
 8000ff0:	58024400 	.word	0x58024400

08000ff4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <MX_DMA_Init+0x3c>)
 8000ffc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <MX_DMA_Init+0x3c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800100a:	4b09      	ldr	r3, [pc, #36]	; (8001030 <MX_DMA_Init+0x3c>)
 800100c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001018:	2200      	movs	r2, #0
 800101a:	2100      	movs	r1, #0
 800101c:	200b      	movs	r0, #11
 800101e:	f003 f980 	bl	8004322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001022:	200b      	movs	r0, #11
 8001024:	f003 f997 	bl	8004356 <HAL_NVIC_EnableIRQ>

}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	58024400 	.word	0x58024400

08001034 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08e      	sub	sp, #56	; 0x38
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800103a:	f107 031c 	add.w	r3, r7, #28
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
 8001048:	611a      	str	r2, [r3, #16]
 800104a:	615a      	str	r2, [r3, #20]
 800104c:	619a      	str	r2, [r3, #24]
  FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800104e:	463b      	mov	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
 800105c:	615a      	str	r2, [r3, #20]
 800105e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001060:	4b32      	ldr	r3, [pc, #200]	; (800112c <MX_FMC_Init+0xf8>)
 8001062:	4a33      	ldr	r2, [pc, #204]	; (8001130 <MX_FMC_Init+0xfc>)
 8001064:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001066:	4b31      	ldr	r3, [pc, #196]	; (800112c <MX_FMC_Init+0xf8>)
 8001068:	4a32      	ldr	r2, [pc, #200]	; (8001134 <MX_FMC_Init+0x100>)
 800106a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 800106c:	4b2f      	ldr	r3, [pc, #188]	; (800112c <MX_FMC_Init+0xf8>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001072:	4b2e      	ldr	r3, [pc, #184]	; (800112c <MX_FMC_Init+0xf8>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001078:	4b2c      	ldr	r3, [pc, #176]	; (800112c <MX_FMC_Init+0xf8>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_8;
 800107e:	4b2b      	ldr	r3, [pc, #172]	; (800112c <MX_FMC_Init+0xf8>)
 8001080:	2200      	movs	r2, #0
 8001082:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001084:	4b29      	ldr	r3, [pc, #164]	; (800112c <MX_FMC_Init+0xf8>)
 8001086:	2200      	movs	r2, #0
 8001088:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800108a:	4b28      	ldr	r3, [pc, #160]	; (800112c <MX_FMC_Init+0xf8>)
 800108c:	2200      	movs	r2, #0
 800108e:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001090:	4b26      	ldr	r3, [pc, #152]	; (800112c <MX_FMC_Init+0xf8>)
 8001092:	2200      	movs	r2, #0
 8001094:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001096:	4b25      	ldr	r3, [pc, #148]	; (800112c <MX_FMC_Init+0xf8>)
 8001098:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800109c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 800109e:	4b23      	ldr	r3, [pc, #140]	; (800112c <MX_FMC_Init+0xf8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 80010a4:	4b21      	ldr	r3, [pc, #132]	; (800112c <MX_FMC_Init+0xf8>)
 80010a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <MX_FMC_Init+0xf8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80010b2:	4b1e      	ldr	r3, [pc, #120]	; (800112c <MX_FMC_Init+0xf8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <MX_FMC_Init+0xf8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80010be:	4b1b      	ldr	r3, [pc, #108]	; (800112c <MX_FMC_Init+0xf8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80010c4:	4b19      	ldr	r3, [pc, #100]	; (800112c <MX_FMC_Init+0xf8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 8;
 80010ca:	2308      	movs	r3, #8
 80010cc:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80010ce:	230f      	movs	r3, #15
 80010d0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 10;
 80010d2:	230a      	movs	r3, #10
 80010d4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 5;
 80010d6:	2305      	movs	r3, #5
 80010d8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80010da:	2310      	movs	r3, #16
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80010de:	2311      	movs	r3, #17
 80010e0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80010e2:	2300      	movs	r3, #0
 80010e4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80010e6:	2308      	movs	r3, #8
 80010e8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80010ea:	230f      	movs	r3, #15
 80010ec:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 10;
 80010ee:	230a      	movs	r3, #10
 80010f0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 5;
 80010f2:	2305      	movs	r3, #5
 80010f4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80010f6:	2310      	movs	r3, #16
 80010f8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80010fa:	2311      	movs	r3, #17
 80010fc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001102:	463a      	mov	r2, r7
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	4808      	ldr	r0, [pc, #32]	; (800112c <MX_FMC_Init+0xf8>)
 800110c:	f00c fa84 	bl	800d618 <HAL_SRAM_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_FMC_Init+0xe6>
  {
    Error_Handler( );
 8001116:	f000 fd95 	bl	8001c44 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  HAL_SetFMCMemorySwappingConfig(FMC_SWAPBMAP_SDRAM_SRAM);
 800111a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800111e:	f001 ff87 	bl	8003030 <HAL_SetFMCMemorySwappingConfig>

  /* USER CODE END FMC_Init 2 */
}
 8001122:	bf00      	nop
 8001124:	3738      	adds	r7, #56	; 0x38
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	24003d0c 	.word	0x24003d0c
 8001130:	52004000 	.word	0x52004000
 8001134:	52004104 	.word	0x52004104

08001138 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001138:	b580      	push	{r7, lr}
 800113a:	b0b6      	sub	sp, #216	; 0xd8
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800114e:	4b39      	ldr	r3, [pc, #228]	; (8001234 <HAL_FMC_MspInit+0xfc>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d169      	bne.n	800122a <HAL_FMC_MspInit+0xf2>
    return;
  }
  FMC_Initialized = 1;
 8001156:	4b37      	ldr	r3, [pc, #220]	; (8001234 <HAL_FMC_MspInit+0xfc>)
 8001158:	2201      	movs	r2, #1
 800115a:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	22bc      	movs	r2, #188	; 0xbc
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f01b fa67 	bl	801c638 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800116a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800116e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8001170:	2300      	movs	r3, #0
 8001172:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	4618      	mov	r0, r3
 800117a:	f008 f9ad 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_FMC_MspInit+0x50>
    {
      Error_Handler();
 8001184:	f000 fd5e 	bl	8001c44 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001188:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <HAL_FMC_MspInit+0x100>)
 800118a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800118e:	4a2a      	ldr	r2, [pc, #168]	; (8001238 <HAL_FMC_MspInit+0x100>)
 8001190:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001194:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <HAL_FMC_MspInit+0x100>)
 800119a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800119e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
  PE7   ------> FMC_D4
  PE10   ------> FMC_D7
  PE9   ------> FMC_D6
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4
 80011a6:	f24c 03b3 	movw	r3, #49331	; 0xc0b3
 80011aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011c0:	230c      	movs	r3, #12
 80011c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011ca:	4619      	mov	r1, r3
 80011cc:	481b      	ldr	r0, [pc, #108]	; (800123c <HAL_FMC_MspInit+0x104>)
 80011ce:	f006 ff7b 	bl	80080c8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011d2:	2301      	movs	r3, #1
 80011d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011ea:	230c      	movs	r3, #12
 80011ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011f0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011f4:	4619      	mov	r1, r3
 80011f6:	4812      	ldr	r0, [pc, #72]	; (8001240 <HAL_FMC_MspInit+0x108>)
 80011f8:	f006 ff66 	bl	80080c8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_9;
 80011fc:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8001200:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001210:	2303      	movs	r3, #3
 8001212:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001216:	230c      	movs	r3, #12
 8001218:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800121c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001220:	4619      	mov	r1, r3
 8001222:	4808      	ldr	r0, [pc, #32]	; (8001244 <HAL_FMC_MspInit+0x10c>)
 8001224:	f006 ff50 	bl	80080c8 <HAL_GPIO_Init>
 8001228:	e000      	b.n	800122c <HAL_FMC_MspInit+0xf4>
    return;
 800122a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800122c:	37d8      	adds	r7, #216	; 0xd8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	24003a34 	.word	0x24003a34
 8001238:	58024400 	.word	0x58024400
 800123c:	58020c00 	.word	0x58020c00
 8001240:	58021400 	.word	0x58021400
 8001244:	58021000 	.word	0x58021000

08001248 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001250:	f7ff ff72 	bl	8001138 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08e      	sub	sp, #56	; 0x38
 8001260:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b8d      	ldr	r3, [pc, #564]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001278:	4a8b      	ldr	r2, [pc, #556]	; (80014a8 <MX_GPIO_Init+0x24c>)
 800127a:	f043 0302 	orr.w	r3, r3, #2
 800127e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001282:	4b89      	ldr	r3, [pc, #548]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	623b      	str	r3, [r7, #32]
 800128e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001290:	4b85      	ldr	r3, [pc, #532]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001296:	4a84      	ldr	r2, [pc, #528]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800129c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012a0:	4b81      	ldr	r3, [pc, #516]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ae:	4b7e      	ldr	r3, [pc, #504]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b4:	4a7c      	ldr	r2, [pc, #496]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012b6:	f043 0308 	orr.w	r3, r3, #8
 80012ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012be:	4b7a      	ldr	r3, [pc, #488]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c4:	f003 0308 	and.w	r3, r3, #8
 80012c8:	61bb      	str	r3, [r7, #24]
 80012ca:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012cc:	4b76      	ldr	r3, [pc, #472]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012d2:	4a75      	ldr	r2, [pc, #468]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012dc:	4b72      	ldr	r3, [pc, #456]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ea:	4b6f      	ldr	r3, [pc, #444]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012f0:	4a6d      	ldr	r2, [pc, #436]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012fa:	4b6b      	ldr	r3, [pc, #428]	; (80014a8 <MX_GPIO_Init+0x24c>)
 80012fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001300:	f003 0310 	and.w	r3, r3, #16
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001308:	4b67      	ldr	r3, [pc, #412]	; (80014a8 <MX_GPIO_Init+0x24c>)
 800130a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800130e:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001318:	4b63      	ldr	r3, [pc, #396]	; (80014a8 <MX_GPIO_Init+0x24c>)
 800131a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800131e:	f003 0304 	and.w	r3, r3, #4
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001326:	4b60      	ldr	r3, [pc, #384]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800132c:	4a5e      	ldr	r2, [pc, #376]	; (80014a8 <MX_GPIO_Init+0x24c>)
 800132e:	f043 0320 	orr.w	r3, r3, #32
 8001332:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001336:	4b5c      	ldr	r3, [pc, #368]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800133c:	f003 0320 	and.w	r3, r3, #32
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001344:	4b58      	ldr	r3, [pc, #352]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800134a:	4a57      	ldr	r2, [pc, #348]	; (80014a8 <MX_GPIO_Init+0x24c>)
 800134c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001350:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001354:	4b54      	ldr	r3, [pc, #336]	; (80014a8 <MX_GPIO_Init+0x24c>)
 8001356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800135a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RESET_Pin|MEMS_CS_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001368:	4850      	ldr	r0, [pc, #320]	; (80014ac <MX_GPIO_Init+0x250>)
 800136a:	f007 f85d 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CIS_RS_GPIO_Port, CIS_RS_Pin, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001374:	484e      	ldr	r0, [pc, #312]	; (80014b0 <MX_GPIO_Init+0x254>)
 8001376:	f007 f857 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DAC_FLT_Pin|DAC_XSMT_Pin, GPIO_PIN_RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	f242 0104 	movw	r1, #8196	; 0x2004
 8001380:	484c      	ldr	r0, [pc, #304]	; (80014b4 <MX_GPIO_Init+0x258>)
 8001382:	f007 f851 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, EN_12V_Pin|EN_5V_Pin, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	2124      	movs	r1, #36	; 0x24
 800138a:	484b      	ldr	r0, [pc, #300]	; (80014b8 <MX_GPIO_Init+0x25c>)
 800138c:	f007 f84c 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAC_FMT_GPIO_Port, DAC_FMT_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2140      	movs	r1, #64	; 0x40
 8001394:	4849      	ldr	r0, [pc, #292]	; (80014bc <MX_GPIO_Init+0x260>)
 8001396:	f007 f847 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_Pin|DAC_DEMP_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	2148      	movs	r1, #72	; 0x48
 800139e:	4848      	ldr	r0, [pc, #288]	; (80014c0 <MX_GPIO_Init+0x264>)
 80013a0:	f007 f842 	bl	8008428 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = OLED_RESET_Pin|MEMS_CS_Pin;
 80013a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	483b      	ldr	r0, [pc, #236]	; (80014ac <MX_GPIO_Init+0x250>)
 80013be:	f006 fe83 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_FSYNC_Pin;
 80013c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MEMS_FSYNC_GPIO_Port, &GPIO_InitStruct);
 80013d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d4:	4619      	mov	r1, r3
 80013d6:	4836      	ldr	r0, [pc, #216]	; (80014b0 <MX_GPIO_Init+0x254>)
 80013d8:	f006 fe76 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CIS_RS_Pin;
 80013dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CIS_RS_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	482e      	ldr	r0, [pc, #184]	; (80014b0 <MX_GPIO_Init+0x254>)
 80013f6:	f006 fe67 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DAC_FLT_Pin|DAC_XSMT_Pin;
 80013fa:	f242 0304 	movw	r3, #8196	; 0x2004
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	2301      	movs	r3, #1
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001410:	4619      	mov	r1, r3
 8001412:	4828      	ldr	r0, [pc, #160]	; (80014b4 <MX_GPIO_Init+0x258>)
 8001414:	f006 fe58 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = EN_12V_Pin|EN_5V_Pin;
 8001418:	2324      	movs	r3, #36	; 0x24
 800141a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142c:	4619      	mov	r1, r3
 800142e:	4822      	ldr	r0, [pc, #136]	; (80014b8 <MX_GPIO_Init+0x25c>)
 8001430:	f006 fe4a 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_FMT_Pin;
 8001434:	2340      	movs	r3, #64	; 0x40
 8001436:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001438:	2301      	movs	r3, #1
 800143a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DAC_FMT_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001448:	4619      	mov	r1, r3
 800144a:	481c      	ldr	r0, [pc, #112]	; (80014bc <MX_GPIO_Init+0x260>)
 800144c:	f006 fe3c 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT_Pin;
 8001450:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001456:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <MX_GPIO_Init+0x268>)
 8001458:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MEMS_INT_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001462:	4619      	mov	r1, r3
 8001464:	4818      	ldr	r0, [pc, #96]	; (80014c8 <MX_GPIO_Init+0x26c>)
 8001466:	f006 fe2f 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = SW_4_Pin|SW_5_Pin|SW_1_Pin|SW_3_Pin
 800146a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
                          |SW_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <MX_GPIO_Init+0x268>)
 8001472:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147c:	4619      	mov	r1, r3
 800147e:	4813      	ldr	r0, [pc, #76]	; (80014cc <MX_GPIO_Init+0x270>)
 8001480:	f006 fe22 	bl	80080c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LED_Pin|DAC_DEMP_Pin;
 8001484:	2348      	movs	r3, #72	; 0x48
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	2301      	movs	r3, #1
 800148a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001498:	4619      	mov	r1, r3
 800149a:	4809      	ldr	r0, [pc, #36]	; (80014c0 <MX_GPIO_Init+0x264>)
 800149c:	f006 fe14 	bl	80080c8 <HAL_GPIO_Init>

}
 80014a0:	bf00      	nop
 80014a2:	3738      	adds	r7, #56	; 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	58024400 	.word	0x58024400
 80014ac:	58020400 	.word	0x58020400
 80014b0:	58020000 	.word	0x58020000
 80014b4:	58020800 	.word	0x58020800
 80014b8:	58021800 	.word	0x58021800
 80014bc:	58021400 	.word	0x58021400
 80014c0:	58021c00 	.word	0x58021c00
 80014c4:	11110000 	.word	0x11110000
 80014c8:	58020c00 	.word	0x58020c00
 80014cc:	58021000 	.word	0x58021000

080014d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	f5ad 5d1f 	sub.w	sp, sp, #10176	; 0x27c0
 80014d6:	b085      	sub	sp, #20
 80014d8:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN Boot_Mode_Sequence_0 */
	int32_t timeout;
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 80014da:	f000 fb73 	bl	8001bc4 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80014de:	4ba3      	ldr	r3, [pc, #652]	; (800176c <main+0x29c>)
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d11b      	bne.n	8001522 <main+0x52>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80014ea:	f3bf 8f4f 	dsb	sy
}
 80014ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014f0:	f3bf 8f6f 	isb	sy
}
 80014f4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80014f6:	4b9d      	ldr	r3, [pc, #628]	; (800176c <main+0x29c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80014fe:	f3bf 8f4f 	dsb	sy
}
 8001502:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001504:	f3bf 8f6f 	isb	sy
}
 8001508:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800150a:	4b98      	ldr	r3, [pc, #608]	; (800176c <main+0x29c>)
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	4a97      	ldr	r2, [pc, #604]	; (800176c <main+0x29c>)
 8001510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001514:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001516:	f3bf 8f4f 	dsb	sy
}
 800151a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800151c:	f3bf 8f6f 	isb	sy
}
 8001520:	e000      	b.n	8001524 <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001522:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001524:	4b91      	ldr	r3, [pc, #580]	; (800176c <main+0x29c>)
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d159      	bne.n	80015e4 <main+0x114>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001530:	4b8e      	ldr	r3, [pc, #568]	; (800176c <main+0x29c>)
 8001532:	2200      	movs	r2, #0
 8001534:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001538:	f3bf 8f4f 	dsb	sy
}
 800153c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800153e:	4b8b      	ldr	r3, [pc, #556]	; (800176c <main+0x29c>)
 8001540:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001544:	f242 72a8 	movw	r2, #10152	; 0x27a8
 8001548:	443a      	add	r2, r7
 800154a:	6013      	str	r3, [r2, #0]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800154c:	f242 73a8 	movw	r3, #10152	; 0x27a8
 8001550:	443b      	add	r3, r7
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	0b5b      	lsrs	r3, r3, #13
 8001556:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800155a:	f242 72a4 	movw	r2, #10148	; 0x27a4
 800155e:	443a      	add	r2, r7
 8001560:	6013      	str	r3, [r2, #0]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001562:	f242 73a8 	movw	r3, #10152	; 0x27a8
 8001566:	443b      	add	r3, r7
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	08db      	lsrs	r3, r3, #3
 800156c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001570:	f242 72a0 	movw	r2, #10144	; 0x27a0
 8001574:	443a      	add	r2, r7
 8001576:	6013      	str	r3, [r2, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001578:	f242 73a4 	movw	r3, #10148	; 0x27a4
 800157c:	443b      	add	r3, r7
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	015a      	lsls	r2, r3, #5
 8001582:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001586:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001588:	f242 72a0 	movw	r2, #10144	; 0x27a0
 800158c:	443a      	add	r2, r7
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001592:	4976      	ldr	r1, [pc, #472]	; (800176c <main+0x29c>)
 8001594:	4313      	orrs	r3, r2
 8001596:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800159a:	f242 73a0 	movw	r3, #10144	; 0x27a0
 800159e:	443b      	add	r3, r7
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	1e5a      	subs	r2, r3, #1
 80015a4:	f242 71a0 	movw	r1, #10144	; 0x27a0
 80015a8:	4439      	add	r1, r7
 80015aa:	600a      	str	r2, [r1, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1e3      	bne.n	8001578 <main+0xa8>
    } while(sets-- != 0U);
 80015b0:	f242 73a4 	movw	r3, #10148	; 0x27a4
 80015b4:	443b      	add	r3, r7
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	1e5a      	subs	r2, r3, #1
 80015ba:	f242 71a4 	movw	r1, #10148	; 0x27a4
 80015be:	4439      	add	r1, r7
 80015c0:	600a      	str	r2, [r1, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1cd      	bne.n	8001562 <main+0x92>
  __ASM volatile ("dsb 0xF":::"memory");
 80015c6:	f3bf 8f4f 	dsb	sy
}
 80015ca:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80015cc:	4b67      	ldr	r3, [pc, #412]	; (800176c <main+0x29c>)
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	4a66      	ldr	r2, [pc, #408]	; (800176c <main+0x29c>)
 80015d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80015d8:	f3bf 8f4f 	dsb	sy
}
 80015dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015de:	f3bf 8f6f 	isb	sy
}
 80015e2:	e000      	b.n	80015e6 <main+0x116>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80015e4:	bf00      	nop
	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 80015e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ea:	f242 72bc 	movw	r2, #10172	; 0x27bc
 80015ee:	443a      	add	r2, r7
 80015f0:	6013      	str	r3, [r2, #0]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80015f2:	bf00      	nop
 80015f4:	4b5e      	ldr	r3, [pc, #376]	; (8001770 <main+0x2a0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00a      	beq.n	8001616 <main+0x146>
 8001600:	f242 73bc 	movw	r3, #10172	; 0x27bc
 8001604:	443b      	add	r3, r7
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	1e5a      	subs	r2, r3, #1
 800160a:	f242 71bc 	movw	r1, #10172	; 0x27bc
 800160e:	4439      	add	r1, r7
 8001610:	600a      	str	r2, [r1, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	dcee      	bgt.n	80015f4 <main+0x124>
	if ( timeout < 0 )
 8001616:	f242 73bc 	movw	r3, #10172	; 0x27bc
 800161a:	443b      	add	r3, r7
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	da01      	bge.n	8001626 <main+0x156>
	{
		Error_Handler();
 8001622:	f000 fb0f 	bl	8001c44 <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001626:	f001 fc17 	bl	8002e58 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800162a:	f000 fa19 	bl	8001a60 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 800162e:	f000 fa9d 	bl	8001b6c <PeriphCommonClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8001632:	4b4f      	ldr	r3, [pc, #316]	; (8001770 <main+0x2a0>)
 8001634:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001638:	4a4d      	ldr	r2, [pc, #308]	; (8001770 <main+0x2a0>)
 800163a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800163e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001642:	4b4b      	ldr	r3, [pc, #300]	; (8001770 <main+0x2a0>)
 8001644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001648:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800164c:	4b49      	ldr	r3, [pc, #292]	; (8001774 <main+0x2a4>)
 800164e:	f507 511f 	add.w	r1, r7, #10176	; 0x27c0
 8001652:	440b      	add	r3, r1
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	4b47      	ldr	r3, [pc, #284]	; (8001774 <main+0x2a4>)
 8001658:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 800165c:	4413      	add	r3, r2
 800165e:	681b      	ldr	r3, [r3, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8001660:	2000      	movs	r0, #0
 8001662:	f006 ff15 	bl	8008490 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 8001666:	2100      	movs	r1, #0
 8001668:	2000      	movs	r0, #0
 800166a:	f006 ff2b 	bl	80084c4 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 800166e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001672:	f242 72bc 	movw	r2, #10172	; 0x27bc
 8001676:	443a      	add	r2, r7
 8001678:	6013      	str	r3, [r2, #0]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800167a:	bf00      	nop
 800167c:	4b3c      	ldr	r3, [pc, #240]	; (8001770 <main+0x2a0>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10a      	bne.n	800169e <main+0x1ce>
 8001688:	f242 73bc 	movw	r3, #10172	; 0x27bc
 800168c:	443b      	add	r3, r7
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	1e5a      	subs	r2, r3, #1
 8001692:	f242 71bc 	movw	r1, #10172	; 0x27bc
 8001696:	4439      	add	r1, r7
 8001698:	600a      	str	r2, [r1, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	dcee      	bgt.n	800167c <main+0x1ac>
	if ( timeout < 0 )
 800169e:	f242 73bc 	movw	r3, #10172	; 0x27bc
 80016a2:	443b      	add	r3, r7
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	da01      	bge.n	80016ae <main+0x1de>
	{
		Error_Handler();
 80016aa:	f000 facb 	bl	8001c44 <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80016ae:	f7ff fdd5 	bl	800125c <MX_GPIO_Init>
	MX_DMA_Init();
 80016b2:	f7ff fc9f 	bl	8000ff4 <MX_DMA_Init>
	MX_ADC1_Init();
 80016b6:	f7ff fa75 	bl	8000ba4 <MX_ADC1_Init>
	MX_ADC2_Init();
 80016ba:	f7ff fae9 	bl	8000c90 <MX_ADC2_Init>
	MX_ADC3_Init();
 80016be:	f7ff fb4d 	bl	8000d5c <MX_ADC3_Init>
	MX_FMC_Init();
 80016c2:	f7ff fcb7 	bl	8001034 <MX_FMC_Init>
	MX_SAI1_Init();
 80016c6:	f000 fb11 	bl	8001cec <MX_SAI1_Init>
	MX_SPI2_Init();
 80016ca:	f000 fbfb 	bl	8001ec4 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 80016ce:	f001 f989 	bl	80029e4 <MX_USART1_UART_Init>
	MX_TIM1_Init();
 80016d2:	f000 fdfb 	bl	80022cc <MX_TIM1_Init>
	MX_TIM3_Init();
 80016d6:	f000 fe89 	bl	80023ec <MX_TIM3_Init>
	MX_TIM4_Init();
 80016da:	f000 fee1 	bl	80024a0 <MX_TIM4_Init>
	MX_TIM5_Init();
 80016de:	f000 ff39 	bl	8002554 <MX_TIM5_Init>
	MX_TIM8_Init();
 80016e2:	f000 ff91 	bl	8002608 <MX_TIM8_Init>
	MX_RNG_Init();
 80016e6:	f000 fab3 	bl	8001c50 <MX_RNG_Init>
	MX_CRC_Init();
 80016ea:	f7ff fc3f 	bl	8000f6c <MX_CRC_Init>
	MX_LWIP_Init();
 80016ee:	f00d fe9b 	bl	800f428 <MX_LWIP_Init>
	MX_PDM2PCM_Init();
 80016f2:	f018 f93f 	bl	8019974 <MX_PDM2PCM_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, GPIO_PIN_SET);
 80016f6:	2201      	movs	r2, #1
 80016f8:	2120      	movs	r1, #32
 80016fa:	481f      	ldr	r0, [pc, #124]	; (8001778 <main+0x2a8>)
 80016fc:	f006 fe94 	bl	8008428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_5V_GPIO_Port, EN_5V_Pin, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	2104      	movs	r1, #4
 8001704:	481c      	ldr	r0, [pc, #112]	; (8001778 <main+0x2a8>)
 8001706:	f006 fe8f 	bl	8008428 <HAL_GPIO_WritePin>

	//  int8_t timeText[] = {'1', '2', ':', '3', '5'};
	//  uint32_t framecount = 0;

	ssd1362_init();
 800170a:	f019 f80b 	bl	801a724 <ssd1362_init>

	ssd1362_clearBuffer();
 800170e:	f018 ffa9 	bl	801a664 <ssd1362_clearBuffer>
	ssd1362_drawHLine(0, 5, 256,0xF, 0);
 8001712:	2300      	movs	r3, #0
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	230f      	movs	r3, #15
 8001718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800171c:	2105      	movs	r1, #5
 800171e:	2000      	movs	r0, #0
 8001720:	f018 fe0e 	bl	801a340 <ssd1362_drawHLine>
	ssd1362_drawHLine(0, 40, 256,0xF, 0);
 8001724:	2300      	movs	r3, #0
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	230f      	movs	r3, #15
 800172a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800172e:	2128      	movs	r1, #40	; 0x28
 8001730:	2000      	movs	r0, #0
 8001732:	f018 fe05 	bl	801a340 <ssd1362_drawHLine>
	ssd1362_drawString(16, 15, (int8_t *)"Hello Spectral Sound Scanner", 0xF, 16);
 8001736:	2310      	movs	r3, #16
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	230f      	movs	r3, #15
 800173c:	4a0f      	ldr	r2, [pc, #60]	; (800177c <main+0x2ac>)
 800173e:	210f      	movs	r1, #15
 8001740:	2010      	movs	r0, #16
 8001742:	f018 feee 	bl	801a522 <ssd1362_drawString>
	ssd1362_writeFullBuffer();
 8001746:	f018 ffbb 	bl	801a6c0 <ssd1362_writeFullBuffer>

	HAL_Delay(100);
 800174a:	2064      	movs	r0, #100	; 0x64
 800174c:	f001 fc16 	bl	8002f7c <HAL_Delay>

	pcm5102_Init();
 8001750:	f018 fc46 	bl	8019fe0 <pcm5102_Init>
	uint32_t aRandom32bit = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	f242 7290 	movw	r2, #10128	; 0x2790
 800175a:	443a      	add	r2, r7
 800175c:	6013      	str	r3, [r2, #0]
	uint8_t buff[10000];

	for (uint32_t i = 0; i < 10000; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	f242 72b8 	movw	r2, #10168	; 0x27b8
 8001764:	443a      	add	r2, r7
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	e02d      	b.n	80017c6 <main+0x2f6>
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00
 8001770:	58024400 	.word	0x58024400
 8001774:	ffffd8a8 	.word	0xffffd8a8
 8001778:	58021800 	.word	0x58021800
 800177c:	080210e8 	.word	0x080210e8
	{
		if (HAL_RNG_GenerateRandomNumber(&hrng, &aRandom32bit) != HAL_OK)
 8001780:	f242 7390 	movw	r3, #10128	; 0x2790
 8001784:	443b      	add	r3, r7
 8001786:	4619      	mov	r1, r3
 8001788:	48a4      	ldr	r0, [pc, #656]	; (8001a1c <main+0x54c>)
 800178a:	f00a f886 	bl	800b89a <HAL_RNG_GenerateRandomNumber>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <main+0x2c8>
		{
			/* Random number generation error */
			Error_Handler();
 8001794:	f000 fa56 	bl	8001c44 <Error_Handler>
		}
		buff[i] = aRandom32bit;
 8001798:	f242 7390 	movw	r3, #10128	; 0x2790
 800179c:	443b      	add	r3, r7
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	b2d9      	uxtb	r1, r3
 80017a2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80017a6:	f242 73b8 	movw	r3, #10168	; 0x27b8
 80017aa:	443b      	add	r3, r7
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	460a      	mov	r2, r1
 80017b2:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < 10000; i++)
 80017b4:	f242 73b8 	movw	r3, #10168	; 0x27b8
 80017b8:	443b      	add	r3, r7
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	f242 72b8 	movw	r2, #10168	; 0x27b8
 80017c2:	443a      	add	r2, r7
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	f242 73b8 	movw	r3, #10168	; 0x27b8
 80017ca:	443b      	add	r3, r7
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f242 720f 	movw	r2, #9999	; 0x270f
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d9d4      	bls.n	8001780 <main+0x2b0>
	}

	Audio_Player_Play(buff, 10000);
 80017d6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017da:	f242 7110 	movw	r1, #10000	; 0x2710
 80017de:	4618      	mov	r0, r3
 80017e0:	f018 fc1e 	bl	801a020 <Audio_Player_Play>
	HAL_Delay(1);
 80017e4:	2001      	movs	r0, #1
 80017e6:	f001 fbc9 	bl	8002f7c <HAL_Delay>

	//  HAL_GPIO_WritePin(MEMS_FSYNC_GPIO_Port, MEMS_FSYNC_Pin, GPIO_PIN_RESET);
	icm20602_init();
 80017ea:	f018 f979 	bl	8019ae0 <icm20602_init>
	int16_t accel_x, accel_y, accel_z, gyro_x, gyro_y, gyro_z, tmp;


	const char* message = "Hello UDP message!\n\r";
 80017ee:	4b8c      	ldr	r3, [pc, #560]	; (8001a20 <main+0x550>)
 80017f0:	f242 72b4 	movw	r2, #10164	; 0x27b4
 80017f4:	443a      	add	r2, r7
 80017f6:	6013      	str	r3, [r2, #0]

	ip_addr_t PC_IPADDR;
	IP_ADDR4(&PC_IPADDR, 192, 168, 1, 1);
 80017f8:	4b8a      	ldr	r3, [pc, #552]	; (8001a24 <main+0x554>)
 80017fa:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 80017fe:	4413      	add	r3, r2
 8001800:	4a89      	ldr	r2, [pc, #548]	; (8001a28 <main+0x558>)
 8001802:	601a      	str	r2, [r3, #0]

	struct udp_pcb* my_udp = udp_new();
 8001804:	f018 f86e 	bl	80198e4 <udp_new>
 8001808:	f242 73b0 	movw	r3, #10160	; 0x27b0
 800180c:	443b      	add	r3, r7
 800180e:	6018      	str	r0, [r3, #0]
	udp_connect(my_udp, &PC_IPADDR, 55151);
 8001810:	4b84      	ldr	r3, [pc, #528]	; (8001a24 <main+0x554>)
 8001812:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 8001816:	4413      	add	r3, r2
 8001818:	f24d 726f 	movw	r2, #55151	; 0xd76f
 800181c:	4619      	mov	r1, r3
 800181e:	f242 73b0 	movw	r3, #10160	; 0x27b0
 8001822:	443b      	add	r3, r7
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	f017 ffef 	bl	8019808 <udp_connect>
	struct pbuf* udp_buffer = NULL;
 800182a:	2300      	movs	r3, #0
 800182c:	f242 72ac 	movw	r2, #10156	; 0x27ac
 8001830:	443a      	add	r2, r7
 8001832:	6013      	str	r3, [r2, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001834:	4b7d      	ldr	r3, [pc, #500]	; (8001a2c <main+0x55c>)
 8001836:	2200      	movs	r2, #0
 8001838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800183c:	f3bf 8f4f 	dsb	sy
}
 8001840:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001842:	4b7a      	ldr	r3, [pc, #488]	; (8001a2c <main+0x55c>)
 8001844:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001848:	f242 729c 	movw	r2, #10140	; 0x279c
 800184c:	443a      	add	r2, r7
 800184e:	6013      	str	r3, [r2, #0]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001850:	f242 739c 	movw	r3, #10140	; 0x279c
 8001854:	443b      	add	r3, r7
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	0b5b      	lsrs	r3, r3, #13
 800185a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800185e:	f242 7298 	movw	r2, #10136	; 0x2798
 8001862:	443a      	add	r2, r7
 8001864:	6013      	str	r3, [r2, #0]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001866:	f242 739c 	movw	r3, #10140	; 0x279c
 800186a:	443b      	add	r3, r7
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	08db      	lsrs	r3, r3, #3
 8001870:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001874:	f242 7294 	movw	r2, #10132	; 0x2794
 8001878:	443a      	add	r2, r7
 800187a:	6013      	str	r3, [r2, #0]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800187c:	f242 7398 	movw	r3, #10136	; 0x2798
 8001880:	443b      	add	r3, r7
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	015a      	lsls	r2, r3, #5
 8001886:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800188a:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800188c:	f242 7294 	movw	r2, #10132	; 0x2794
 8001890:	443a      	add	r2, r7
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8001896:	4965      	ldr	r1, [pc, #404]	; (8001a2c <main+0x55c>)
 8001898:	4313      	orrs	r3, r2
 800189a:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800189e:	f242 7394 	movw	r3, #10132	; 0x2794
 80018a2:	443b      	add	r3, r7
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	1e5a      	subs	r2, r3, #1
 80018a8:	f242 7194 	movw	r1, #10132	; 0x2794
 80018ac:	4439      	add	r1, r7
 80018ae:	600a      	str	r2, [r1, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1e3      	bne.n	800187c <main+0x3ac>
    } while(sets-- != 0U);
 80018b4:	f242 7398 	movw	r3, #10136	; 0x2798
 80018b8:	443b      	add	r3, r7
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	1e5a      	subs	r2, r3, #1
 80018be:	f242 7198 	movw	r1, #10136	; 0x2798
 80018c2:	4439      	add	r1, r7
 80018c4:	600a      	str	r2, [r1, #0]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1cd      	bne.n	8001866 <main+0x396>
  __ASM volatile ("dsb 0xF":::"memory");
 80018ca:	f3bf 8f4f 	dsb	sy
}
 80018ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018d0:	f3bf 8f6f 	isb	sy
}
 80018d4:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80018d6:	bf00      	nop
		//	  ssd1362_writeFullBuffer();
		//	  HAL_Delay(1);

		//	  icm20602_read_accel(&accel_x, &accel_y, &accel_z);
		//	  icm20602_read_gyro(&gyro_x, &gyro_y, &gyro_z);
		icm20602_read_data_raw(&accel_x, &accel_y, &accel_z, &gyro_x, &gyro_y, &gyro_z, &tmp);
 80018d8:	4c55      	ldr	r4, [pc, #340]	; (8001a30 <main+0x560>)
 80018da:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80018de:	441c      	add	r4, r3
 80018e0:	4a54      	ldr	r2, [pc, #336]	; (8001a34 <main+0x564>)
 80018e2:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80018e6:	441a      	add	r2, r3
 80018e8:	4953      	ldr	r1, [pc, #332]	; (8001a38 <main+0x568>)
 80018ea:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80018ee:	4419      	add	r1, r3
 80018f0:	4852      	ldr	r0, [pc, #328]	; (8001a3c <main+0x56c>)
 80018f2:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80018f6:	4418      	add	r0, r3
 80018f8:	4b51      	ldr	r3, [pc, #324]	; (8001a40 <main+0x570>)
 80018fa:	f507 5c1f 	add.w	ip, r7, #10176	; 0x27c0
 80018fe:	4463      	add	r3, ip
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	4b50      	ldr	r3, [pc, #320]	; (8001a44 <main+0x574>)
 8001904:	f507 5c1f 	add.w	ip, r7, #10176	; 0x27c0
 8001908:	4463      	add	r3, ip
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	4b4e      	ldr	r3, [pc, #312]	; (8001a48 <main+0x578>)
 800190e:	f507 5c1f 	add.w	ip, r7, #10176	; 0x27c0
 8001912:	4463      	add	r3, ip
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	4623      	mov	r3, r4
 8001918:	f018 fab0 	bl	8019e7c <icm20602_read_data_raw>

		ssd1362_clearBuffer();
 800191c:	f018 fea2 	bl	801a664 <ssd1362_clearBuffer>
		char text[100] = {0};
 8001920:	4b4a      	ldr	r3, [pc, #296]	; (8001a4c <main+0x57c>)
 8001922:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 8001926:	4413      	add	r3, r2
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	3304      	adds	r3, #4
 800192e:	2260      	movs	r2, #96	; 0x60
 8001930:	2100      	movs	r1, #0
 8001932:	4618      	mov	r0, r3
 8001934:	f01a fe80 	bl	801c638 <memset>
		//	  sprintf(text,"Accel : %.2f  %.2f  %.2f", accel_x, accel_y, accel_z);
		//	  ssd1362_drawString(0, 10, (int8_t *)text, 0xF, 16);
		//	  sprintf(text,"Gyro  : %.2f  %.2f  %.2f", gyro_x, gyro_y, gyro_z);
		//	  ssd1362_drawString(0, 30, (int8_t *)text, 0xF, 16);
		//	  sprintf(text,"temp. : %.2f", tmp);
		sprintf(text,"Accel : %d  %d  %d", accel_x, accel_y, accel_z);
 8001938:	4b40      	ldr	r3, [pc, #256]	; (8001a3c <main+0x56c>)
 800193a:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 800193e:	4413      	add	r3, r2
 8001940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001944:	461a      	mov	r2, r3
 8001946:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <main+0x568>)
 8001948:	f507 511f 	add.w	r1, r7, #10176	; 0x27c0
 800194c:	440b      	add	r3, r1
 800194e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001952:	4619      	mov	r1, r3
 8001954:	4b37      	ldr	r3, [pc, #220]	; (8001a34 <main+0x564>)
 8001956:	f507 501f 	add.w	r0, r7, #10176	; 0x27c0
 800195a:	4403      	add	r3, r0
 800195c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001960:	483a      	ldr	r0, [pc, #232]	; (8001a4c <main+0x57c>)
 8001962:	f507 541f 	add.w	r4, r7, #10176	; 0x27c0
 8001966:	4420      	add	r0, r4
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	460b      	mov	r3, r1
 800196c:	4938      	ldr	r1, [pc, #224]	; (8001a50 <main+0x580>)
 800196e:	f01b fdcb 	bl	801d508 <siprintf>
		ssd1362_drawString(0, 10, (int8_t *)text, 0xF, 16);
 8001972:	4a36      	ldr	r2, [pc, #216]	; (8001a4c <main+0x57c>)
 8001974:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 8001978:	441a      	add	r2, r3
 800197a:	2310      	movs	r3, #16
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	230f      	movs	r3, #15
 8001980:	210a      	movs	r1, #10
 8001982:	2000      	movs	r0, #0
 8001984:	f018 fdcd 	bl	801a522 <ssd1362_drawString>
		sprintf(text,"Gyro  : %d  %d  %d", gyro_x, gyro_y, gyro_z);
 8001988:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <main+0x560>)
 800198a:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 800198e:	4413      	add	r3, r2
 8001990:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001994:	461a      	mov	r2, r3
 8001996:	4b2c      	ldr	r3, [pc, #176]	; (8001a48 <main+0x578>)
 8001998:	f507 511f 	add.w	r1, r7, #10176	; 0x27c0
 800199c:	440b      	add	r3, r1
 800199e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a2:	4619      	mov	r1, r3
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <main+0x574>)
 80019a6:	f507 501f 	add.w	r0, r7, #10176	; 0x27c0
 80019aa:	4403      	add	r3, r0
 80019ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b0:	4826      	ldr	r0, [pc, #152]	; (8001a4c <main+0x57c>)
 80019b2:	f507 541f 	add.w	r4, r7, #10176	; 0x27c0
 80019b6:	4420      	add	r0, r4
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	460b      	mov	r3, r1
 80019bc:	4925      	ldr	r1, [pc, #148]	; (8001a54 <main+0x584>)
 80019be:	f01b fda3 	bl	801d508 <siprintf>
		ssd1362_drawString(0, 30, (int8_t *)text, 0xF, 16);
 80019c2:	4a22      	ldr	r2, [pc, #136]	; (8001a4c <main+0x57c>)
 80019c4:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80019c8:	441a      	add	r2, r3
 80019ca:	2310      	movs	r3, #16
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	230f      	movs	r3, #15
 80019d0:	211e      	movs	r1, #30
 80019d2:	2000      	movs	r0, #0
 80019d4:	f018 fda5 	bl	801a522 <ssd1362_drawString>
		sprintf(text,"temp. : %d", tmp);
 80019d8:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <main+0x570>)
 80019da:	f507 521f 	add.w	r2, r7, #10176	; 0x27c0
 80019de:	4413      	add	r3, r2
 80019e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <main+0x57c>)
 80019e8:	f507 511f 	add.w	r1, r7, #10176	; 0x27c0
 80019ec:	440b      	add	r3, r1
 80019ee:	491a      	ldr	r1, [pc, #104]	; (8001a58 <main+0x588>)
 80019f0:	4618      	mov	r0, r3
 80019f2:	f01b fd89 	bl	801d508 <siprintf>
		ssd1362_drawString(0, 50, (int8_t *)text, 0xF, 16);
 80019f6:	4a15      	ldr	r2, [pc, #84]	; (8001a4c <main+0x57c>)
 80019f8:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80019fc:	441a      	add	r2, r3
 80019fe:	2310      	movs	r3, #16
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	230f      	movs	r3, #15
 8001a04:	2132      	movs	r1, #50	; 0x32
 8001a06:	2000      	movs	r0, #0
 8001a08:	f018 fd8b 	bl	801a522 <ssd1362_drawString>
		ssd1362_writeFullBuffer();
 8001a0c:	f018 fe58 	bl	801a6c0 <ssd1362_writeFullBuffer>

		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001a10:	2140      	movs	r1, #64	; 0x40
 8001a12:	4812      	ldr	r0, [pc, #72]	; (8001a5c <main+0x58c>)
 8001a14:	f006 fd21 	bl	800845a <HAL_GPIO_TogglePin>
	{
 8001a18:	e75e      	b.n	80018d8 <main+0x408>
 8001a1a:	bf00      	nop
 8001a1c:	24003d58 	.word	0x24003d58
 8001a20:	08021108 	.word	0x08021108
 8001a24:	ffffd8ac 	.word	0xffffd8ac
 8001a28:	0101a8c0 	.word	0x0101a8c0
 8001a2c:	e000ed00 	.word	0xe000ed00
 8001a30:	ffffd8b8 	.word	0xffffd8b8
 8001a34:	ffffd8ba 	.word	0xffffd8ba
 8001a38:	ffffd8bc 	.word	0xffffd8bc
 8001a3c:	ffffd8be 	.word	0xffffd8be
 8001a40:	ffffd8b2 	.word	0xffffd8b2
 8001a44:	ffffd8b4 	.word	0xffffd8b4
 8001a48:	ffffd8b6 	.word	0xffffd8b6
 8001a4c:	ffffd844 	.word	0xffffd844
 8001a50:	08021120 	.word	0x08021120
 8001a54:	08021134 	.word	0x08021134
 8001a58:	08021148 	.word	0x08021148
 8001a5c:	58021c00 	.word	0x58021c00

08001a60 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b09c      	sub	sp, #112	; 0x70
 8001a64:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6a:	224c      	movs	r2, #76	; 0x4c
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f01a fde2 	bl	801c638 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2220      	movs	r2, #32
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f01a fddc 	bl	801c638 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001a80:	2004      	movs	r0, #4
 8001a82:	f006 fd33 	bl	80084ec <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001a86:	2300      	movs	r3, #0
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	4b35      	ldr	r3, [pc, #212]	; (8001b60 <SystemClock_Config+0x100>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	4a34      	ldr	r2, [pc, #208]	; (8001b60 <SystemClock_Config+0x100>)
 8001a90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a94:	6193      	str	r3, [r2, #24]
 8001a96:	4b32      	ldr	r3, [pc, #200]	; (8001b60 <SystemClock_Config+0x100>)
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a9e:	603b      	str	r3, [r7, #0]
 8001aa0:	4b30      	ldr	r3, [pc, #192]	; (8001b64 <SystemClock_Config+0x104>)
 8001aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa4:	4a2f      	ldr	r2, [pc, #188]	; (8001b64 <SystemClock_Config+0x104>)
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001aac:	4b2d      	ldr	r3, [pc, #180]	; (8001b64 <SystemClock_Config+0x104>)
 8001aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	603b      	str	r3, [r7, #0]
 8001ab6:	683b      	ldr	r3, [r7, #0]

	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001ab8:	bf00      	nop
 8001aba:	4b29      	ldr	r3, [pc, #164]	; (8001b60 <SystemClock_Config+0x100>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ac2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ac6:	d1f8      	bne.n	8001aba <SystemClock_Config+0x5a>
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001ac8:	4b27      	ldr	r3, [pc, #156]	; (8001b68 <SystemClock_Config+0x108>)
 8001aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001acc:	f023 0303 	bic.w	r3, r3, #3
 8001ad0:	4a25      	ldr	r2, [pc, #148]	; (8001b68 <SystemClock_Config+0x108>)
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	6293      	str	r3, [r2, #40]	; 0x28
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001ad8:	2321      	movs	r3, #33	; 0x21
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001adc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aea:	2302      	movs	r3, #2
 8001aec:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001aee:	2305      	movs	r3, #5
 8001af0:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001af2:	23c0      	movs	r3, #192	; 0xc0
 8001af4:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001af6:	2302      	movs	r3, #2
 8001af8:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 8;
 8001afa:	2308      	movs	r3, #8
 8001afc:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 8;
 8001afe:	2308      	movs	r3, #8
 8001b00:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001b02:	2308      	movs	r3, #8
 8001b04:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b12:	4618      	mov	r0, r3
 8001b14:	f006 fd44 	bl	80085a0 <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001b1e:	f000 f891 	bl	8001c44 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	233f      	movs	r3, #63	; 0x3f
 8001b24:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
			|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2303      	movs	r3, #3
 8001b28:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001b2e:	2308      	movs	r3, #8
 8001b30:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b32:	2340      	movs	r3, #64	; 0x40
 8001b34:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b36:	2340      	movs	r3, #64	; 0x40
 8001b38:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b3e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b40:	2340      	movs	r3, #64	; 0x40
 8001b42:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	2104      	movs	r1, #4
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f007 f939 	bl	8008dc0 <HAL_RCC_ClockConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0xf8>
	{
		Error_Handler();
 8001b54:	f000 f876 	bl	8001c44 <Error_Handler>
	}
}
 8001b58:	bf00      	nop
 8001b5a:	3770      	adds	r7, #112	; 0x70
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	58024800 	.word	0x58024800
 8001b64:	58000400 	.word	0x58000400
 8001b68:	58024400 	.word	0x58024400

08001b6c <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b0b0      	sub	sp, #192	; 0xc0
 8001b70:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	22bc      	movs	r2, #188	; 0xbc
 8001b76:	2100      	movs	r1, #0
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f01a fd5d 	bl	801c638 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b7e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b82:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.PLL2.PLL2M = 6;
 8001b84:	2306      	movs	r3, #6
 8001b86:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 192;
 8001b88:	23c0      	movs	r3, #192	; 0xc0
 8001b8a:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 10;
 8001b8c:	230a      	movs	r3, #10
 8001b8e:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 10;
 8001b90:	230a      	movs	r3, #10
 8001b92:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 10;
 8001b94:	230a      	movs	r3, #10
 8001b96:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	4618      	mov	r0, r3
 8001bae:	f007 fc93 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <PeriphCommonClock_Config+0x50>
	{
		Error_Handler();
 8001bb8:	f000 f844 	bl	8001c44 <Error_Handler>
	}
}
 8001bbc:	bf00      	nop
 8001bbe:	37c0      	adds	r7, #192	; 0xc0
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001bca:	463b      	mov	r3, r7
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8001bd6:	f002 fbd9 	bl	800438c <HAL_MPU_Disable>
	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x30040000;
 8001be2:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <MPU_Config+0x78>)
 8001be4:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001be6:	2307      	movs	r3, #7
 8001be8:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001c02:	2301      	movs	r3, #1
 8001c04:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c06:	463b      	mov	r3, r7
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f002 fbf7 	bl	80043fc <HAL_MPU_ConfigRegion>
	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x30044000;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <MPU_Config+0x7c>)
 8001c14:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001c16:	230d      	movs	r3, #13
 8001c18:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c26:	463b      	mov	r3, r7
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f002 fbe7 	bl	80043fc <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c2e:	2004      	movs	r0, #4
 8001c30:	f002 fbc4 	bl	80043bc <HAL_MPU_Enable>

}
 8001c34:	bf00      	nop
 8001c36:	3710      	adds	r7, #16
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	30040000 	.word	0x30040000
 8001c40:	30044000 	.word	0x30044000

08001c44 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c48:	b672      	cpsid	i
}
 8001c4a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001c4c:	e7fe      	b.n	8001c4c <Error_Handler+0x8>
	...

08001c50 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <MX_RNG_Init+0x24>)
 8001c56:	4a08      	ldr	r2, [pc, #32]	; (8001c78 <MX_RNG_Init+0x28>)
 8001c58:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <MX_RNG_Init+0x24>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <MX_RNG_Init+0x24>)
 8001c62:	f009 fdbf 	bl	800b7e4 <HAL_RNG_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8001c6c:	f7ff ffea 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	24003d58 	.word	0x24003d58
 8001c78:	48021800 	.word	0x48021800

08001c7c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b0b2      	sub	sp, #200	; 0xc8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	22bc      	movs	r2, #188	; 0xbc
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f01a fcd3 	bl	801c638 <memset>
  if(rngHandle->Instance==RNG)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a13      	ldr	r2, [pc, #76]	; (8001ce4 <HAL_RNG_MspInit+0x68>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d11e      	bne.n	8001cda <HAL_RNG_MspInit+0x5e>
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001c9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ca0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ca8:	f107 030c 	add.w	r3, r7, #12
 8001cac:	4618      	mov	r0, r3
 8001cae:	f007 fc13 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8001cb8:	f7ff ffc4 	bl	8001c44 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	; (8001ce8 <HAL_RNG_MspInit+0x6c>)
 8001cbe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001cc2:	4a09      	ldr	r2, [pc, #36]	; (8001ce8 <HAL_RNG_MspInit+0x6c>)
 8001cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cc8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_RNG_MspInit+0x6c>)
 8001cce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001cda:	bf00      	nop
 8001cdc:	37c8      	adds	r7, #200	; 0xc8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	48021800 	.word	0x48021800
 8001ce8:	58024400 	.word	0x58024400

08001cec <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001cf0:	4b17      	ldr	r3, [pc, #92]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001cf2:	4a18      	ldr	r2, [pc, #96]	; (8001d54 <MX_SAI1_Init+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001cf6:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001d08:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001d14:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d16:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001d1a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001d34:	2302      	movs	r3, #2
 8001d36:	2200      	movs	r2, #0
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_SAI1_Init+0x64>)
 8001d3c:	f009 fdfc 	bl	800b938 <HAL_SAI_InitProtocol>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 8001d46:	f7ff ff7d 	bl	8001c44 <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	24003de4 	.word	0x24003de4
 8001d54:	40015804 	.word	0x40015804

08001d58 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b0b8      	sub	sp, #224	; 0xe0
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d60:	f107 0310 	add.w	r3, r7, #16
 8001d64:	22bc      	movs	r2, #188	; 0xbc
 8001d66:	2100      	movs	r1, #0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f01a fc65 	bl	801c638 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a4d      	ldr	r2, [pc, #308]	; (8001ea8 <HAL_SAI_MspInit+0x150>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	f040 8093 	bne.w	8001ea0 <HAL_SAI_MspInit+0x148>
    {
    /* SAI1 clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f007 fba5 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 8001d94:	f7ff ff56 	bl	8001c44 <Error_Handler>
    }

    if (SAI1_client == 0)
 8001d98:	4b44      	ldr	r3, [pc, #272]	; (8001eac <HAL_SAI_MspInit+0x154>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10e      	bne.n	8001dbe <HAL_SAI_MspInit+0x66>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001da0:	4b43      	ldr	r3, [pc, #268]	; (8001eb0 <HAL_SAI_MspInit+0x158>)
 8001da2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001da6:	4a42      	ldr	r2, [pc, #264]	; (8001eb0 <HAL_SAI_MspInit+0x158>)
 8001da8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dac:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001db0:	4b3f      	ldr	r3, [pc, #252]	; (8001eb0 <HAL_SAI_MspInit+0x158>)
 8001db2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8001dbe:	4b3b      	ldr	r3, [pc, #236]	; (8001eac <HAL_SAI_MspInit+0x154>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	4a39      	ldr	r2, [pc, #228]	; (8001eac <HAL_SAI_MspInit+0x154>)
 8001dc6:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE5     ------> SAI1_SCK_A
    PD6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_2|GPIO_PIN_5;
 8001dc8:	2334      	movs	r3, #52	; 0x34
 8001dca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001de0:	2306      	movs	r3, #6
 8001de2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001de6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001dea:	4619      	mov	r1, r3
 8001dec:	4831      	ldr	r0, [pc, #196]	; (8001eb4 <HAL_SAI_MspInit+0x15c>)
 8001dee:	f006 f96b 	bl	80080c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001df2:	2340      	movs	r3, #64	; 0x40
 8001df4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001e0a:	2306      	movs	r3, #6
 8001e0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e14:	4619      	mov	r1, r3
 8001e16:	4828      	ldr	r0, [pc, #160]	; (8001eb8 <HAL_SAI_MspInit+0x160>)
 8001e18:	f006 f956 	bl	80080c8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e1e:	4a28      	ldr	r2, [pc, #160]	; (8001ec0 <HAL_SAI_MspInit+0x168>)
 8001e20:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001e22:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e24:	2257      	movs	r2, #87	; 0x57
 8001e26:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e28:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e2e:	4b23      	ldr	r3, [pc, #140]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001e34:	4b21      	ldr	r3, [pc, #132]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e3a:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e42:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e44:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e4a:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e52:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e5a:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e5c:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e5e:	2204      	movs	r2, #4
 8001e60:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e62:	4b16      	ldr	r3, [pc, #88]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e64:	2203      	movs	r2, #3
 8001e66:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001e74:	4811      	ldr	r0, [pc, #68]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e76:	f002 fc03 	bl	8004680 <HAL_DMA_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <HAL_SAI_MspInit+0x12c>
    {
      Error_Handler();
 8001e80:	f7ff fee0 	bl	8001c44 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001e8c:	4a0b      	ldr	r2, [pc, #44]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001e9a:	4a08      	ldr	r2, [pc, #32]	; (8001ebc <HAL_SAI_MspInit+0x164>)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8001ea0:	bf00      	nop
 8001ea2:	37e0      	adds	r7, #224	; 0xe0
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40015804 	.word	0x40015804
 8001eac:	24003a38 	.word	0x24003a38
 8001eb0:	58024400 	.word	0x58024400
 8001eb4:	58021000 	.word	0x58021000
 8001eb8:	58020c00 	.word	0x58020c00
 8001ebc:	24003d6c 	.word	0x24003d6c
 8001ec0:	40020010 	.word	0x40020010

08001ec4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001ec8:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001eca:	4a28      	ldr	r2, [pc, #160]	; (8001f6c <MX_SPI2_Init+0xa8>)
 8001ecc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ece:	4b26      	ldr	r3, [pc, #152]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ed0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ed4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ed6:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001edc:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ede:	2207      	movs	r2, #7
 8001ee0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ee2:	4b21      	ldr	r3, [pc, #132]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001eee:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ef0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ef4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001ef8:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8001efc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001efe:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f04:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f0a:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001f10:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001f16:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f28:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	; (8001f68 <MX_SPI2_Init+0xa4>)
 8001f54:	f00a fa96 	bl	800c484 <HAL_SPI_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8001f5e:	f7ff fe71 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	24003e7c 	.word	0x24003e7c
 8001f6c:	40003800 	.word	0x40003800

08001f70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0ba      	sub	sp, #232	; 0xe8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f88:	f107 0318 	add.w	r3, r7, #24
 8001f8c:	22bc      	movs	r2, #188	; 0xbc
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f01a fb51 	bl	801c638 <memset>
  if(spiHandle->Instance==SPI2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a37      	ldr	r2, [pc, #220]	; (8002078 <HAL_SPI_MspInit+0x108>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d166      	bne.n	800206e <HAL_SPI_MspInit+0xfe>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001fa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fa4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001faa:	f107 0318 	add.w	r3, r7, #24
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f007 fa92 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001fba:	f7ff fe43 	bl	8001c44 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fc4:	4a2d      	ldr	r2, [pc, #180]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001fce:	4b2b      	ldr	r3, [pc, #172]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fdc:	4b27      	ldr	r3, [pc, #156]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fe2:	4a26      	ldr	r2, [pc, #152]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fe4:	f043 0308 	orr.w	r3, r3, #8
 8001fe8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fec:	4b23      	ldr	r3, [pc, #140]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002000:	4a1e      	ldr	r2, [pc, #120]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8002002:	f043 0302 	orr.w	r3, r3, #2
 8002006:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800200a:	4b1c      	ldr	r3, [pc, #112]	; (800207c <HAL_SPI_MspInit+0x10c>)
 800200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002018:	2308      	movs	r3, #8
 800201a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201e:	2302      	movs	r3, #2
 8002020:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202a:	2303      	movs	r3, #3
 800202c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002030:	2305      	movs	r3, #5
 8002032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002036:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800203a:	4619      	mov	r1, r3
 800203c:	4810      	ldr	r0, [pc, #64]	; (8002080 <HAL_SPI_MspInit+0x110>)
 800203e:	f006 f843 	bl	80080c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 8002042:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002046:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800205c:	2305      	movs	r3, #5
 800205e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002062:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002066:	4619      	mov	r1, r3
 8002068:	4806      	ldr	r0, [pc, #24]	; (8002084 <HAL_SPI_MspInit+0x114>)
 800206a:	f006 f82d 	bl	80080c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800206e:	bf00      	nop
 8002070:	37e8      	adds	r7, #232	; 0xe8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40003800 	.word	0x40003800
 800207c:	58024400 	.word	0x58024400
 8002080:	58020c00 	.word	0x58020c00
 8002084:	58020400 	.word	0x58020400

08002088 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_MspInit+0x30>)
 8002090:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002094:	4a08      	ldr	r2, [pc, #32]	; (80020b8 <HAL_MspInit+0x30>)
 8002096:	f043 0302 	orr.w	r3, r3, #2
 800209a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_MspInit+0x30>)
 80020a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	607b      	str	r3, [r7, #4]
 80020aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	58024400 	.word	0x58024400

080020bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020c0:	e7fe      	b.n	80020c0 <NMI_Handler+0x4>

080020c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c6:	e7fe      	b.n	80020c6 <HardFault_Handler+0x4>

080020c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020cc:	e7fe      	b.n	80020cc <MemManage_Handler+0x4>

080020ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d2:	e7fe      	b.n	80020d2 <BusFault_Handler+0x4>

080020d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <UsageFault_Handler+0x4>

080020da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002108:	f000 ff18 	bl	8002f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <DMA1_Stream0_IRQHandler+0x10>)
 8002116:	f003 f879 	bl	800520c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	24003d6c 	.word	0x24003d6c

08002124 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <ETH_IRQHandler+0x10>)
 800212a:	f004 fddd 	bl	8006ce8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	24004250 	.word	0x24004250

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
	return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_kill>:

int _kill(int pid, int sig)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002152:	4b05      	ldr	r3, [pc, #20]	; (8002168 <_kill+0x20>)
 8002154:	2216      	movs	r2, #22
 8002156:	601a      	str	r2, [r3, #0]
	return -1;
 8002158:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	24009a6c 	.word	0x24009a6c

0800216c <_exit>:

void _exit (int status)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002174:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f7ff ffe5 	bl	8002148 <_kill>
	while (1) {}		/* Make sure we hang here */
 800217e:	e7fe      	b.n	800217e <_exit+0x12>

08002180 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	e00a      	b.n	80021a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002192:	f3af 8000 	nop.w
 8002196:	4601      	mov	r1, r0
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	60ba      	str	r2, [r7, #8]
 800219e:	b2ca      	uxtb	r2, r1
 80021a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	3301      	adds	r3, #1
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	dbf0      	blt.n	8002192 <_read+0x12>
	}

return len;
 80021b0:	687b      	ldr	r3, [r7, #4]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b086      	sub	sp, #24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	e009      	b.n	80021e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	60ba      	str	r2, [r7, #8]
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	3301      	adds	r3, #1
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	dbf1      	blt.n	80021cc <_write+0x12>
	}
	return len;
 80021e8:	687b      	ldr	r3, [r7, #4]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <_close>:

int _close(int file)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
	return -1;
 80021fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
 8002212:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800221a:	605a      	str	r2, [r3, #4]
	return 0;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <_isatty>:

int _isatty(int file)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
	return 1;
 8002232:	2301      	movs	r3, #1
}
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
	return 0;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
	...

0800225c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800225c:	b480      	push	{r7}
 800225e:	b087      	sub	sp, #28
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002264:	4a14      	ldr	r2, [pc, #80]	; (80022b8 <_sbrk+0x5c>)
 8002266:	4b15      	ldr	r3, [pc, #84]	; (80022bc <_sbrk+0x60>)
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002270:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <_sbrk+0x64>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d102      	bne.n	800227e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002278:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <_sbrk+0x64>)
 800227a:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <_sbrk+0x68>)
 800227c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227e:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <_sbrk+0x64>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	429a      	cmp	r2, r3
 800228a:	d205      	bcs.n	8002298 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <_sbrk+0x6c>)
 800228e:	220c      	movs	r2, #12
 8002290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002296:	e009      	b.n	80022ac <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002298:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800229e:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <_sbrk+0x64>)
 80022a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022aa:	68fb      	ldr	r3, [r7, #12]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	371c      	adds	r7, #28
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	24080000 	.word	0x24080000
 80022bc:	00000400 	.word	0x00000400
 80022c0:	24003a3c 	.word	0x24003a3c
 80022c4:	24009a80 	.word	0x24009a80
 80022c8:	24009a6c 	.word	0x24009a6c

080022cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b096      	sub	sp, #88	; 0x58
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	605a      	str	r2, [r3, #4]
 80022e8:	609a      	str	r2, [r3, #8]
 80022ea:	60da      	str	r2, [r3, #12]
 80022ec:	611a      	str	r2, [r3, #16]
 80022ee:	615a      	str	r2, [r3, #20]
 80022f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022f2:	1d3b      	adds	r3, r7, #4
 80022f4:	222c      	movs	r2, #44	; 0x2c
 80022f6:	2100      	movs	r1, #0
 80022f8:	4618      	mov	r0, r3
 80022fa:	f01a f99d 	bl	801c638 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022fe:	4b39      	ldr	r3, [pc, #228]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002300:	4a39      	ldr	r2, [pc, #228]	; (80023e8 <MX_TIM1_Init+0x11c>)
 8002302:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002304:	4b37      	ldr	r3, [pc, #220]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002306:	2200      	movs	r2, #0
 8002308:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800230a:	4b36      	ldr	r3, [pc, #216]	; (80023e4 <MX_TIM1_Init+0x118>)
 800230c:	2200      	movs	r2, #0
 800230e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002310:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002312:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002316:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002318:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <MX_TIM1_Init+0x118>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800231e:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002324:	4b2f      	ldr	r3, [pc, #188]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800232a:	482e      	ldr	r0, [pc, #184]	; (80023e4 <MX_TIM1_Init+0x118>)
 800232c:	f00b fa08 	bl	800d740 <HAL_TIM_OC_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002336:	f7ff fc85 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233a:	2300      	movs	r3, #0
 800233c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800233e:	2300      	movs	r3, #0
 8002340:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002342:	2300      	movs	r3, #0
 8002344:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002346:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800234a:	4619      	mov	r1, r3
 800234c:	4825      	ldr	r0, [pc, #148]	; (80023e4 <MX_TIM1_Init+0x118>)
 800234e:	f00b fe2d 	bl	800dfac <HAL_TIMEx_MasterConfigSynchronization>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002358:	f7ff fc74 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800235c:	2300      	movs	r3, #0
 800235e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002364:	2300      	movs	r3, #0
 8002366:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002368:	2300      	movs	r3, #0
 800236a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800236c:	2300      	movs	r3, #0
 800236e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002370:	2300      	movs	r3, #0
 8002372:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002374:	2300      	movs	r3, #0
 8002376:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002378:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800237c:	2204      	movs	r2, #4
 800237e:	4619      	mov	r1, r3
 8002380:	4818      	ldr	r0, [pc, #96]	; (80023e4 <MX_TIM1_Init+0x118>)
 8002382:	f00b fa35 	bl	800d7f0 <HAL_TIM_OC_ConfigChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800238c:	f7ff fc5a 	bl	8001c44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002390:	2300      	movs	r3, #0
 8002392:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002394:	2300      	movs	r3, #0
 8002396:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800239c:	2300      	movs	r3, #0
 800239e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80023ae:	2300      	movs	r3, #0
 80023b0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80023b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023bc:	2300      	movs	r3, #0
 80023be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80023c0:	1d3b      	adds	r3, r7, #4
 80023c2:	4619      	mov	r1, r3
 80023c4:	4807      	ldr	r0, [pc, #28]	; (80023e4 <MX_TIM1_Init+0x118>)
 80023c6:	f00b fe79 	bl	800e0bc <HAL_TIMEx_ConfigBreakDeadTime>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80023d0:	f7ff fc38 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023d4:	4803      	ldr	r0, [pc, #12]	; (80023e4 <MX_TIM1_Init+0x118>)
 80023d6:	f000 fa25 	bl	8002824 <HAL_TIM_MspPostInit>

}
 80023da:	bf00      	nop
 80023dc:	3758      	adds	r7, #88	; 0x58
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	24004034 	.word	0x24004034
 80023e8:	40010000 	.word	0x40010000

080023ec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	; 0x28
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023fe:	463b      	mov	r3, r7
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
 800240c:	615a      	str	r2, [r3, #20]
 800240e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002410:	4b21      	ldr	r3, [pc, #132]	; (8002498 <MX_TIM3_Init+0xac>)
 8002412:	4a22      	ldr	r2, [pc, #136]	; (800249c <MX_TIM3_Init+0xb0>)
 8002414:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002416:	4b20      	ldr	r3, [pc, #128]	; (8002498 <MX_TIM3_Init+0xac>)
 8002418:	2200      	movs	r2, #0
 800241a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241c:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <MX_TIM3_Init+0xac>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002422:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <MX_TIM3_Init+0xac>)
 8002424:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002428:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800242a:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <MX_TIM3_Init+0xac>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002430:	4b19      	ldr	r3, [pc, #100]	; (8002498 <MX_TIM3_Init+0xac>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002436:	4818      	ldr	r0, [pc, #96]	; (8002498 <MX_TIM3_Init+0xac>)
 8002438:	f00b f982 	bl	800d740 <HAL_TIM_OC_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002442:	f7ff fbff 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800244a:	2300      	movs	r3, #0
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800244e:	f107 031c 	add.w	r3, r7, #28
 8002452:	4619      	mov	r1, r3
 8002454:	4810      	ldr	r0, [pc, #64]	; (8002498 <MX_TIM3_Init+0xac>)
 8002456:	f00b fda9 	bl	800dfac <HAL_TIMEx_MasterConfigSynchronization>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002460:	f7ff fbf0 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002464:	2300      	movs	r3, #0
 8002466:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800246c:	2300      	movs	r3, #0
 800246e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002470:	2300      	movs	r3, #0
 8002472:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002474:	463b      	mov	r3, r7
 8002476:	2200      	movs	r2, #0
 8002478:	4619      	mov	r1, r3
 800247a:	4807      	ldr	r0, [pc, #28]	; (8002498 <MX_TIM3_Init+0xac>)
 800247c:	f00b f9b8 	bl	800d7f0 <HAL_TIM_OC_ConfigChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002486:	f7ff fbdd 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800248a:	4803      	ldr	r0, [pc, #12]	; (8002498 <MX_TIM3_Init+0xac>)
 800248c:	f000 f9ca 	bl	8002824 <HAL_TIM_MspPostInit>

}
 8002490:	bf00      	nop
 8002492:	3728      	adds	r7, #40	; 0x28
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	24003fe8 	.word	0x24003fe8
 800249c:	40000400 	.word	0x40000400

080024a0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a6:	f107 031c 	add.w	r3, r7, #28
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024b2:	463b      	mov	r3, r7
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	611a      	str	r2, [r3, #16]
 80024c0:	615a      	str	r2, [r3, #20]
 80024c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024c4:	4b21      	ldr	r3, [pc, #132]	; (800254c <MX_TIM4_Init+0xac>)
 80024c6:	4a22      	ldr	r2, [pc, #136]	; (8002550 <MX_TIM4_Init+0xb0>)
 80024c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024ca:	4b20      	ldr	r3, [pc, #128]	; (800254c <MX_TIM4_Init+0xac>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d0:	4b1e      	ldr	r3, [pc, #120]	; (800254c <MX_TIM4_Init+0xac>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024d6:	4b1d      	ldr	r3, [pc, #116]	; (800254c <MX_TIM4_Init+0xac>)
 80024d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024de:	4b1b      	ldr	r3, [pc, #108]	; (800254c <MX_TIM4_Init+0xac>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e4:	4b19      	ldr	r3, [pc, #100]	; (800254c <MX_TIM4_Init+0xac>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80024ea:	4818      	ldr	r0, [pc, #96]	; (800254c <MX_TIM4_Init+0xac>)
 80024ec:	f00b f928 	bl	800d740 <HAL_TIM_OC_Init>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80024f6:	f7ff fba5 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002502:	f107 031c 	add.w	r3, r7, #28
 8002506:	4619      	mov	r1, r3
 8002508:	4810      	ldr	r0, [pc, #64]	; (800254c <MX_TIM4_Init+0xac>)
 800250a:	f00b fd4f 	bl	800dfac <HAL_TIMEx_MasterConfigSynchronization>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002514:	f7ff fb96 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002518:	2300      	movs	r3, #0
 800251a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002520:	2300      	movs	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002524:	2300      	movs	r3, #0
 8002526:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002528:	463b      	mov	r3, r7
 800252a:	2204      	movs	r2, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4807      	ldr	r0, [pc, #28]	; (800254c <MX_TIM4_Init+0xac>)
 8002530:	f00b f95e 	bl	800d7f0 <HAL_TIM_OC_ConfigChannel>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800253a:	f7ff fb83 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800253e:	4803      	ldr	r0, [pc, #12]	; (800254c <MX_TIM4_Init+0xac>)
 8002540:	f000 f970 	bl	8002824 <HAL_TIM_MspPostInit>

}
 8002544:	bf00      	nop
 8002546:	3728      	adds	r7, #40	; 0x28
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	24003f50 	.word	0x24003f50
 8002550:	40000800 	.word	0x40000800

08002554 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08a      	sub	sp, #40	; 0x28
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800255a:	f107 031c 	add.w	r3, r7, #28
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
 8002564:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002566:	463b      	mov	r3, r7
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	60da      	str	r2, [r3, #12]
 8002572:	611a      	str	r2, [r3, #16]
 8002574:	615a      	str	r2, [r3, #20]
 8002576:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002578:	4b21      	ldr	r3, [pc, #132]	; (8002600 <MX_TIM5_Init+0xac>)
 800257a:	4a22      	ldr	r2, [pc, #136]	; (8002604 <MX_TIM5_Init+0xb0>)
 800257c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800257e:	4b20      	ldr	r3, [pc, #128]	; (8002600 <MX_TIM5_Init+0xac>)
 8002580:	2200      	movs	r2, #0
 8002582:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002584:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <MX_TIM5_Init+0xac>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800258a:	4b1d      	ldr	r3, [pc, #116]	; (8002600 <MX_TIM5_Init+0xac>)
 800258c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002590:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002592:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <MX_TIM5_Init+0xac>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002598:	4b19      	ldr	r3, [pc, #100]	; (8002600 <MX_TIM5_Init+0xac>)
 800259a:	2200      	movs	r2, #0
 800259c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800259e:	4818      	ldr	r0, [pc, #96]	; (8002600 <MX_TIM5_Init+0xac>)
 80025a0:	f00b f8ce 	bl	800d740 <HAL_TIM_OC_Init>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 80025aa:	f7ff fb4b 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ae:	2300      	movs	r3, #0
 80025b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025b6:	f107 031c 	add.w	r3, r7, #28
 80025ba:	4619      	mov	r1, r3
 80025bc:	4810      	ldr	r0, [pc, #64]	; (8002600 <MX_TIM5_Init+0xac>)
 80025be:	f00b fcf5 	bl	800dfac <HAL_TIMEx_MasterConfigSynchronization>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 80025c8:	f7ff fb3c 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80025cc:	2300      	movs	r3, #0
 80025ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025d8:	2300      	movs	r3, #0
 80025da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025dc:	463b      	mov	r3, r7
 80025de:	2208      	movs	r2, #8
 80025e0:	4619      	mov	r1, r3
 80025e2:	4807      	ldr	r0, [pc, #28]	; (8002600 <MX_TIM5_Init+0xac>)
 80025e4:	f00b f904 	bl	800d7f0 <HAL_TIM_OC_ConfigChannel>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 80025ee:	f7ff fb29 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80025f2:	4803      	ldr	r0, [pc, #12]	; (8002600 <MX_TIM5_Init+0xac>)
 80025f4:	f000 f916 	bl	8002824 <HAL_TIM_MspPostInit>

}
 80025f8:	bf00      	nop
 80025fa:	3728      	adds	r7, #40	; 0x28
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	24003f9c 	.word	0x24003f9c
 8002604:	40000c00 	.word	0x40000c00

08002608 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b096      	sub	sp, #88	; 0x58
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800260e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	615a      	str	r2, [r3, #20]
 800262c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800262e:	1d3b      	adds	r3, r7, #4
 8002630:	222c      	movs	r2, #44	; 0x2c
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f019 ffff 	bl	801c638 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800263a:	4b39      	ldr	r3, [pc, #228]	; (8002720 <MX_TIM8_Init+0x118>)
 800263c:	4a39      	ldr	r2, [pc, #228]	; (8002724 <MX_TIM8_Init+0x11c>)
 800263e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002640:	4b37      	ldr	r3, [pc, #220]	; (8002720 <MX_TIM8_Init+0x118>)
 8002642:	2200      	movs	r2, #0
 8002644:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002646:	4b36      	ldr	r3, [pc, #216]	; (8002720 <MX_TIM8_Init+0x118>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800264c:	4b34      	ldr	r3, [pc, #208]	; (8002720 <MX_TIM8_Init+0x118>)
 800264e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002652:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002654:	4b32      	ldr	r3, [pc, #200]	; (8002720 <MX_TIM8_Init+0x118>)
 8002656:	2200      	movs	r2, #0
 8002658:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800265a:	4b31      	ldr	r3, [pc, #196]	; (8002720 <MX_TIM8_Init+0x118>)
 800265c:	2200      	movs	r2, #0
 800265e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <MX_TIM8_Init+0x118>)
 8002662:	2200      	movs	r2, #0
 8002664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8002666:	482e      	ldr	r0, [pc, #184]	; (8002720 <MX_TIM8_Init+0x118>)
 8002668:	f00b f86a 	bl	800d740 <HAL_TIM_OC_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8002672:	f7ff fae7 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002682:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002686:	4619      	mov	r1, r3
 8002688:	4825      	ldr	r0, [pc, #148]	; (8002720 <MX_TIM8_Init+0x118>)
 800268a:	f00b fc8f 	bl	800dfac <HAL_TIMEx_MasterConfigSynchronization>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002694:	f7ff fad6 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002698:	2300      	movs	r3, #0
 800269a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800269c:	2300      	movs	r3, #0
 800269e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026a0:	2300      	movs	r3, #0
 80026a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026a4:	2300      	movs	r3, #0
 80026a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026a8:	2300      	movs	r3, #0
 80026aa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026ac:	2300      	movs	r3, #0
 80026ae:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026b0:	2300      	movs	r3, #0
 80026b2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026b8:	2208      	movs	r2, #8
 80026ba:	4619      	mov	r1, r3
 80026bc:	4818      	ldr	r0, [pc, #96]	; (8002720 <MX_TIM8_Init+0x118>)
 80026be:	f00b f897 	bl	800d7f0 <HAL_TIM_OC_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80026c8:	f7ff fabc 	bl	8001c44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026e4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80026ea:	2300      	movs	r3, #0
 80026ec:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80026ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026f2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026f8:	2300      	movs	r3, #0
 80026fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80026fc:	1d3b      	adds	r3, r7, #4
 80026fe:	4619      	mov	r1, r3
 8002700:	4807      	ldr	r0, [pc, #28]	; (8002720 <MX_TIM8_Init+0x118>)
 8002702:	f00b fcdb 	bl	800e0bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 800270c:	f7ff fa9a 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002710:	4803      	ldr	r0, [pc, #12]	; (8002720 <MX_TIM8_Init+0x118>)
 8002712:	f000 f887 	bl	8002824 <HAL_TIM_MspPostInit>

}
 8002716:	bf00      	nop
 8002718:	3758      	adds	r7, #88	; 0x58
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	24003f04 	.word	0x24003f04
 8002724:	40010400 	.word	0x40010400

08002728 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a35      	ldr	r2, [pc, #212]	; (800280c <HAL_TIM_OC_MspInit+0xe4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10f      	bne.n	800275a <HAL_TIM_OC_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800273a:	4b35      	ldr	r3, [pc, #212]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 800273c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002740:	4a33      	ldr	r2, [pc, #204]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800274a:	4b31      	ldr	r3, [pc, #196]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 800274c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	61fb      	str	r3, [r7, #28]
 8002756:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002758:	e052      	b.n	8002800 <HAL_TIM_OC_MspInit+0xd8>
  else if(tim_ocHandle->Instance==TIM3)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a2d      	ldr	r2, [pc, #180]	; (8002814 <HAL_TIM_OC_MspInit+0xec>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d10f      	bne.n	8002784 <HAL_TIM_OC_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002764:	4b2a      	ldr	r3, [pc, #168]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 8002766:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800276a:	4a29      	ldr	r2, [pc, #164]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002774:	4b26      	ldr	r3, [pc, #152]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 8002776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	61bb      	str	r3, [r7, #24]
 8002780:	69bb      	ldr	r3, [r7, #24]
}
 8002782:	e03d      	b.n	8002800 <HAL_TIM_OC_MspInit+0xd8>
  else if(tim_ocHandle->Instance==TIM4)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a23      	ldr	r2, [pc, #140]	; (8002818 <HAL_TIM_OC_MspInit+0xf0>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d10f      	bne.n	80027ae <HAL_TIM_OC_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800278e:	4b20      	ldr	r3, [pc, #128]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 8002790:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002794:	4a1e      	ldr	r2, [pc, #120]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 8002796:	f043 0304 	orr.w	r3, r3, #4
 800279a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800279e:	4b1c      	ldr	r3, [pc, #112]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	697b      	ldr	r3, [r7, #20]
}
 80027ac:	e028      	b.n	8002800 <HAL_TIM_OC_MspInit+0xd8>
  else if(tim_ocHandle->Instance==TIM5)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1a      	ldr	r2, [pc, #104]	; (800281c <HAL_TIM_OC_MspInit+0xf4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d10f      	bne.n	80027d8 <HAL_TIM_OC_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027b8:	4b15      	ldr	r3, [pc, #84]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027be:	4a14      	ldr	r2, [pc, #80]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027c0:	f043 0308 	orr.w	r3, r3, #8
 80027c4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80027c8:	4b11      	ldr	r3, [pc, #68]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027ce:	f003 0308 	and.w	r3, r3, #8
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]
}
 80027d6:	e013      	b.n	8002800 <HAL_TIM_OC_MspInit+0xd8>
  else if(tim_ocHandle->Instance==TIM8)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a10      	ldr	r2, [pc, #64]	; (8002820 <HAL_TIM_OC_MspInit+0xf8>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10e      	bne.n	8002800 <HAL_TIM_OC_MspInit+0xd8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80027e2:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80027e8:	4a09      	ldr	r2, [pc, #36]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027ea:	f043 0302 	orr.w	r3, r3, #2
 80027ee:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80027f2:	4b07      	ldr	r3, [pc, #28]	; (8002810 <HAL_TIM_OC_MspInit+0xe8>)
 80027f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
}
 8002800:	bf00      	nop
 8002802:	3724      	adds	r7, #36	; 0x24
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40010000 	.word	0x40010000
 8002810:	58024400 	.word	0x58024400
 8002814:	40000400 	.word	0x40000400
 8002818:	40000800 	.word	0x40000800
 800281c:	40000c00 	.word	0x40000c00
 8002820:	40010400 	.word	0x40010400

08002824 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08c      	sub	sp, #48	; 0x30
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 031c 	add.w	r3, r7, #28
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a5e      	ldr	r2, [pc, #376]	; (80029bc <HAL_TIM_MspPostInit+0x198>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d120      	bne.n	8002888 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	4b5e      	ldr	r3, [pc, #376]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800284c:	4a5c      	ldr	r2, [pc, #368]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002856:	4b5a      	ldr	r3, [pc, #360]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = CIS_CP_Pin;
 8002864:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002876:	2301      	movs	r3, #1
 8002878:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CIS_CP_GPIO_Port, &GPIO_InitStruct);
 800287a:	f107 031c 	add.w	r3, r7, #28
 800287e:	4619      	mov	r1, r3
 8002880:	4850      	ldr	r0, [pc, #320]	; (80029c4 <HAL_TIM_MspPostInit+0x1a0>)
 8002882:	f005 fc21 	bl	80080c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002886:	e095      	b.n	80029b4 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM3)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a4e      	ldr	r2, [pc, #312]	; (80029c8 <HAL_TIM_MspPostInit+0x1a4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d11f      	bne.n	80028d2 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002892:	4b4b      	ldr	r3, [pc, #300]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002898:	4a49      	ldr	r2, [pc, #292]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 800289a:	f043 0304 	orr.w	r3, r3, #4
 800289e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028a2:	4b47      	ldr	r3, [pc, #284]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 80028a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = CIS_VLED_R_Pin;
 80028b0:	2340      	movs	r3, #64	; 0x40
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b4:	2302      	movs	r3, #2
 80028b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028bc:	2300      	movs	r3, #0
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028c0:	2302      	movs	r3, #2
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CIS_VLED_R_GPIO_Port, &GPIO_InitStruct);
 80028c4:	f107 031c 	add.w	r3, r7, #28
 80028c8:	4619      	mov	r1, r3
 80028ca:	4840      	ldr	r0, [pc, #256]	; (80029cc <HAL_TIM_MspPostInit+0x1a8>)
 80028cc:	f005 fbfc 	bl	80080c8 <HAL_GPIO_Init>
}
 80028d0:	e070      	b.n	80029b4 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM4)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a3e      	ldr	r2, [pc, #248]	; (80029d0 <HAL_TIM_MspPostInit+0x1ac>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d120      	bne.n	800291e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028dc:	4b38      	ldr	r3, [pc, #224]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 80028de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028e2:	4a37      	ldr	r2, [pc, #220]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 80028e4:	f043 0308 	orr.w	r3, r3, #8
 80028e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028ec:	4b34      	ldr	r3, [pc, #208]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 80028ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = CIS_VLED_G_Pin;
 80028fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	2300      	movs	r3, #0
 800290a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800290c:	2302      	movs	r3, #2
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CIS_VLED_G_GPIO_Port, &GPIO_InitStruct);
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	4619      	mov	r1, r3
 8002916:	482f      	ldr	r0, [pc, #188]	; (80029d4 <HAL_TIM_MspPostInit+0x1b0>)
 8002918:	f005 fbd6 	bl	80080c8 <HAL_GPIO_Init>
}
 800291c:	e04a      	b.n	80029b4 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM5)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a2d      	ldr	r2, [pc, #180]	; (80029d8 <HAL_TIM_MspPostInit+0x1b4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d120      	bne.n	800296a <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002928:	4b25      	ldr	r3, [pc, #148]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 800292a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800292e:	4a24      	ldr	r2, [pc, #144]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002934:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002938:	4b21      	ldr	r3, [pc, #132]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 800293a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800293e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CIS_VLED_B_Pin;
 8002946:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002954:	2300      	movs	r3, #0
 8002956:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002958:	2302      	movs	r3, #2
 800295a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CIS_VLED_B_GPIO_Port, &GPIO_InitStruct);
 800295c:	f107 031c 	add.w	r3, r7, #28
 8002960:	4619      	mov	r1, r3
 8002962:	481e      	ldr	r0, [pc, #120]	; (80029dc <HAL_TIM_MspPostInit+0x1b8>)
 8002964:	f005 fbb0 	bl	80080c8 <HAL_GPIO_Init>
}
 8002968:	e024      	b.n	80029b4 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM8)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a1c      	ldr	r2, [pc, #112]	; (80029e0 <HAL_TIM_MspPostInit+0x1bc>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d11f      	bne.n	80029b4 <HAL_TIM_MspPostInit+0x190>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002976:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800297a:	4a11      	ldr	r2, [pc, #68]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 800297c:	f043 0304 	orr.w	r3, r3, #4
 8002980:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002984:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <HAL_TIM_MspPostInit+0x19c>)
 8002986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CIS_SP_Pin;
 8002992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002998:	2302      	movs	r3, #2
 800299a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a0:	2300      	movs	r3, #0
 80029a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80029a4:	2303      	movs	r3, #3
 80029a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CIS_SP_GPIO_Port, &GPIO_InitStruct);
 80029a8:	f107 031c 	add.w	r3, r7, #28
 80029ac:	4619      	mov	r1, r3
 80029ae:	4807      	ldr	r0, [pc, #28]	; (80029cc <HAL_TIM_MspPostInit+0x1a8>)
 80029b0:	f005 fb8a 	bl	80080c8 <HAL_GPIO_Init>
}
 80029b4:	bf00      	nop
 80029b6:	3730      	adds	r7, #48	; 0x30
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40010000 	.word	0x40010000
 80029c0:	58024400 	.word	0x58024400
 80029c4:	58020000 	.word	0x58020000
 80029c8:	40000400 	.word	0x40000400
 80029cc:	58020800 	.word	0x58020800
 80029d0:	40000800 	.word	0x40000800
 80029d4:	58020c00 	.word	0x58020c00
 80029d8:	40000c00 	.word	0x40000c00
 80029dc:	58021c00 	.word	0x58021c00
 80029e0:	40010400 	.word	0x40010400

080029e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029e8:	4b22      	ldr	r3, [pc, #136]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 80029ea:	4a23      	ldr	r2, [pc, #140]	; (8002a78 <MX_USART1_UART_Init+0x94>)
 80029ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029ee:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 80029f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029f6:	4b1f      	ldr	r3, [pc, #124]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029fc:	4b1d      	ldr	r3, [pc, #116]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a02:	4b1c      	ldr	r3, [pc, #112]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a08:	4b1a      	ldr	r3, [pc, #104]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a0a:	220c      	movs	r2, #12
 8002a0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a0e:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a14:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a20:	4b14      	ldr	r3, [pc, #80]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a26:	4b13      	ldr	r3, [pc, #76]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a2c:	4811      	ldr	r0, [pc, #68]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a2e:	f00b fbc3 	bl	800e1b8 <HAL_UART_Init>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002a38:	f7ff f904 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	480d      	ldr	r0, [pc, #52]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a40:	f00c fb10 	bl	800f064 <HAL_UARTEx_SetTxFifoThreshold>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002a4a:	f7ff f8fb 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a4e:	2100      	movs	r1, #0
 8002a50:	4808      	ldr	r0, [pc, #32]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a52:	f00c fb45 	bl	800f0e0 <HAL_UARTEx_SetRxFifoThreshold>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002a5c:	f7ff f8f2 	bl	8001c44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a60:	4804      	ldr	r0, [pc, #16]	; (8002a74 <MX_USART1_UART_Init+0x90>)
 8002a62:	f00c fac6 	bl	800eff2 <HAL_UARTEx_DisableFifoMode>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002a6c:	f7ff f8ea 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	24004080 	.word	0x24004080
 8002a78:	40011000 	.word	0x40011000

08002a7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b0b8      	sub	sp, #224	; 0xe0
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a84:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]
 8002a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a94:	f107 0310 	add.w	r3, r7, #16
 8002a98:	22bc      	movs	r2, #188	; 0xbc
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f019 fdcb 	bl	801c638 <memset>
  if(uartHandle->Instance==USART1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a24      	ldr	r2, [pc, #144]	; (8002b38 <HAL_UART_MspInit+0xbc>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d141      	bne.n	8002b30 <HAL_UART_MspInit+0xb4>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002aac:	2301      	movs	r3, #1
 8002aae:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ab6:	f107 0310 	add.w	r3, r7, #16
 8002aba:	4618      	mov	r0, r3
 8002abc:	f006 fd0c 	bl	80094d8 <HAL_RCCEx_PeriphCLKConfig>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002ac6:	f7ff f8bd 	bl	8001c44 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aca:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002ad0:	4a1a      	ldr	r2, [pc, #104]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002ad2:	f043 0310 	orr.w	r3, r3, #16
 8002ad6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002ada:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	60fb      	str	r3, [r7, #12]
 8002ae6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae8:	4b14      	ldr	r3, [pc, #80]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002aea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002aee:	4a13      	ldr	r2, [pc, #76]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002af0:	f043 0302 	orr.w	r3, r3, #2
 8002af4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <HAL_UART_MspInit+0xc0>)
 8002afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b06:	23c0      	movs	r3, #192	; 0xc0
 8002b08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b1e:	2307      	movs	r3, #7
 8002b20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b24:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4805      	ldr	r0, [pc, #20]	; (8002b40 <HAL_UART_MspInit+0xc4>)
 8002b2c:	f005 facc 	bl	80080c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b30:	bf00      	nop
 8002b32:	37e0      	adds	r7, #224	; 0xe0
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40011000 	.word	0x40011000
 8002b3c:	58024400 	.word	0x58024400
 8002b40:	58020400 	.word	0x58020400

08002b44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002b44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b7c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b48:	f7fd ff92 	bl	8000a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b4c:	480c      	ldr	r0, [pc, #48]	; (8002b80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b4e:	490d      	ldr	r1, [pc, #52]	; (8002b84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b50:	4a0d      	ldr	r2, [pc, #52]	; (8002b88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b54:	e002      	b.n	8002b5c <LoopCopyDataInit>

08002b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b5a:	3304      	adds	r3, #4

08002b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b60:	d3f9      	bcc.n	8002b56 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b62:	4a0a      	ldr	r2, [pc, #40]	; (8002b8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b64:	4c0a      	ldr	r4, [pc, #40]	; (8002b90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b68:	e001      	b.n	8002b6e <LoopFillZerobss>

08002b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b6c:	3204      	adds	r2, #4

08002b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b70:	d3fb      	bcc.n	8002b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b72:	f019 fcff 	bl	801c574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b76:	f7fe fcab 	bl	80014d0 <main>
  bx  lr
 8002b7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b7c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002b80:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002b84:	24003a10 	.word	0x24003a10
  ldr r2, =_sidata
 8002b88:	08024690 	.word	0x08024690
  ldr r2, =_sbss
 8002b8c:	24003a10 	.word	0x24003a10
  ldr r4, =_ebss
 8002b90:	24009a7c 	.word	0x24009a7c

08002b94 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b94:	e7fe      	b.n	8002b94 <ADC3_IRQHandler>

08002b96 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
 8002b9e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00b      	beq.n	8002bbe <LAN8742_RegisterBusIO+0x28>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d007      	beq.n	8002bbe <LAN8742_RegisterBusIO+0x28>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <LAN8742_RegisterBusIO+0x28>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002bbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bc2:	e014      	b.n	8002bee <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	68da      	ldr	r2, [r3, #12]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	691a      	ldr	r2, [r3, #16]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b086      	sub	sp, #24
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	2300      	movs	r3, #0
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d17c      	bne.n	8002d14 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d002      	beq.n	8002c28 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e01c      	b.n	8002c6e <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	f107 0208 	add.w	r2, r7, #8
 8002c3c:	2112      	movs	r1, #18
 8002c3e:	6978      	ldr	r0, [r7, #20]
 8002c40:	4798      	blx	r3
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	da03      	bge.n	8002c50 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8002c48:	f06f 0304 	mvn.w	r3, #4
 8002c4c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8002c4e:	e00b      	b.n	8002c68 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d105      	bne.n	8002c68 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
         break;
 8002c66:	e005      	b.n	8002c74 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	2b1f      	cmp	r3, #31
 8002c72:	d9df      	bls.n	8002c34 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b1f      	cmp	r3, #31
 8002c7a:	d902      	bls.n	8002c82 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002c7c:	f06f 0302 	mvn.w	r3, #2
 8002c80:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d145      	bne.n	8002d14 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6810      	ldr	r0, [r2, #0]
 8002c90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c94:	2100      	movs	r1, #0
 8002c96:	4798      	blx	r3
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db37      	blt.n	8002d0e <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6810      	ldr	r0, [r2, #0]
 8002ca6:	f107 0208 	add.w	r2, r7, #8
 8002caa:	2100      	movs	r1, #0
 8002cac:	4798      	blx	r3
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	db28      	blt.n	8002d06 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	4798      	blx	r3
 8002cba:	4603      	mov	r3, r0
 8002cbc:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8002cbe:	e01c      	b.n	8002cfa <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	4798      	blx	r3
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	461a      	mov	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cd2:	d80e      	bhi.n	8002cf2 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6810      	ldr	r0, [r2, #0]
 8002cdc:	f107 0208 	add.w	r2, r7, #8
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4798      	blx	r3
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	da07      	bge.n	8002cfa <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8002cea:	f06f 0304 	mvn.w	r3, #4
 8002cee:	613b      	str	r3, [r7, #16]
                 break;
 8002cf0:	e010      	b.n	8002d14 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8002cf2:	f06f 0301 	mvn.w	r3, #1
 8002cf6:	613b      	str	r3, [r7, #16]
               break;
 8002cf8:	e00c      	b.n	8002d14 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1dd      	bne.n	8002cc0 <LAN8742_Init+0xc6>
 8002d04:	e006      	b.n	8002d14 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8002d06:	f06f 0304 	mvn.w	r3, #4
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	e002      	b.n	8002d14 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8002d0e:	f06f 0303 	mvn.w	r3, #3
 8002d12:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d112      	bne.n	8002d40 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	4798      	blx	r3
 8002d20:	4603      	mov	r3, r0
 8002d22:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8002d24:	bf00      	nop
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	4798      	blx	r3
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	461a      	mov	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002d38:	d9f5      	bls.n	8002d26 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8002d40:	693b      	ldr	r3, [r7, #16]
 }
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b084      	sub	sp, #16
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	695b      	ldr	r3, [r3, #20]
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6810      	ldr	r0, [r2, #0]
 8002d5e:	f107 020c 	add.w	r2, r7, #12
 8002d62:	2101      	movs	r1, #1
 8002d64:	4798      	blx	r3
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	da02      	bge.n	8002d72 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002d6c:	f06f 0304 	mvn.w	r3, #4
 8002d70:	e06e      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6810      	ldr	r0, [r2, #0]
 8002d7a:	f107 020c 	add.w	r2, r7, #12
 8002d7e:	2101      	movs	r1, #1
 8002d80:	4798      	blx	r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	da02      	bge.n	8002d8e <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002d88:	f06f 0304 	mvn.w	r3, #4
 8002d8c:	e060      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d101      	bne.n	8002d9c <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e059      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6810      	ldr	r0, [r2, #0]
 8002da4:	f107 020c 	add.w	r2, r7, #12
 8002da8:	2100      	movs	r1, #0
 8002daa:	4798      	blx	r3
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	da02      	bge.n	8002db8 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002db2:	f06f 0304 	mvn.w	r3, #4
 8002db6:	e04b      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d11b      	bne.n	8002dfa <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <LAN8742_GetLinkState+0x90>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e03a      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e033      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002df2:	2304      	movs	r3, #4
 8002df4:	e02c      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002df6:	2305      	movs	r3, #5
 8002df8:	e02a      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6810      	ldr	r0, [r2, #0]
 8002e02:	f107 020c 	add.w	r2, r7, #12
 8002e06:	211f      	movs	r1, #31
 8002e08:	4798      	blx	r3
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	da02      	bge.n	8002e16 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002e10:	f06f 0304 	mvn.w	r3, #4
 8002e14:	e01c      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002e20:	2306      	movs	r3, #6
 8002e22:	e015      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 031c 	and.w	r3, r3, #28
 8002e2a:	2b18      	cmp	r3, #24
 8002e2c:	d101      	bne.n	8002e32 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e00e      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f003 031c 	and.w	r3, r3, #28
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d101      	bne.n	8002e40 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e007      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 031c 	and.w	r3, r3, #28
 8002e46:	2b14      	cmp	r3, #20
 8002e48:	d101      	bne.n	8002e4e <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002e4a:	2304      	movs	r3, #4
 8002e4c:	e000      	b.n	8002e50 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002e4e:	2305      	movs	r3, #5
    }				
  }
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e5e:	2003      	movs	r0, #3
 8002e60:	f001 fa54 	bl	800430c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e64:	f006 f962 	bl	800912c <HAL_RCC_GetSysClockFreq>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <HAL_Init+0x68>)
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	0a1b      	lsrs	r3, r3, #8
 8002e70:	f003 030f 	and.w	r3, r3, #15
 8002e74:	4913      	ldr	r1, [pc, #76]	; (8002ec4 <HAL_Init+0x6c>)
 8002e76:	5ccb      	ldrb	r3, [r1, r3]
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e82:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <HAL_Init+0x68>)
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	4a0e      	ldr	r2, [pc, #56]	; (8002ec4 <HAL_Init+0x6c>)
 8002e8c:	5cd3      	ldrb	r3, [r2, r3]
 8002e8e:	f003 031f 	and.w	r3, r3, #31
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	fa22 f303 	lsr.w	r3, r2, r3
 8002e98:	4a0b      	ldr	r2, [pc, #44]	; (8002ec8 <HAL_Init+0x70>)
 8002e9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e9c:	4a0b      	ldr	r2, [pc, #44]	; (8002ecc <HAL_Init+0x74>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	f000 f814 	bl	8002ed0 <HAL_InitTick>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e002      	b.n	8002eb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb2:	f7ff f8e9 	bl	8002088 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	58024400 	.word	0x58024400
 8002ec4:	08023dc4 	.word	0x08023dc4
 8002ec8:	24000404 	.word	0x24000404
 8002ecc:	24000400 	.word	0x24000400

08002ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002ed8:	4b15      	ldr	r3, [pc, #84]	; (8002f30 <HAL_InitTick+0x60>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e021      	b.n	8002f28 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002ee4:	4b13      	ldr	r3, [pc, #76]	; (8002f34 <HAL_InitTick+0x64>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	4b11      	ldr	r3, [pc, #68]	; (8002f30 <HAL_InitTick+0x60>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	4619      	mov	r1, r3
 8002eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	f001 fa39 	bl	8004372 <HAL_SYSTICK_Config>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e00e      	b.n	8002f28 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b0f      	cmp	r3, #15
 8002f0e:	d80a      	bhi.n	8002f26 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f10:	2200      	movs	r2, #0
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f18:	f001 fa03 	bl	8004322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f1c:	4a06      	ldr	r2, [pc, #24]	; (8002f38 <HAL_InitTick+0x68>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e000      	b.n	8002f28 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	2400040c 	.word	0x2400040c
 8002f34:	24000400 	.word	0x24000400
 8002f38:	24000408 	.word	0x24000408

08002f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f40:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <HAL_IncTick+0x20>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_IncTick+0x24>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a04      	ldr	r2, [pc, #16]	; (8002f60 <HAL_IncTick+0x24>)
 8002f4e:	6013      	str	r3, [r2, #0]
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	2400040c 	.word	0x2400040c
 8002f60:	24004110 	.word	0x24004110

08002f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return uwTick;
 8002f68:	4b03      	ldr	r3, [pc, #12]	; (8002f78 <HAL_GetTick+0x14>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	24004110 	.word	0x24004110

08002f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f84:	f7ff ffee 	bl	8002f64 <HAL_GetTick>
 8002f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f94:	d005      	beq.n	8002fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f96:	4b0a      	ldr	r3, [pc, #40]	; (8002fc0 <HAL_Delay+0x44>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fa2:	bf00      	nop
 8002fa4:	f7ff ffde 	bl	8002f64 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d8f7      	bhi.n	8002fa4 <HAL_Delay+0x28>
  {
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	2400040c 	.word	0x2400040c

08002fc4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002fc8:	4b03      	ldr	r3, [pc, #12]	; (8002fd8 <HAL_GetREVID+0x14>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	0c1b      	lsrs	r3, r3, #16
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	5c001000 	.word	0x5c001000

08002fdc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002fec:	4904      	ldr	r1, [pc, #16]	; (8003000 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	604b      	str	r3, [r1, #4]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	58000400 	.word	0x58000400

08003004 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800300e:	4b07      	ldr	r3, [pc, #28]	; (800302c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	43db      	mvns	r3, r3
 8003016:	401a      	ands	r2, r3
 8003018:	4904      	ldr	r1, [pc, #16]	; (800302c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	58000400 	.word	0x58000400

08003030 <HAL_SetFMCMemorySwappingConfig>:
  * @param  BankMapConfig: Defines the FMC Bank mapping configuration. This parameter can be
            FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2
  * @retval HAL state
  */
void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig));
  MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig);
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <HAL_SetFMCMemorySwappingConfig+0x24>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003040:	4904      	ldr	r1, [pc, #16]	; (8003054 <HAL_SetFMCMemorySwappingConfig+0x24>)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	52004000 	.word	0x52004000

08003058 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	609a      	str	r2, [r3, #8]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	609a      	str	r2, [r3, #8]
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3360      	adds	r3, #96	; 0x60
 80030d2:	461a      	mov	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	430b      	orrs	r3, r1
 80030ee:	431a      	orrs	r2, r3
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80030f4:	bf00      	nop
 80030f6:	371c      	adds	r7, #28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 031f 	and.w	r3, r3, #31
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	611a      	str	r2, [r3, #16]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003132:	b480      	push	{r7}
 8003134:	b087      	sub	sp, #28
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3360      	adds	r3, #96	; 0x60
 8003142:	461a      	mov	r2, r3
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	431a      	orrs	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	601a      	str	r2, [r3, #0]
  }
}
 800315c:	bf00      	nop
 800315e:	371c      	adds	r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3330      	adds	r3, #48	; 0x30
 8003178:	461a      	mov	r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	f003 030c 	and.w	r3, r3, #12
 8003184:	4413      	add	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 031f 	and.w	r3, r3, #31
 8003192:	211f      	movs	r1, #31
 8003194:	fa01 f303 	lsl.w	r3, r1, r3
 8003198:	43db      	mvns	r3, r3
 800319a:	401a      	ands	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	0e9b      	lsrs	r3, r3, #26
 80031a0:	f003 011f 	and.w	r1, r3, #31
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	f003 031f 	and.w	r3, r3, #31
 80031aa:	fa01 f303 	lsl.w	r3, r1, r3
 80031ae:	431a      	orrs	r2, r3
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80031b4:	bf00      	nop
 80031b6:	371c      	adds	r7, #28
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	3314      	adds	r3, #20
 80031d0:	461a      	mov	r2, r3
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	0e5b      	lsrs	r3, r3, #25
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	4413      	add	r3, r2
 80031de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	0d1b      	lsrs	r3, r3, #20
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	2107      	movs	r1, #7
 80031ee:	fa01 f303 	lsl.w	r3, r1, r3
 80031f2:	43db      	mvns	r3, r3
 80031f4:	401a      	ands	r2, r3
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	0d1b      	lsrs	r3, r3, #20
 80031fa:	f003 031f 	and.w	r3, r3, #31
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	fa01 f303 	lsl.w	r3, r1, r3
 8003204:	431a      	orrs	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800320a:	bf00      	nop
 800320c:	371c      	adds	r7, #28
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
	...

08003218 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003230:	43db      	mvns	r3, r3
 8003232:	401a      	ands	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f003 0318 	and.w	r3, r3, #24
 800323a:	4908      	ldr	r1, [pc, #32]	; (800325c <LL_ADC_SetChannelSingleDiff+0x44>)
 800323c:	40d9      	lsrs	r1, r3
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	400b      	ands	r3, r1
 8003242:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003246:	431a      	orrs	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800324e:	bf00      	nop
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	000fffff 	.word	0x000fffff

08003260 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	4b04      	ldr	r3, [pc, #16]	; (8003280 <LL_ADC_DisableDeepPowerDown+0x20>)
 800326e:	4013      	ands	r3, r2
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6093      	str	r3, [r2, #8]
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	5fffffc0 	.word	0x5fffffc0

08003284 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003294:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003298:	d101      	bne.n	800329e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <LL_ADC_EnableInternalRegulator+0x24>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	6fffffc0 	.word	0x6fffffc0

080032d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032e8:	d101      	bne.n	80032ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b01      	cmp	r3, #1
 800330e:	d101      	bne.n	8003314 <LL_ADC_IsEnabled+0x18>
 8003310:	2301      	movs	r3, #1
 8003312:	e000      	b.n	8003316 <LL_ADC_IsEnabled+0x1a>
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 0304 	and.w	r3, r3, #4
 8003332:	2b04      	cmp	r3, #4
 8003334:	d101      	bne.n	800333a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b08      	cmp	r3, #8
 800335a:	d101      	bne.n	8003360 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003370:	b590      	push	{r4, r7, lr}
 8003372:	b089      	sub	sp, #36	; 0x24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003378:	2300      	movs	r3, #0
 800337a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800337c:	2300      	movs	r3, #0
 800337e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e18e      	b.n	80036a8 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003394:	2b00      	cmp	r3, #0
 8003396:	d109      	bne.n	80033ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f7fd fd45 	bl	8000e28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7ff ff67 	bl	8003284 <LL_ADC_IsDeepPowerDownEnabled>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d004      	beq.n	80033c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff ff4d 	bl	8003260 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff ff82 	bl	80032d4 <LL_ADC_IsInternalRegulatorEnabled>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d114      	bne.n	8003400 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff ff66 	bl	80032ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033e0:	4b9a      	ldr	r3, [pc, #616]	; (800364c <HAL_ADC_Init+0x2dc>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	4a9a      	ldr	r2, [pc, #616]	; (8003650 <HAL_ADC_Init+0x2e0>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	099b      	lsrs	r3, r3, #6
 80033ee:	3301      	adds	r3, #1
 80033f0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80033f2:	e002      	b.n	80033fa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1f9      	bne.n	80033f4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff ff65 	bl	80032d4 <LL_ADC_IsInternalRegulatorEnabled>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10d      	bne.n	800342c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003414:	f043 0210 	orr.w	r2, r3, #16
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003420:	f043 0201 	orr.w	r2, r3, #1
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff76 	bl	8003322 <LL_ADC_REG_IsConversionOngoing>
 8003436:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343c:	f003 0310 	and.w	r3, r3, #16
 8003440:	2b00      	cmp	r3, #0
 8003442:	f040 8128 	bne.w	8003696 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f040 8124 	bne.w	8003696 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003452:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003456:	f043 0202 	orr.w	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ff4a 	bl	80032fc <LL_ADC_IsEnabled>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d136      	bne.n	80034dc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a78      	ldr	r2, [pc, #480]	; (8003654 <HAL_ADC_Init+0x2e4>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d004      	beq.n	8003482 <HAL_ADC_Init+0x112>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a76      	ldr	r2, [pc, #472]	; (8003658 <HAL_ADC_Init+0x2e8>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d10e      	bne.n	80034a0 <HAL_ADC_Init+0x130>
 8003482:	4874      	ldr	r0, [pc, #464]	; (8003654 <HAL_ADC_Init+0x2e4>)
 8003484:	f7ff ff3a 	bl	80032fc <LL_ADC_IsEnabled>
 8003488:	4604      	mov	r4, r0
 800348a:	4873      	ldr	r0, [pc, #460]	; (8003658 <HAL_ADC_Init+0x2e8>)
 800348c:	f7ff ff36 	bl	80032fc <LL_ADC_IsEnabled>
 8003490:	4603      	mov	r3, r0
 8003492:	4323      	orrs	r3, r4
 8003494:	2b00      	cmp	r3, #0
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	e008      	b.n	80034b2 <HAL_ADC_Init+0x142>
 80034a0:	486e      	ldr	r0, [pc, #440]	; (800365c <HAL_ADC_Init+0x2ec>)
 80034a2:	f7ff ff2b 	bl	80032fc <LL_ADC_IsEnabled>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d012      	beq.n	80034dc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a66      	ldr	r2, [pc, #408]	; (8003654 <HAL_ADC_Init+0x2e4>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d004      	beq.n	80034ca <HAL_ADC_Init+0x15a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a64      	ldr	r2, [pc, #400]	; (8003658 <HAL_ADC_Init+0x2e8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_Init+0x15e>
 80034ca:	4a65      	ldr	r2, [pc, #404]	; (8003660 <HAL_ADC_Init+0x2f0>)
 80034cc:	e000      	b.n	80034d0 <HAL_ADC_Init+0x160>
 80034ce:	4a65      	ldr	r2, [pc, #404]	; (8003664 <HAL_ADC_Init+0x2f4>)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4619      	mov	r1, r3
 80034d6:	4610      	mov	r0, r2
 80034d8:	f7ff fdbe 	bl	8003058 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80034dc:	f7ff fd72 	bl	8002fc4 <HAL_GetREVID>
 80034e0:	4603      	mov	r3, r0
 80034e2:	f241 0203 	movw	r2, #4099	; 0x1003
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d914      	bls.n	8003514 <HAL_ADC_Init+0x1a4>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b10      	cmp	r3, #16
 80034f0:	d110      	bne.n	8003514 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	7d5b      	ldrb	r3, [r3, #21]
 80034f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80034fc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003502:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	7f1b      	ldrb	r3, [r3, #28]
 8003508:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800350a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800350c:	f043 030c 	orr.w	r3, r3, #12
 8003510:	61bb      	str	r3, [r7, #24]
 8003512:	e00d      	b.n	8003530 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	7d5b      	ldrb	r3, [r3, #21]
 8003518:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800351e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003524:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	7f1b      	ldrb	r3, [r3, #28]
 800352a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	7f1b      	ldrb	r3, [r3, #28]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d106      	bne.n	8003546 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	3b01      	subs	r3, #1
 800353e:	045b      	lsls	r3, r3, #17
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	4b3f      	ldr	r3, [pc, #252]	; (8003668 <HAL_ADC_Init+0x2f8>)
 800356a:	4013      	ands	r3, r2
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	69b9      	ldr	r1, [r7, #24]
 8003572:	430b      	orrs	r3, r1
 8003574:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fed1 	bl	8003322 <LL_ADC_REG_IsConversionOngoing>
 8003580:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff fede 	bl	8003348 <LL_ADC_INJ_IsConversionOngoing>
 800358c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d14a      	bne.n	800362a <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d147      	bne.n	800362a <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	7d1b      	ldrb	r3, [r3, #20]
 800359e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	4b2f      	ldr	r3, [pc, #188]	; (800366c <HAL_ADC_Init+0x2fc>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6812      	ldr	r2, [r2, #0]
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	430b      	orrs	r3, r1
 80035ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d11b      	bne.n	80035fe <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	4b27      	ldr	r3, [pc, #156]	; (8003670 <HAL_ADC_Init+0x300>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035da:	3a01      	subs	r2, #1
 80035dc:	0411      	lsls	r1, r2, #16
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035e2:	4311      	orrs	r1, r2
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80035e8:	4311      	orrs	r1, r2
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80035ee:	430a      	orrs	r2, r1
 80035f0:	431a      	orrs	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	611a      	str	r2, [r3, #16]
 80035fc:	e007      	b.n	800360e <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fb93 	bl	8003d50 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d120      	bne.n	8003674 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003638:	f023 010f 	bic.w	r1, r3, #15
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	1e5a      	subs	r2, r3, #1
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	631a      	str	r2, [r3, #48]	; 0x30
 800364a:	e01b      	b.n	8003684 <HAL_ADC_Init+0x314>
 800364c:	24000400 	.word	0x24000400
 8003650:	053e2d63 	.word	0x053e2d63
 8003654:	40022000 	.word	0x40022000
 8003658:	40022100 	.word	0x40022100
 800365c:	58026000 	.word	0x58026000
 8003660:	40022300 	.word	0x40022300
 8003664:	58026300 	.word	0x58026300
 8003668:	fff0c003 	.word	0xfff0c003
 800366c:	ffffbffc 	.word	0xffffbffc
 8003670:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 020f 	bic.w	r2, r2, #15
 8003682:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003688:	f023 0303 	bic.w	r3, r3, #3
 800368c:	f043 0201 	orr.w	r2, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	655a      	str	r2, [r3, #84]	; 0x54
 8003694:	e007      	b.n	80036a6 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369a:	f043 0210 	orr.w	r2, r3, #16
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3724      	adds	r7, #36	; 0x24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd90      	pop	{r4, r7, pc}

080036b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b0a1      	sub	sp, #132	; 0x84
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	4a9d      	ldr	r2, [pc, #628]	; (8003940 <HAL_ADC_ConfigChannel+0x290>)
 80036ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <HAL_ADC_ConfigChannel+0x2a>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e321      	b.n	8003d1e <HAL_ADC_ConfigChannel+0x66e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff fe1b 	bl	8003322 <LL_ADC_REG_IsConversionOngoing>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f040 8306 	bne.w	8003d00 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d108      	bne.n	8003712 <HAL_ADC_ConfigChannel+0x62>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	0e9b      	lsrs	r3, r3, #26
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	2201      	movs	r2, #1
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	e016      	b.n	8003740 <HAL_ADC_ConfigChannel+0x90>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003720:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003722:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003724:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800372a:	2320      	movs	r3, #32
 800372c:	e003      	b.n	8003736 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800372e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003730:	fab3 f383 	clz	r3, r3
 8003734:	b2db      	uxtb	r3, r3
 8003736:	f003 031f 	and.w	r3, r3, #31
 800373a:	2201      	movs	r2, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6812      	ldr	r2, [r2, #0]
 8003744:	69d1      	ldr	r1, [r2, #28]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	430b      	orrs	r3, r1
 800374c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	6859      	ldr	r1, [r3, #4]
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	f7ff fd04 	bl	8003168 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fddc 	bl	8003322 <LL_ADC_REG_IsConversionOngoing>
 800376a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fde9 	bl	8003348 <LL_ADC_INJ_IsConversionOngoing>
 8003776:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003778:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800377a:	2b00      	cmp	r3, #0
 800377c:	f040 80b3 	bne.w	80038e6 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003780:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003782:	2b00      	cmp	r3, #0
 8003784:	f040 80af 	bne.w	80038e6 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	461a      	mov	r2, r3
 8003796:	f7ff fd13 	bl	80031c0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800379a:	4b6a      	ldr	r3, [pc, #424]	; (8003944 <HAL_ADC_ConfigChannel+0x294>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80037a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037a6:	d10b      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x110>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	089b      	lsrs	r3, r3, #2
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	e01d      	b.n	80037fc <HAL_ADC_ConfigChannel+0x14c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10b      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x136>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	695a      	ldr	r2, [r3, #20]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	089b      	lsrs	r3, r3, #2
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	e00a      	b.n	80037fc <HAL_ADC_ConfigChannel+0x14c>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	089b      	lsrs	r3, r3, #2
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b04      	cmp	r3, #4
 8003804:	d027      	beq.n	8003856 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003814:	f7ff fc54 	bl	80030c0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	6919      	ldr	r1, [r3, #16]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	7e5b      	ldrb	r3, [r3, #25]
 8003824:	2b01      	cmp	r3, #1
 8003826:	d102      	bne.n	800382e <HAL_ADC_ConfigChannel+0x17e>
 8003828:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800382c:	e000      	b.n	8003830 <HAL_ADC_ConfigChannel+0x180>
 800382e:	2300      	movs	r3, #0
 8003830:	461a      	mov	r2, r3
 8003832:	f7ff fc7e 	bl	8003132 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6919      	ldr	r1, [r3, #16]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	7e1b      	ldrb	r3, [r3, #24]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d102      	bne.n	800384c <HAL_ADC_ConfigChannel+0x19c>
 8003846:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800384a:	e000      	b.n	800384e <HAL_ADC_ConfigChannel+0x19e>
 800384c:	2300      	movs	r3, #0
 800384e:	461a      	mov	r2, r3
 8003850:	f7ff fc56 	bl	8003100 <LL_ADC_SetDataRightShift>
 8003854:	e047      	b.n	80038e6 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800385c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	069b      	lsls	r3, r3, #26
 8003866:	429a      	cmp	r2, r3
 8003868:	d107      	bne.n	800387a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003878:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003880:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	069b      	lsls	r3, r3, #26
 800388a:	429a      	cmp	r2, r3
 800388c:	d107      	bne.n	800389e <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800389c:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	069b      	lsls	r3, r3, #26
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d107      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038c0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	069b      	lsls	r3, r3, #26
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d107      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038e4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff fd06 	bl	80032fc <LL_ADC_IsEnabled>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f040 820d 	bne.w	8003d12 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6819      	ldr	r1, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	461a      	mov	r2, r3
 8003906:	f7ff fc87 	bl	8003218 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	4a0c      	ldr	r2, [pc, #48]	; (8003940 <HAL_ADC_ConfigChannel+0x290>)
 8003910:	4293      	cmp	r3, r2
 8003912:	f040 8133 	bne.w	8003b7c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003922:	2b00      	cmp	r3, #0
 8003924:	d110      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x298>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	0e9b      	lsrs	r3, r3, #26
 800392c:	3301      	adds	r3, #1
 800392e:	f003 031f 	and.w	r3, r3, #31
 8003932:	2b09      	cmp	r3, #9
 8003934:	bf94      	ite	ls
 8003936:	2301      	movls	r3, #1
 8003938:	2300      	movhi	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	e01e      	b.n	800397c <HAL_ADC_ConfigChannel+0x2cc>
 800393e:	bf00      	nop
 8003940:	47ff0000 	.word	0x47ff0000
 8003944:	5c001000 	.word	0x5c001000
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003950:	fa93 f3a3 	rbit	r3, r3
 8003954:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003956:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003958:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800395a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003960:	2320      	movs	r3, #32
 8003962:	e003      	b.n	800396c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	3301      	adds	r3, #1
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	2b09      	cmp	r3, #9
 8003974:	bf94      	ite	ls
 8003976:	2301      	movls	r3, #1
 8003978:	2300      	movhi	r3, #0
 800397a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800397c:	2b00      	cmp	r3, #0
 800397e:	d079      	beq.n	8003a74 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003988:	2b00      	cmp	r3, #0
 800398a:	d107      	bne.n	800399c <HAL_ADC_ConfigChannel+0x2ec>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	0e9b      	lsrs	r3, r3, #26
 8003992:	3301      	adds	r3, #1
 8003994:	069b      	lsls	r3, r3, #26
 8003996:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800399a:	e015      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x318>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a4:	fa93 f3a3 	rbit	r3, r3
 80039a8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80039aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ac:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80039ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 80039b4:	2320      	movs	r3, #32
 80039b6:	e003      	b.n	80039c0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80039b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039ba:	fab3 f383 	clz	r3, r3
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	3301      	adds	r3, #1
 80039c2:	069b      	lsls	r3, r3, #26
 80039c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d109      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x338>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	0e9b      	lsrs	r3, r3, #26
 80039da:	3301      	adds	r3, #1
 80039dc:	f003 031f 	and.w	r3, r3, #31
 80039e0:	2101      	movs	r1, #1
 80039e2:	fa01 f303 	lsl.w	r3, r1, r3
 80039e6:	e017      	b.n	8003a18 <HAL_ADC_ConfigChannel+0x368>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039f0:	fa93 f3a3 	rbit	r3, r3
 80039f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80039f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80039fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8003a00:	2320      	movs	r3, #32
 8003a02:	e003      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8003a04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	2101      	movs	r1, #1
 8003a14:	fa01 f303 	lsl.w	r3, r1, r3
 8003a18:	ea42 0103 	orr.w	r1, r2, r3
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x38e>
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0e9b      	lsrs	r3, r3, #26
 8003a2e:	3301      	adds	r3, #1
 8003a30:	f003 021f 	and.w	r2, r3, #31
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	051b      	lsls	r3, r3, #20
 8003a3c:	e018      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x3c0>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a46:	fa93 f3a3 	rbit	r3, r3
 8003a4a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8003a56:	2320      	movs	r3, #32
 8003a58:	e003      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8003a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5c:	fab3 f383 	clz	r3, r3
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	3301      	adds	r3, #1
 8003a64:	f003 021f 	and.w	r2, r3, #31
 8003a68:	4613      	mov	r3, r2
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4413      	add	r3, r2
 8003a6e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a70:	430b      	orrs	r3, r1
 8003a72:	e07e      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d107      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x3e0>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	0e9b      	lsrs	r3, r3, #26
 8003a86:	3301      	adds	r3, #1
 8003a88:	069b      	lsls	r3, r3, #26
 8003a8a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a8e:	e015      	b.n	8003abc <HAL_ADC_ConfigChannel+0x40c>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a98:	fa93 f3a3 	rbit	r3, r3
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003aa8:	2320      	movs	r3, #32
 8003aaa:	e003      	b.n	8003ab4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aae:	fab3 f383 	clz	r3, r3
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	069b      	lsls	r3, r3, #26
 8003ab8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d109      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x42c>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	0e9b      	lsrs	r3, r3, #26
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8003ada:	e017      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x45c>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	fa93 f3a3 	rbit	r3, r3
 8003ae8:	61bb      	str	r3, [r7, #24]
  return result;
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8003af4:	2320      	movs	r3, #32
 8003af6:	e003      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	fab3 f383 	clz	r3, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	3301      	adds	r3, #1
 8003b02:	f003 031f 	and.w	r3, r3, #31
 8003b06:	2101      	movs	r1, #1
 8003b08:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0c:	ea42 0103 	orr.w	r1, r2, r3
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10d      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x488>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	0e9b      	lsrs	r3, r3, #26
 8003b22:	3301      	adds	r3, #1
 8003b24:	f003 021f 	and.w	r2, r3, #31
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3b1e      	subs	r3, #30
 8003b30:	051b      	lsls	r3, r3, #20
 8003b32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b36:	e01b      	b.n	8003b70 <HAL_ADC_ConfigChannel+0x4c0>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	fa93 f3a3 	rbit	r3, r3
 8003b44:	60fb      	str	r3, [r7, #12]
  return result;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8003b50:	2320      	movs	r3, #32
 8003b52:	e003      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	fab3 f383 	clz	r3, r3
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	f003 021f 	and.w	r2, r3, #31
 8003b62:	4613      	mov	r3, r2
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	4413      	add	r3, r2
 8003b68:	3b1e      	subs	r3, #30
 8003b6a:	051b      	lsls	r3, r3, #20
 8003b6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b70:	430b      	orrs	r3, r1
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	6892      	ldr	r2, [r2, #8]
 8003b76:	4619      	mov	r1, r3
 8003b78:	f7ff fb22 	bl	80031c0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f280 80c6 	bge.w	8003d12 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a67      	ldr	r2, [pc, #412]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d004      	beq.n	8003b9a <HAL_ADC_ConfigChannel+0x4ea>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a65      	ldr	r2, [pc, #404]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d101      	bne.n	8003b9e <HAL_ADC_ConfigChannel+0x4ee>
 8003b9a:	4b65      	ldr	r3, [pc, #404]	; (8003d30 <HAL_ADC_ConfigChannel+0x680>)
 8003b9c:	e000      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0x4f0>
 8003b9e:	4b65      	ldr	r3, [pc, #404]	; (8003d34 <HAL_ADC_ConfigChannel+0x684>)
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff fa7f 	bl	80030a4 <LL_ADC_GetCommonPathInternalCh>
 8003ba6:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a5e      	ldr	r2, [pc, #376]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d004      	beq.n	8003bbc <HAL_ADC_ConfigChannel+0x50c>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a5d      	ldr	r2, [pc, #372]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d10e      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x52a>
 8003bbc:	485a      	ldr	r0, [pc, #360]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003bbe:	f7ff fb9d 	bl	80032fc <LL_ADC_IsEnabled>
 8003bc2:	4604      	mov	r4, r0
 8003bc4:	4859      	ldr	r0, [pc, #356]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003bc6:	f7ff fb99 	bl	80032fc <LL_ADC_IsEnabled>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	4323      	orrs	r3, r4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bf0c      	ite	eq
 8003bd2:	2301      	moveq	r3, #1
 8003bd4:	2300      	movne	r3, #0
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	e008      	b.n	8003bec <HAL_ADC_ConfigChannel+0x53c>
 8003bda:	4857      	ldr	r0, [pc, #348]	; (8003d38 <HAL_ADC_ConfigChannel+0x688>)
 8003bdc:	f7ff fb8e 	bl	80032fc <LL_ADC_IsEnabled>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf0c      	ite	eq
 8003be6:	2301      	moveq	r3, #1
 8003be8:	2300      	movne	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d07d      	beq.n	8003cec <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a51      	ldr	r2, [pc, #324]	; (8003d3c <HAL_ADC_ConfigChannel+0x68c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d130      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x5ac>
 8003bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bfc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d12b      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a4b      	ldr	r2, [pc, #300]	; (8003d38 <HAL_ADC_ConfigChannel+0x688>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	f040 8081 	bne.w	8003d12 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a44      	ldr	r2, [pc, #272]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d004      	beq.n	8003c24 <HAL_ADC_ConfigChannel+0x574>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a43      	ldr	r2, [pc, #268]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d101      	bne.n	8003c28 <HAL_ADC_ConfigChannel+0x578>
 8003c24:	4a42      	ldr	r2, [pc, #264]	; (8003d30 <HAL_ADC_ConfigChannel+0x680>)
 8003c26:	e000      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x57a>
 8003c28:	4a42      	ldr	r2, [pc, #264]	; (8003d34 <HAL_ADC_ConfigChannel+0x684>)
 8003c2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c30:	4619      	mov	r1, r3
 8003c32:	4610      	mov	r0, r2
 8003c34:	f7ff fa23 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c38:	4b41      	ldr	r3, [pc, #260]	; (8003d40 <HAL_ADC_ConfigChannel+0x690>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	4a41      	ldr	r2, [pc, #260]	; (8003d44 <HAL_ADC_ConfigChannel+0x694>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	099b      	lsrs	r3, r3, #6
 8003c46:	3301      	adds	r3, #1
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003c4c:	e002      	b.n	8003c54 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f9      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c5a:	e05a      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a39      	ldr	r2, [pc, #228]	; (8003d48 <HAL_ADC_ConfigChannel+0x698>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d11e      	bne.n	8003ca4 <HAL_ADC_ConfigChannel+0x5f4>
 8003c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d119      	bne.n	8003ca4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a30      	ldr	r2, [pc, #192]	; (8003d38 <HAL_ADC_ConfigChannel+0x688>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d14b      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a2a      	ldr	r2, [pc, #168]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_ADC_ConfigChannel+0x5de>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a28      	ldr	r2, [pc, #160]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d101      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x5e2>
 8003c8e:	4a28      	ldr	r2, [pc, #160]	; (8003d30 <HAL_ADC_ConfigChannel+0x680>)
 8003c90:	e000      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x5e4>
 8003c92:	4a28      	ldr	r2, [pc, #160]	; (8003d34 <HAL_ADC_ConfigChannel+0x684>)
 8003c94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	f7ff f9ee 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ca2:	e036      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a28      	ldr	r2, [pc, #160]	; (8003d4c <HAL_ADC_ConfigChannel+0x69c>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d131      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
 8003cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d12c      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <HAL_ADC_ConfigChannel+0x688>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d127      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a18      	ldr	r2, [pc, #96]	; (8003d28 <HAL_ADC_ConfigChannel+0x678>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d004      	beq.n	8003cd6 <HAL_ADC_ConfigChannel+0x626>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a16      	ldr	r2, [pc, #88]	; (8003d2c <HAL_ADC_ConfigChannel+0x67c>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d101      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x62a>
 8003cd6:	4a16      	ldr	r2, [pc, #88]	; (8003d30 <HAL_ADC_ConfigChannel+0x680>)
 8003cd8:	e000      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x62c>
 8003cda:	4a16      	ldr	r2, [pc, #88]	; (8003d34 <HAL_ADC_ConfigChannel+0x684>)
 8003cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cde:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4610      	mov	r0, r2
 8003ce6:	f7ff f9ca 	bl	800307e <LL_ADC_SetCommonPathInternalCh>
 8003cea:	e012      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf0:	f043 0220 	orr.w	r2, r3, #32
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003cfe:	e008      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d04:	f043 0220 	orr.w	r2, r3, #32
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d1a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3784      	adds	r7, #132	; 0x84
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd90      	pop	{r4, r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40022000 	.word	0x40022000
 8003d2c:	40022100 	.word	0x40022100
 8003d30:	40022300 	.word	0x40022300
 8003d34:	58026300 	.word	0x58026300
 8003d38:	58026000 	.word	0x58026000
 8003d3c:	cb840000 	.word	0xcb840000
 8003d40:	24000400 	.word	0x24000400
 8003d44:	053e2d63 	.word	0x053e2d63
 8003d48:	c7520000 	.word	0xc7520000
 8003d4c:	cfb80000 	.word	0xcfb80000

08003d50 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a79      	ldr	r2, [pc, #484]	; (8003f44 <ADC_ConfigureBoostMode+0x1f4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d004      	beq.n	8003d6c <ADC_ConfigureBoostMode+0x1c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a78      	ldr	r2, [pc, #480]	; (8003f48 <ADC_ConfigureBoostMode+0x1f8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d109      	bne.n	8003d80 <ADC_ConfigureBoostMode+0x30>
 8003d6c:	4b77      	ldr	r3, [pc, #476]	; (8003f4c <ADC_ConfigureBoostMode+0x1fc>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	bf14      	ite	ne
 8003d78:	2301      	movne	r3, #1
 8003d7a:	2300      	moveq	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	e008      	b.n	8003d92 <ADC_ConfigureBoostMode+0x42>
 8003d80:	4b73      	ldr	r3, [pc, #460]	; (8003f50 <ADC_ConfigureBoostMode+0x200>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bf14      	ite	ne
 8003d8c:	2301      	movne	r3, #1
 8003d8e:	2300      	moveq	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d01c      	beq.n	8003dd0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003d96:	f005 fb43 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 8003d9a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003da4:	d010      	beq.n	8003dc8 <ADC_ConfigureBoostMode+0x78>
 8003da6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003daa:	d871      	bhi.n	8003e90 <ADC_ConfigureBoostMode+0x140>
 8003dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db0:	d002      	beq.n	8003db8 <ADC_ConfigureBoostMode+0x68>
 8003db2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003db6:	d16b      	bne.n	8003e90 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	0c1b      	lsrs	r3, r3, #16
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc4:	60fb      	str	r3, [r7, #12]
        break;
 8003dc6:	e066      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	60fb      	str	r3, [r7, #12]
        break;
 8003dce:	e062      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003dd0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003dd4:	f006 fac0 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 8003dd8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003de2:	d051      	beq.n	8003e88 <ADC_ConfigureBoostMode+0x138>
 8003de4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003de8:	d854      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003dea:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003dee:	d047      	beq.n	8003e80 <ADC_ConfigureBoostMode+0x130>
 8003df0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003df4:	d84e      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003df6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003dfa:	d03d      	beq.n	8003e78 <ADC_ConfigureBoostMode+0x128>
 8003dfc:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003e00:	d848      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e06:	d033      	beq.n	8003e70 <ADC_ConfigureBoostMode+0x120>
 8003e08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e0c:	d842      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e0e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003e12:	d029      	beq.n	8003e68 <ADC_ConfigureBoostMode+0x118>
 8003e14:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003e18:	d83c      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e1a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003e1e:	d01a      	beq.n	8003e56 <ADC_ConfigureBoostMode+0x106>
 8003e20:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003e24:	d836      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e26:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003e2a:	d014      	beq.n	8003e56 <ADC_ConfigureBoostMode+0x106>
 8003e2c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003e30:	d830      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e36:	d00e      	beq.n	8003e56 <ADC_ConfigureBoostMode+0x106>
 8003e38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e3c:	d82a      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e3e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003e42:	d008      	beq.n	8003e56 <ADC_ConfigureBoostMode+0x106>
 8003e44:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003e48:	d824      	bhi.n	8003e94 <ADC_ConfigureBoostMode+0x144>
 8003e4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e4e:	d002      	beq.n	8003e56 <ADC_ConfigureBoostMode+0x106>
 8003e50:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003e54:	d11e      	bne.n	8003e94 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	0c9b      	lsrs	r3, r3, #18
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e64:	60fb      	str	r3, [r7, #12]
        break;
 8003e66:	e016      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	091b      	lsrs	r3, r3, #4
 8003e6c:	60fb      	str	r3, [r7, #12]
        break;
 8003e6e:	e012      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	60fb      	str	r3, [r7, #12]
        break;
 8003e76:	e00e      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	099b      	lsrs	r3, r3, #6
 8003e7c:	60fb      	str	r3, [r7, #12]
        break;
 8003e7e:	e00a      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	09db      	lsrs	r3, r3, #7
 8003e84:	60fb      	str	r3, [r7, #12]
        break;
 8003e86:	e006      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	0a1b      	lsrs	r3, r3, #8
 8003e8c:	60fb      	str	r3, [r7, #12]
        break;
 8003e8e:	e002      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
        break;
 8003e90:	bf00      	nop
 8003e92:	e000      	b.n	8003e96 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8003e94:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003e96:	f7ff f895 	bl	8002fc4 <HAL_GetREVID>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d815      	bhi.n	8003ed0 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4a2b      	ldr	r2, [pc, #172]	; (8003f54 <ADC_ConfigureBoostMode+0x204>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d908      	bls.n	8003ebe <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003eba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003ebc:	e03e      	b.n	8003f3c <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ecc:	609a      	str	r2, [r3, #8]
}
 8003ece:	e035      	b.n	8003f3c <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4a1f      	ldr	r2, [pc, #124]	; (8003f58 <ADC_ConfigureBoostMode+0x208>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d808      	bhi.n	8003ef0 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003eec:	609a      	str	r2, [r3, #8]
}
 8003eee:	e025      	b.n	8003f3c <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4a1a      	ldr	r2, [pc, #104]	; (8003f5c <ADC_ConfigureBoostMode+0x20c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d80a      	bhi.n	8003f0e <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f0a:	609a      	str	r2, [r3, #8]
}
 8003f0c:	e016      	b.n	8003f3c <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a13      	ldr	r2, [pc, #76]	; (8003f60 <ADC_ConfigureBoostMode+0x210>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d80a      	bhi.n	8003f2c <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f28:	609a      	str	r2, [r3, #8]
}
 8003f2a:	e007      	b.n	8003f3c <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689a      	ldr	r2, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003f3a:	609a      	str	r2, [r3, #8]
}
 8003f3c:	bf00      	nop
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40022000 	.word	0x40022000
 8003f48:	40022100 	.word	0x40022100
 8003f4c:	40022300 	.word	0x40022300
 8003f50:	58026300 	.word	0x58026300
 8003f54:	01312d00 	.word	0x01312d00
 8003f58:	005f5e10 	.word	0x005f5e10
 8003f5c:	00bebc20 	.word	0x00bebc20
 8003f60:	017d7840 	.word	0x017d7840

08003f64 <LL_ADC_IsEnabled>:
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <LL_ADC_IsEnabled+0x18>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e000      	b.n	8003f7e <LL_ADC_IsEnabled+0x1a>
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr

08003f8a <LL_ADC_REG_IsConversionOngoing>:
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d101      	bne.n	8003fa2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003fb0:	b590      	push	{r4, r7, lr}
 8003fb2:	b09f      	sub	sp, #124	; 0x7c
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d101      	bne.n	8003fce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003fca:	2302      	movs	r3, #2
 8003fcc:	e0be      	b.n	800414c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a5c      	ldr	r2, [pc, #368]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d102      	bne.n	8003fee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003fe8:	4b5b      	ldr	r3, [pc, #364]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	e001      	b.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10b      	bne.n	8004010 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ffc:	f043 0220 	orr.w	r2, r3, #32
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e09d      	b.n	800414c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff ffb9 	bl	8003f8a <LL_ADC_REG_IsConversionOngoing>
 8004018:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff ffb3 	bl	8003f8a <LL_ADC_REG_IsConversionOngoing>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d17f      	bne.n	800412a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800402a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800402c:	2b00      	cmp	r3, #0
 800402e:	d17c      	bne.n	800412a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a47      	ldr	r2, [pc, #284]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d004      	beq.n	8004044 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a46      	ldr	r2, [pc, #280]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d101      	bne.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004044:	4b45      	ldr	r3, [pc, #276]	; (800415c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004046:	e000      	b.n	800404a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004048:	4b45      	ldr	r3, [pc, #276]	; (8004160 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800404a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d039      	beq.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004054:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	431a      	orrs	r2, r3
 8004062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004064:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a3a      	ldr	r2, [pc, #232]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d004      	beq.n	800407a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a38      	ldr	r2, [pc, #224]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d10e      	bne.n	8004098 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800407a:	4836      	ldr	r0, [pc, #216]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800407c:	f7ff ff72 	bl	8003f64 <LL_ADC_IsEnabled>
 8004080:	4604      	mov	r4, r0
 8004082:	4835      	ldr	r0, [pc, #212]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004084:	f7ff ff6e 	bl	8003f64 <LL_ADC_IsEnabled>
 8004088:	4603      	mov	r3, r0
 800408a:	4323      	orrs	r3, r4
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf0c      	ite	eq
 8004090:	2301      	moveq	r3, #1
 8004092:	2300      	movne	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	e008      	b.n	80040aa <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004098:	4832      	ldr	r0, [pc, #200]	; (8004164 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800409a:	f7ff ff63 	bl	8003f64 <LL_ADC_IsEnabled>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d047      	beq.n	800413e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80040ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040b0:	689a      	ldr	r2, [r3, #8]
 80040b2:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	6811      	ldr	r1, [r2, #0]
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	6892      	ldr	r2, [r2, #8]
 80040be:	430a      	orrs	r2, r1
 80040c0:	431a      	orrs	r2, r3
 80040c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c6:	e03a      	b.n	800413e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80040c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040d2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a1e      	ldr	r2, [pc, #120]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d004      	beq.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a1d      	ldr	r2, [pc, #116]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d10e      	bne.n	8004106 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80040e8:	481a      	ldr	r0, [pc, #104]	; (8004154 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80040ea:	f7ff ff3b 	bl	8003f64 <LL_ADC_IsEnabled>
 80040ee:	4604      	mov	r4, r0
 80040f0:	4819      	ldr	r0, [pc, #100]	; (8004158 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80040f2:	f7ff ff37 	bl	8003f64 <LL_ADC_IsEnabled>
 80040f6:	4603      	mov	r3, r0
 80040f8:	4323      	orrs	r3, r4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	bf0c      	ite	eq
 80040fe:	2301      	moveq	r3, #1
 8004100:	2300      	movne	r3, #0
 8004102:	b2db      	uxtb	r3, r3
 8004104:	e008      	b.n	8004118 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004106:	4817      	ldr	r0, [pc, #92]	; (8004164 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004108:	f7ff ff2c 	bl	8003f64 <LL_ADC_IsEnabled>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	bf0c      	ite	eq
 8004112:	2301      	moveq	r3, #1
 8004114:	2300      	movne	r3, #0
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d010      	beq.n	800413e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800411c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800411e:	689a      	ldr	r2, [r3, #8]
 8004120:	4b11      	ldr	r3, [pc, #68]	; (8004168 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004122:	4013      	ands	r3, r2
 8004124:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004126:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004128:	e009      	b.n	800413e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412e:	f043 0220 	orr.w	r2, r3, #32
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800413c:	e000      	b.n	8004140 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800413e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004148:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800414c:	4618      	mov	r0, r3
 800414e:	377c      	adds	r7, #124	; 0x7c
 8004150:	46bd      	mov	sp, r7
 8004152:	bd90      	pop	{r4, r7, pc}
 8004154:	40022000 	.word	0x40022000
 8004158:	40022100 	.word	0x40022100
 800415c:	40022300 	.word	0x40022300
 8004160:	58026300 	.word	0x58026300
 8004164:	58026000 	.word	0x58026000
 8004168:	fffff0e0 	.word	0xfffff0e0

0800416c <__NVIC_SetPriorityGrouping>:
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <__NVIC_SetPriorityGrouping+0x40>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004182:	68ba      	ldr	r2, [r7, #8]
 8004184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004188:	4013      	ands	r3, r2
 800418a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004194:	4b06      	ldr	r3, [pc, #24]	; (80041b0 <__NVIC_SetPriorityGrouping+0x44>)
 8004196:	4313      	orrs	r3, r2
 8004198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800419a:	4a04      	ldr	r2, [pc, #16]	; (80041ac <__NVIC_SetPriorityGrouping+0x40>)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	60d3      	str	r3, [r2, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000ed00 	.word	0xe000ed00
 80041b0:	05fa0000 	.word	0x05fa0000

080041b4 <__NVIC_GetPriorityGrouping>:
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041b8:	4b04      	ldr	r3, [pc, #16]	; (80041cc <__NVIC_GetPriorityGrouping+0x18>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	0a1b      	lsrs	r3, r3, #8
 80041be:	f003 0307 	and.w	r3, r3, #7
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	e000ed00 	.word	0xe000ed00

080041d0 <__NVIC_EnableIRQ>:
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	db0b      	blt.n	80041fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041e2:	88fb      	ldrh	r3, [r7, #6]
 80041e4:	f003 021f 	and.w	r2, r3, #31
 80041e8:	4907      	ldr	r1, [pc, #28]	; (8004208 <__NVIC_EnableIRQ+0x38>)
 80041ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	2001      	movs	r0, #1
 80041f2:	fa00 f202 	lsl.w	r2, r0, r2
 80041f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041fa:	bf00      	nop
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	e000e100 	.word	0xe000e100

0800420c <__NVIC_SetPriority>:
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	6039      	str	r1, [r7, #0]
 8004216:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004218:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800421c:	2b00      	cmp	r3, #0
 800421e:	db0a      	blt.n	8004236 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	b2da      	uxtb	r2, r3
 8004224:	490c      	ldr	r1, [pc, #48]	; (8004258 <__NVIC_SetPriority+0x4c>)
 8004226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800422a:	0112      	lsls	r2, r2, #4
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	440b      	add	r3, r1
 8004230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004234:	e00a      	b.n	800424c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	b2da      	uxtb	r2, r3
 800423a:	4908      	ldr	r1, [pc, #32]	; (800425c <__NVIC_SetPriority+0x50>)
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	3b04      	subs	r3, #4
 8004244:	0112      	lsls	r2, r2, #4
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	440b      	add	r3, r1
 800424a:	761a      	strb	r2, [r3, #24]
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	e000e100 	.word	0xe000e100
 800425c:	e000ed00 	.word	0xe000ed00

08004260 <NVIC_EncodePriority>:
{
 8004260:	b480      	push	{r7}
 8004262:	b089      	sub	sp, #36	; 0x24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f1c3 0307 	rsb	r3, r3, #7
 800427a:	2b04      	cmp	r3, #4
 800427c:	bf28      	it	cs
 800427e:	2304      	movcs	r3, #4
 8004280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	3304      	adds	r3, #4
 8004286:	2b06      	cmp	r3, #6
 8004288:	d902      	bls.n	8004290 <NVIC_EncodePriority+0x30>
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	3b03      	subs	r3, #3
 800428e:	e000      	b.n	8004292 <NVIC_EncodePriority+0x32>
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	401a      	ands	r2, r3
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	fa01 f303 	lsl.w	r3, r1, r3
 80042b2:	43d9      	mvns	r1, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b8:	4313      	orrs	r3, r2
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3724      	adds	r7, #36	; 0x24
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
	...

080042c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3b01      	subs	r3, #1
 80042d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d8:	d301      	bcc.n	80042de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042da:	2301      	movs	r3, #1
 80042dc:	e00f      	b.n	80042fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042de:	4a0a      	ldr	r2, [pc, #40]	; (8004308 <SysTick_Config+0x40>)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e6:	210f      	movs	r1, #15
 80042e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042ec:	f7ff ff8e 	bl	800420c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042f0:	4b05      	ldr	r3, [pc, #20]	; (8004308 <SysTick_Config+0x40>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f6:	4b04      	ldr	r3, [pc, #16]	; (8004308 <SysTick_Config+0x40>)
 80042f8:	2207      	movs	r2, #7
 80042fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	e000e010 	.word	0xe000e010

0800430c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7ff ff29 	bl	800416c <__NVIC_SetPriorityGrouping>
}
 800431a:	bf00      	nop
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004322:	b580      	push	{r7, lr}
 8004324:	b086      	sub	sp, #24
 8004326:	af00      	add	r7, sp, #0
 8004328:	4603      	mov	r3, r0
 800432a:	60b9      	str	r1, [r7, #8]
 800432c:	607a      	str	r2, [r7, #4]
 800432e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff40 	bl	80041b4 <__NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff90 	bl	8004260 <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5f 	bl	800420c <__NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff33 	bl	80041d0 <__NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa4 	bl	80042c8 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004390:	f3bf 8f5f 	dmb	sy
}
 8004394:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004396:	4b07      	ldr	r3, [pc, #28]	; (80043b4 <HAL_MPU_Disable+0x28>)
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	4a06      	ldr	r2, [pc, #24]	; (80043b4 <HAL_MPU_Disable+0x28>)
 800439c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043a0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80043a2:	4b05      	ldr	r3, [pc, #20]	; (80043b8 <HAL_MPU_Disable+0x2c>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	605a      	str	r2, [r3, #4]
}
 80043a8:	bf00      	nop
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	e000ed00 	.word	0xe000ed00
 80043b8:	e000ed90 	.word	0xe000ed90

080043bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80043c4:	4a0b      	ldr	r2, [pc, #44]	; (80043f4 <HAL_MPU_Enable+0x38>)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80043ce:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <HAL_MPU_Enable+0x3c>)
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	4a09      	ldr	r2, [pc, #36]	; (80043f8 <HAL_MPU_Enable+0x3c>)
 80043d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80043da:	f3bf 8f4f 	dsb	sy
}
 80043de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043e0:	f3bf 8f6f 	isb	sy
}
 80043e4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	e000ed90 	.word	0xe000ed90
 80043f8:	e000ed00 	.word	0xe000ed00

080043fc <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	785a      	ldrb	r2, [r3, #1]
 8004408:	4b1d      	ldr	r3, [pc, #116]	; (8004480 <HAL_MPU_ConfigRegion+0x84>)
 800440a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d029      	beq.n	8004468 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8004414:	4a1a      	ldr	r2, [pc, #104]	; (8004480 <HAL_MPU_ConfigRegion+0x84>)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	7b1b      	ldrb	r3, [r3, #12]
 8004420:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	7adb      	ldrb	r3, [r3, #11]
 8004426:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004428:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	7a9b      	ldrb	r3, [r3, #10]
 800442e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004430:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	7b5b      	ldrb	r3, [r3, #13]
 8004436:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004438:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	7b9b      	ldrb	r3, [r3, #14]
 800443e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004440:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	7bdb      	ldrb	r3, [r3, #15]
 8004446:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004448:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	7a5b      	ldrb	r3, [r3, #9]
 800444e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004450:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	7a1b      	ldrb	r3, [r3, #8]
 8004456:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004458:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	7812      	ldrb	r2, [r2, #0]
 800445e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004460:	4a07      	ldr	r2, [pc, #28]	; (8004480 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004462:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004464:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8004466:	e005      	b.n	8004474 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8004468:	4b05      	ldr	r3, [pc, #20]	; (8004480 <HAL_MPU_ConfigRegion+0x84>)
 800446a:	2200      	movs	r2, #0
 800446c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800446e:	4b04      	ldr	r3, [pc, #16]	; (8004480 <HAL_MPU_ConfigRegion+0x84>)
 8004470:	2200      	movs	r2, #0
 8004472:	611a      	str	r2, [r3, #16]
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	e000ed90 	.word	0xe000ed90

08004484 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8004488:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <HAL_GetCurrentCPUID+0x24>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	091b      	lsrs	r3, r3, #4
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	2b07      	cmp	r3, #7
 8004494:	d101      	bne.n	800449a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8004496:	2303      	movs	r3, #3
 8004498:	e000      	b.n	800449c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800449a:	2301      	movs	r3, #1
  }
}
 800449c:	4618      	mov	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	e000ed00 	.word	0xe000ed00

080044ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e054      	b.n	8004568 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	7f5b      	ldrb	r3, [r3, #29]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fc fd6e 	bl	8000fb0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	791b      	ldrb	r3, [r3, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10c      	bne.n	80044fc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a22      	ldr	r2, [pc, #136]	; (8004570 <HAL_CRC_Init+0xc4>)
 80044e8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0218 	bic.w	r2, r2, #24
 80044f8:	609a      	str	r2, [r3, #8]
 80044fa:	e00c      	b.n	8004516 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6899      	ldr	r1, [r3, #8]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	461a      	mov	r2, r3
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f834 	bl	8004574 <HAL_CRCEx_Polynomial_Set>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e028      	b.n	8004568 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	795b      	ldrb	r3, [r3, #5]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d105      	bne.n	800452a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004526:	611a      	str	r2, [r3, #16]
 8004528:	e004      	b.n	8004534 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6912      	ldr	r2, [r2, #16]
 8004532:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	695a      	ldr	r2, [r3, #20]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	699a      	ldr	r2, [r3, #24]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	04c11db7 	.word	0x04c11db7

08004574 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004574:	b480      	push	{r7}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004580:	2300      	movs	r3, #0
 8004582:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004584:	231f      	movs	r3, #31
 8004586:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004588:	bf00      	nop
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1e5a      	subs	r2, r3, #1
 800458e:	613a      	str	r2, [r7, #16]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d009      	beq.n	80045a8 <HAL_CRCEx_Polynomial_Set+0x34>
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f003 031f 	and.w	r3, r3, #31
 800459a:	68ba      	ldr	r2, [r7, #8]
 800459c:	fa22 f303 	lsr.w	r3, r2, r3
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0f0      	beq.n	800458a <HAL_CRCEx_Polynomial_Set+0x16>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b18      	cmp	r3, #24
 80045ac:	d846      	bhi.n	800463c <HAL_CRCEx_Polynomial_Set+0xc8>
 80045ae:	a201      	add	r2, pc, #4	; (adr r2, 80045b4 <HAL_CRCEx_Polynomial_Set+0x40>)
 80045b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b4:	08004643 	.word	0x08004643
 80045b8:	0800463d 	.word	0x0800463d
 80045bc:	0800463d 	.word	0x0800463d
 80045c0:	0800463d 	.word	0x0800463d
 80045c4:	0800463d 	.word	0x0800463d
 80045c8:	0800463d 	.word	0x0800463d
 80045cc:	0800463d 	.word	0x0800463d
 80045d0:	0800463d 	.word	0x0800463d
 80045d4:	08004631 	.word	0x08004631
 80045d8:	0800463d 	.word	0x0800463d
 80045dc:	0800463d 	.word	0x0800463d
 80045e0:	0800463d 	.word	0x0800463d
 80045e4:	0800463d 	.word	0x0800463d
 80045e8:	0800463d 	.word	0x0800463d
 80045ec:	0800463d 	.word	0x0800463d
 80045f0:	0800463d 	.word	0x0800463d
 80045f4:	08004625 	.word	0x08004625
 80045f8:	0800463d 	.word	0x0800463d
 80045fc:	0800463d 	.word	0x0800463d
 8004600:	0800463d 	.word	0x0800463d
 8004604:	0800463d 	.word	0x0800463d
 8004608:	0800463d 	.word	0x0800463d
 800460c:	0800463d 	.word	0x0800463d
 8004610:	0800463d 	.word	0x0800463d
 8004614:	08004619 	.word	0x08004619
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	2b06      	cmp	r3, #6
 800461c:	d913      	bls.n	8004646 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004622:	e010      	b.n	8004646 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	2b07      	cmp	r3, #7
 8004628:	d90f      	bls.n	800464a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800462e:	e00c      	b.n	800464a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	2b0f      	cmp	r3, #15
 8004634:	d90b      	bls.n	800464e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800463a:	e008      	b.n	800464e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	75fb      	strb	r3, [r7, #23]
      break;
 8004640:	e006      	b.n	8004650 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004642:	bf00      	nop
 8004644:	e004      	b.n	8004650 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800464e:	bf00      	nop
  }
  if (status == HAL_OK)
 8004650:	7dfb      	ldrb	r3, [r7, #23]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10d      	bne.n	8004672 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f023 0118 	bic.w	r1, r3, #24
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	430a      	orrs	r2, r1
 8004670:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004672:	7dfb      	ldrb	r3, [r7, #23]
}
 8004674:	4618      	mov	r0, r3
 8004676:	371c      	adds	r7, #28
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004688:	f7fe fc6c 	bl	8002f64 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e316      	b.n	8004cc6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a66      	ldr	r2, [pc, #408]	; (8004838 <HAL_DMA_Init+0x1b8>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d04a      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a65      	ldr	r2, [pc, #404]	; (800483c <HAL_DMA_Init+0x1bc>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d045      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a63      	ldr	r2, [pc, #396]	; (8004840 <HAL_DMA_Init+0x1c0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d040      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a62      	ldr	r2, [pc, #392]	; (8004844 <HAL_DMA_Init+0x1c4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d03b      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a60      	ldr	r2, [pc, #384]	; (8004848 <HAL_DMA_Init+0x1c8>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d036      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a5f      	ldr	r2, [pc, #380]	; (800484c <HAL_DMA_Init+0x1cc>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d031      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a5d      	ldr	r2, [pc, #372]	; (8004850 <HAL_DMA_Init+0x1d0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d02c      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a5c      	ldr	r2, [pc, #368]	; (8004854 <HAL_DMA_Init+0x1d4>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d027      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a5a      	ldr	r2, [pc, #360]	; (8004858 <HAL_DMA_Init+0x1d8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d022      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a59      	ldr	r2, [pc, #356]	; (800485c <HAL_DMA_Init+0x1dc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d01d      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a57      	ldr	r2, [pc, #348]	; (8004860 <HAL_DMA_Init+0x1e0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d018      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a56      	ldr	r2, [pc, #344]	; (8004864 <HAL_DMA_Init+0x1e4>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d013      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a54      	ldr	r2, [pc, #336]	; (8004868 <HAL_DMA_Init+0x1e8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d00e      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a53      	ldr	r2, [pc, #332]	; (800486c <HAL_DMA_Init+0x1ec>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d009      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a51      	ldr	r2, [pc, #324]	; (8004870 <HAL_DMA_Init+0x1f0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d004      	beq.n	8004738 <HAL_DMA_Init+0xb8>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a50      	ldr	r2, [pc, #320]	; (8004874 <HAL_DMA_Init+0x1f4>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d101      	bne.n	800473c <HAL_DMA_Init+0xbc>
 8004738:	2301      	movs	r3, #1
 800473a:	e000      	b.n	800473e <HAL_DMA_Init+0xbe>
 800473c:	2300      	movs	r3, #0
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 813b 	beq.w	80049ba <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a37      	ldr	r2, [pc, #220]	; (8004838 <HAL_DMA_Init+0x1b8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d04a      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a36      	ldr	r2, [pc, #216]	; (800483c <HAL_DMA_Init+0x1bc>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d045      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a34      	ldr	r2, [pc, #208]	; (8004840 <HAL_DMA_Init+0x1c0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d040      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a33      	ldr	r2, [pc, #204]	; (8004844 <HAL_DMA_Init+0x1c4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d03b      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a31      	ldr	r2, [pc, #196]	; (8004848 <HAL_DMA_Init+0x1c8>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d036      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a30      	ldr	r2, [pc, #192]	; (800484c <HAL_DMA_Init+0x1cc>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d031      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a2e      	ldr	r2, [pc, #184]	; (8004850 <HAL_DMA_Init+0x1d0>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d02c      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a2d      	ldr	r2, [pc, #180]	; (8004854 <HAL_DMA_Init+0x1d4>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d027      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2b      	ldr	r2, [pc, #172]	; (8004858 <HAL_DMA_Init+0x1d8>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d022      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a2a      	ldr	r2, [pc, #168]	; (800485c <HAL_DMA_Init+0x1dc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d01d      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a28      	ldr	r2, [pc, #160]	; (8004860 <HAL_DMA_Init+0x1e0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d018      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a27      	ldr	r2, [pc, #156]	; (8004864 <HAL_DMA_Init+0x1e4>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d013      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a25      	ldr	r2, [pc, #148]	; (8004868 <HAL_DMA_Init+0x1e8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d00e      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a24      	ldr	r2, [pc, #144]	; (800486c <HAL_DMA_Init+0x1ec>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d009      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a22      	ldr	r2, [pc, #136]	; (8004870 <HAL_DMA_Init+0x1f0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d004      	beq.n	80047f4 <HAL_DMA_Init+0x174>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a21      	ldr	r2, [pc, #132]	; (8004874 <HAL_DMA_Init+0x1f4>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d108      	bne.n	8004806 <HAL_DMA_Init+0x186>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e007      	b.n	8004816 <HAL_DMA_Init+0x196>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0201 	bic.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004816:	e02f      	b.n	8004878 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004818:	f7fe fba4 	bl	8002f64 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b05      	cmp	r3, #5
 8004824:	d928      	bls.n	8004878 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2220      	movs	r2, #32
 800482a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2203      	movs	r2, #3
 8004830:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e246      	b.n	8004cc6 <HAL_DMA_Init+0x646>
 8004838:	40020010 	.word	0x40020010
 800483c:	40020028 	.word	0x40020028
 8004840:	40020040 	.word	0x40020040
 8004844:	40020058 	.word	0x40020058
 8004848:	40020070 	.word	0x40020070
 800484c:	40020088 	.word	0x40020088
 8004850:	400200a0 	.word	0x400200a0
 8004854:	400200b8 	.word	0x400200b8
 8004858:	40020410 	.word	0x40020410
 800485c:	40020428 	.word	0x40020428
 8004860:	40020440 	.word	0x40020440
 8004864:	40020458 	.word	0x40020458
 8004868:	40020470 	.word	0x40020470
 800486c:	40020488 	.word	0x40020488
 8004870:	400204a0 	.word	0x400204a0
 8004874:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1c8      	bne.n	8004818 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4b83      	ldr	r3, [pc, #524]	; (8004aa0 <HAL_DMA_Init+0x420>)
 8004892:	4013      	ands	r3, r2
 8004894:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800489e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048b6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d107      	bne.n	80048dc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d4:	4313      	orrs	r3, r2
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80048dc:	4b71      	ldr	r3, [pc, #452]	; (8004aa4 <HAL_DMA_Init+0x424>)
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	4b71      	ldr	r3, [pc, #452]	; (8004aa8 <HAL_DMA_Init+0x428>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048e8:	d328      	bcc.n	800493c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b28      	cmp	r3, #40	; 0x28
 80048f0:	d903      	bls.n	80048fa <HAL_DMA_Init+0x27a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b2e      	cmp	r3, #46	; 0x2e
 80048f8:	d917      	bls.n	800492a <HAL_DMA_Init+0x2aa>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b3e      	cmp	r3, #62	; 0x3e
 8004900:	d903      	bls.n	800490a <HAL_DMA_Init+0x28a>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b42      	cmp	r3, #66	; 0x42
 8004908:	d90f      	bls.n	800492a <HAL_DMA_Init+0x2aa>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b46      	cmp	r3, #70	; 0x46
 8004910:	d903      	bls.n	800491a <HAL_DMA_Init+0x29a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b48      	cmp	r3, #72	; 0x48
 8004918:	d907      	bls.n	800492a <HAL_DMA_Init+0x2aa>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b4e      	cmp	r3, #78	; 0x4e
 8004920:	d905      	bls.n	800492e <HAL_DMA_Init+0x2ae>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b52      	cmp	r3, #82	; 0x52
 8004928:	d801      	bhi.n	800492e <HAL_DMA_Init+0x2ae>
 800492a:	2301      	movs	r3, #1
 800492c:	e000      	b.n	8004930 <HAL_DMA_Init+0x2b0>
 800492e:	2300      	movs	r3, #0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800493a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f023 0307 	bic.w	r3, r3, #7
 8004952:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	4313      	orrs	r3, r2
 800495c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	2b04      	cmp	r3, #4
 8004964:	d117      	bne.n	8004996 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00e      	beq.n	8004996 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f001 fddb 	bl	8006534 <DMA_CheckFifoParam>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d008      	beq.n	8004996 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2240      	movs	r2, #64	; 0x40
 8004988:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e197      	b.n	8004cc6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f001 fd16 	bl	80063d0 <DMA_CalcBaseAndBitshift>
 80049a4:	4603      	mov	r3, r0
 80049a6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ac:	f003 031f 	and.w	r3, r3, #31
 80049b0:	223f      	movs	r2, #63	; 0x3f
 80049b2:	409a      	lsls	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	609a      	str	r2, [r3, #8]
 80049b8:	e0cd      	b.n	8004b56 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a3b      	ldr	r2, [pc, #236]	; (8004aac <HAL_DMA_Init+0x42c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d022      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a39      	ldr	r2, [pc, #228]	; (8004ab0 <HAL_DMA_Init+0x430>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d01d      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a38      	ldr	r2, [pc, #224]	; (8004ab4 <HAL_DMA_Init+0x434>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d018      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a36      	ldr	r2, [pc, #216]	; (8004ab8 <HAL_DMA_Init+0x438>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d013      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a35      	ldr	r2, [pc, #212]	; (8004abc <HAL_DMA_Init+0x43c>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00e      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a33      	ldr	r2, [pc, #204]	; (8004ac0 <HAL_DMA_Init+0x440>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d009      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a32      	ldr	r2, [pc, #200]	; (8004ac4 <HAL_DMA_Init+0x444>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d004      	beq.n	8004a0a <HAL_DMA_Init+0x38a>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a30      	ldr	r2, [pc, #192]	; (8004ac8 <HAL_DMA_Init+0x448>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <HAL_DMA_Init+0x38e>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <HAL_DMA_Init+0x390>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f000 8097 	beq.w	8004b44 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a24      	ldr	r2, [pc, #144]	; (8004aac <HAL_DMA_Init+0x42c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d021      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a22      	ldr	r2, [pc, #136]	; (8004ab0 <HAL_DMA_Init+0x430>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d01c      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a21      	ldr	r2, [pc, #132]	; (8004ab4 <HAL_DMA_Init+0x434>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d017      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a1f      	ldr	r2, [pc, #124]	; (8004ab8 <HAL_DMA_Init+0x438>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d012      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1e      	ldr	r2, [pc, #120]	; (8004abc <HAL_DMA_Init+0x43c>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00d      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a1c      	ldr	r2, [pc, #112]	; (8004ac0 <HAL_DMA_Init+0x440>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d008      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a1b      	ldr	r2, [pc, #108]	; (8004ac4 <HAL_DMA_Init+0x444>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d003      	beq.n	8004a64 <HAL_DMA_Init+0x3e4>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a19      	ldr	r2, [pc, #100]	; (8004ac8 <HAL_DMA_Init+0x448>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2202      	movs	r2, #2
 8004a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4b12      	ldr	r3, [pc, #72]	; (8004acc <HAL_DMA_Init+0x44c>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	2b40      	cmp	r3, #64	; 0x40
 8004a8c:	d020      	beq.n	8004ad0 <HAL_DMA_Init+0x450>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2b80      	cmp	r3, #128	; 0x80
 8004a94:	d102      	bne.n	8004a9c <HAL_DMA_Init+0x41c>
 8004a96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a9a:	e01a      	b.n	8004ad2 <HAL_DMA_Init+0x452>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	e018      	b.n	8004ad2 <HAL_DMA_Init+0x452>
 8004aa0:	fe10803f 	.word	0xfe10803f
 8004aa4:	5c001000 	.word	0x5c001000
 8004aa8:	ffff0000 	.word	0xffff0000
 8004aac:	58025408 	.word	0x58025408
 8004ab0:	5802541c 	.word	0x5802541c
 8004ab4:	58025430 	.word	0x58025430
 8004ab8:	58025444 	.word	0x58025444
 8004abc:	58025458 	.word	0x58025458
 8004ac0:	5802546c 	.word	0x5802546c
 8004ac4:	58025480 	.word	0x58025480
 8004ac8:	58025494 	.word	0x58025494
 8004acc:	fffe000f 	.word	0xfffe000f
 8004ad0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	68d2      	ldr	r2, [r2, #12]
 8004ad6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004ad8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ae0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004ae8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004af0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004af8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004b00:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	461a      	mov	r2, r3
 8004b16:	4b6e      	ldr	r3, [pc, #440]	; (8004cd0 <HAL_DMA_Init+0x650>)
 8004b18:	4413      	add	r3, r2
 8004b1a:	4a6e      	ldr	r2, [pc, #440]	; (8004cd4 <HAL_DMA_Init+0x654>)
 8004b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b20:	091b      	lsrs	r3, r3, #4
 8004b22:	009a      	lsls	r2, r3, #2
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f001 fc51 	bl	80063d0 <DMA_CalcBaseAndBitshift>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b36:	f003 031f 	and.w	r3, r3, #31
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	409a      	lsls	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	605a      	str	r2, [r3, #4]
 8004b42:	e008      	b.n	8004b56 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2240      	movs	r2, #64	; 0x40
 8004b48:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e0b7      	b.n	8004cc6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a5f      	ldr	r2, [pc, #380]	; (8004cd8 <HAL_DMA_Init+0x658>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d072      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a5d      	ldr	r2, [pc, #372]	; (8004cdc <HAL_DMA_Init+0x65c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d06d      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a5c      	ldr	r2, [pc, #368]	; (8004ce0 <HAL_DMA_Init+0x660>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d068      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a5a      	ldr	r2, [pc, #360]	; (8004ce4 <HAL_DMA_Init+0x664>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d063      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a59      	ldr	r2, [pc, #356]	; (8004ce8 <HAL_DMA_Init+0x668>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d05e      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a57      	ldr	r2, [pc, #348]	; (8004cec <HAL_DMA_Init+0x66c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d059      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a56      	ldr	r2, [pc, #344]	; (8004cf0 <HAL_DMA_Init+0x670>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d054      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a54      	ldr	r2, [pc, #336]	; (8004cf4 <HAL_DMA_Init+0x674>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d04f      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a53      	ldr	r2, [pc, #332]	; (8004cf8 <HAL_DMA_Init+0x678>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d04a      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a51      	ldr	r2, [pc, #324]	; (8004cfc <HAL_DMA_Init+0x67c>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d045      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a50      	ldr	r2, [pc, #320]	; (8004d00 <HAL_DMA_Init+0x680>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d040      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a4e      	ldr	r2, [pc, #312]	; (8004d04 <HAL_DMA_Init+0x684>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d03b      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a4d      	ldr	r2, [pc, #308]	; (8004d08 <HAL_DMA_Init+0x688>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d036      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a4b      	ldr	r2, [pc, #300]	; (8004d0c <HAL_DMA_Init+0x68c>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d031      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a4a      	ldr	r2, [pc, #296]	; (8004d10 <HAL_DMA_Init+0x690>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d02c      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a48      	ldr	r2, [pc, #288]	; (8004d14 <HAL_DMA_Init+0x694>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d027      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a47      	ldr	r2, [pc, #284]	; (8004d18 <HAL_DMA_Init+0x698>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d022      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a45      	ldr	r2, [pc, #276]	; (8004d1c <HAL_DMA_Init+0x69c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d01d      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a44      	ldr	r2, [pc, #272]	; (8004d20 <HAL_DMA_Init+0x6a0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d018      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a42      	ldr	r2, [pc, #264]	; (8004d24 <HAL_DMA_Init+0x6a4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a41      	ldr	r2, [pc, #260]	; (8004d28 <HAL_DMA_Init+0x6a8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00e      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a3f      	ldr	r2, [pc, #252]	; (8004d2c <HAL_DMA_Init+0x6ac>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d009      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a3e      	ldr	r2, [pc, #248]	; (8004d30 <HAL_DMA_Init+0x6b0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_DMA_Init+0x5c6>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a3c      	ldr	r2, [pc, #240]	; (8004d34 <HAL_DMA_Init+0x6b4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d101      	bne.n	8004c4a <HAL_DMA_Init+0x5ca>
 8004c46:	2301      	movs	r3, #1
 8004c48:	e000      	b.n	8004c4c <HAL_DMA_Init+0x5cc>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d032      	beq.n	8004cb6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f001 fceb 	bl	800662c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	2b80      	cmp	r3, #128	; 0x80
 8004c5c:	d102      	bne.n	8004c64 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c6c:	b2d2      	uxtb	r2, r2
 8004c6e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004c78:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d010      	beq.n	8004ca4 <HAL_DMA_Init+0x624>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	2b08      	cmp	r3, #8
 8004c88:	d80c      	bhi.n	8004ca4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f001 fd68 	bl	8006760 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004ca0:	605a      	str	r2, [r3, #4]
 8004ca2:	e008      	b.n	8004cb6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	a7fdabf8 	.word	0xa7fdabf8
 8004cd4:	cccccccd 	.word	0xcccccccd
 8004cd8:	40020010 	.word	0x40020010
 8004cdc:	40020028 	.word	0x40020028
 8004ce0:	40020040 	.word	0x40020040
 8004ce4:	40020058 	.word	0x40020058
 8004ce8:	40020070 	.word	0x40020070
 8004cec:	40020088 	.word	0x40020088
 8004cf0:	400200a0 	.word	0x400200a0
 8004cf4:	400200b8 	.word	0x400200b8
 8004cf8:	40020410 	.word	0x40020410
 8004cfc:	40020428 	.word	0x40020428
 8004d00:	40020440 	.word	0x40020440
 8004d04:	40020458 	.word	0x40020458
 8004d08:	40020470 	.word	0x40020470
 8004d0c:	40020488 	.word	0x40020488
 8004d10:	400204a0 	.word	0x400204a0
 8004d14:	400204b8 	.word	0x400204b8
 8004d18:	58025408 	.word	0x58025408
 8004d1c:	5802541c 	.word	0x5802541c
 8004d20:	58025430 	.word	0x58025430
 8004d24:	58025444 	.word	0x58025444
 8004d28:	58025458 	.word	0x58025458
 8004d2c:	5802546c 	.word	0x5802546c
 8004d30:	58025480 	.word	0x58025480
 8004d34:	58025494 	.word	0x58025494

08004d38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
 8004d44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d101      	bne.n	8004d54 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e226      	b.n	80051a2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d101      	bne.n	8004d62 <HAL_DMA_Start_IT+0x2a>
 8004d5e:	2302      	movs	r3, #2
 8004d60:	e21f      	b.n	80051a2 <HAL_DMA_Start_IT+0x46a>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	f040 820a 	bne.w	800518c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a68      	ldr	r2, [pc, #416]	; (8004f2c <HAL_DMA_Start_IT+0x1f4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d04a      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a66      	ldr	r2, [pc, #408]	; (8004f30 <HAL_DMA_Start_IT+0x1f8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d045      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a65      	ldr	r2, [pc, #404]	; (8004f34 <HAL_DMA_Start_IT+0x1fc>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d040      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a63      	ldr	r2, [pc, #396]	; (8004f38 <HAL_DMA_Start_IT+0x200>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d03b      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a62      	ldr	r2, [pc, #392]	; (8004f3c <HAL_DMA_Start_IT+0x204>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d036      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a60      	ldr	r2, [pc, #384]	; (8004f40 <HAL_DMA_Start_IT+0x208>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d031      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a5f      	ldr	r2, [pc, #380]	; (8004f44 <HAL_DMA_Start_IT+0x20c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d02c      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a5d      	ldr	r2, [pc, #372]	; (8004f48 <HAL_DMA_Start_IT+0x210>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d027      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a5c      	ldr	r2, [pc, #368]	; (8004f4c <HAL_DMA_Start_IT+0x214>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d022      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a5a      	ldr	r2, [pc, #360]	; (8004f50 <HAL_DMA_Start_IT+0x218>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d01d      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a59      	ldr	r2, [pc, #356]	; (8004f54 <HAL_DMA_Start_IT+0x21c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d018      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a57      	ldr	r2, [pc, #348]	; (8004f58 <HAL_DMA_Start_IT+0x220>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d013      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a56      	ldr	r2, [pc, #344]	; (8004f5c <HAL_DMA_Start_IT+0x224>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d00e      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a54      	ldr	r2, [pc, #336]	; (8004f60 <HAL_DMA_Start_IT+0x228>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d009      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a53      	ldr	r2, [pc, #332]	; (8004f64 <HAL_DMA_Start_IT+0x22c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d004      	beq.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a51      	ldr	r2, [pc, #324]	; (8004f68 <HAL_DMA_Start_IT+0x230>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d108      	bne.n	8004e38 <HAL_DMA_Start_IT+0x100>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0201 	bic.w	r2, r2, #1
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	e007      	b.n	8004e48 <HAL_DMA_Start_IT+0x110>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0201 	bic.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	68b9      	ldr	r1, [r7, #8]
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f001 f912 	bl	8006078 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a34      	ldr	r2, [pc, #208]	; (8004f2c <HAL_DMA_Start_IT+0x1f4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d04a      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a33      	ldr	r2, [pc, #204]	; (8004f30 <HAL_DMA_Start_IT+0x1f8>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d045      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a31      	ldr	r2, [pc, #196]	; (8004f34 <HAL_DMA_Start_IT+0x1fc>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d040      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a30      	ldr	r2, [pc, #192]	; (8004f38 <HAL_DMA_Start_IT+0x200>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d03b      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a2e      	ldr	r2, [pc, #184]	; (8004f3c <HAL_DMA_Start_IT+0x204>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d036      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a2d      	ldr	r2, [pc, #180]	; (8004f40 <HAL_DMA_Start_IT+0x208>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d031      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a2b      	ldr	r2, [pc, #172]	; (8004f44 <HAL_DMA_Start_IT+0x20c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d02c      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a2a      	ldr	r2, [pc, #168]	; (8004f48 <HAL_DMA_Start_IT+0x210>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d027      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a28      	ldr	r2, [pc, #160]	; (8004f4c <HAL_DMA_Start_IT+0x214>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d022      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a27      	ldr	r2, [pc, #156]	; (8004f50 <HAL_DMA_Start_IT+0x218>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d01d      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a25      	ldr	r2, [pc, #148]	; (8004f54 <HAL_DMA_Start_IT+0x21c>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d018      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a24      	ldr	r2, [pc, #144]	; (8004f58 <HAL_DMA_Start_IT+0x220>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d013      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a22      	ldr	r2, [pc, #136]	; (8004f5c <HAL_DMA_Start_IT+0x224>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d00e      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a21      	ldr	r2, [pc, #132]	; (8004f60 <HAL_DMA_Start_IT+0x228>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d009      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1f      	ldr	r2, [pc, #124]	; (8004f64 <HAL_DMA_Start_IT+0x22c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d004      	beq.n	8004ef4 <HAL_DMA_Start_IT+0x1bc>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1e      	ldr	r2, [pc, #120]	; (8004f68 <HAL_DMA_Start_IT+0x230>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d101      	bne.n	8004ef8 <HAL_DMA_Start_IT+0x1c0>
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e000      	b.n	8004efa <HAL_DMA_Start_IT+0x1c2>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d036      	beq.n	8004f6c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f023 021e 	bic.w	r2, r3, #30
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f042 0216 	orr.w	r2, r2, #22
 8004f10:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d03e      	beq.n	8004f98 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f042 0208 	orr.w	r2, r2, #8
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	e035      	b.n	8004f98 <HAL_DMA_Start_IT+0x260>
 8004f2c:	40020010 	.word	0x40020010
 8004f30:	40020028 	.word	0x40020028
 8004f34:	40020040 	.word	0x40020040
 8004f38:	40020058 	.word	0x40020058
 8004f3c:	40020070 	.word	0x40020070
 8004f40:	40020088 	.word	0x40020088
 8004f44:	400200a0 	.word	0x400200a0
 8004f48:	400200b8 	.word	0x400200b8
 8004f4c:	40020410 	.word	0x40020410
 8004f50:	40020428 	.word	0x40020428
 8004f54:	40020440 	.word	0x40020440
 8004f58:	40020458 	.word	0x40020458
 8004f5c:	40020470 	.word	0x40020470
 8004f60:	40020488 	.word	0x40020488
 8004f64:	400204a0 	.word	0x400204a0
 8004f68:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f023 020e 	bic.w	r2, r3, #14
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f042 020a 	orr.w	r2, r2, #10
 8004f7e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d007      	beq.n	8004f98 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0204 	orr.w	r2, r2, #4
 8004f96:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a83      	ldr	r2, [pc, #524]	; (80051ac <HAL_DMA_Start_IT+0x474>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d072      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a82      	ldr	r2, [pc, #520]	; (80051b0 <HAL_DMA_Start_IT+0x478>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d06d      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a80      	ldr	r2, [pc, #512]	; (80051b4 <HAL_DMA_Start_IT+0x47c>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d068      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a7f      	ldr	r2, [pc, #508]	; (80051b8 <HAL_DMA_Start_IT+0x480>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d063      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a7d      	ldr	r2, [pc, #500]	; (80051bc <HAL_DMA_Start_IT+0x484>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d05e      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a7c      	ldr	r2, [pc, #496]	; (80051c0 <HAL_DMA_Start_IT+0x488>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d059      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a7a      	ldr	r2, [pc, #488]	; (80051c4 <HAL_DMA_Start_IT+0x48c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d054      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a79      	ldr	r2, [pc, #484]	; (80051c8 <HAL_DMA_Start_IT+0x490>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d04f      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a77      	ldr	r2, [pc, #476]	; (80051cc <HAL_DMA_Start_IT+0x494>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d04a      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a76      	ldr	r2, [pc, #472]	; (80051d0 <HAL_DMA_Start_IT+0x498>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d045      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a74      	ldr	r2, [pc, #464]	; (80051d4 <HAL_DMA_Start_IT+0x49c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d040      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a73      	ldr	r2, [pc, #460]	; (80051d8 <HAL_DMA_Start_IT+0x4a0>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d03b      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a71      	ldr	r2, [pc, #452]	; (80051dc <HAL_DMA_Start_IT+0x4a4>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d036      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a70      	ldr	r2, [pc, #448]	; (80051e0 <HAL_DMA_Start_IT+0x4a8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d031      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a6e      	ldr	r2, [pc, #440]	; (80051e4 <HAL_DMA_Start_IT+0x4ac>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d02c      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a6d      	ldr	r2, [pc, #436]	; (80051e8 <HAL_DMA_Start_IT+0x4b0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d027      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a6b      	ldr	r2, [pc, #428]	; (80051ec <HAL_DMA_Start_IT+0x4b4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d022      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a6a      	ldr	r2, [pc, #424]	; (80051f0 <HAL_DMA_Start_IT+0x4b8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d01d      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a68      	ldr	r2, [pc, #416]	; (80051f4 <HAL_DMA_Start_IT+0x4bc>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d018      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a67      	ldr	r2, [pc, #412]	; (80051f8 <HAL_DMA_Start_IT+0x4c0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d013      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a65      	ldr	r2, [pc, #404]	; (80051fc <HAL_DMA_Start_IT+0x4c4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00e      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a64      	ldr	r2, [pc, #400]	; (8005200 <HAL_DMA_Start_IT+0x4c8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d009      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a62      	ldr	r2, [pc, #392]	; (8005204 <HAL_DMA_Start_IT+0x4cc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d004      	beq.n	8005088 <HAL_DMA_Start_IT+0x350>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a61      	ldr	r2, [pc, #388]	; (8005208 <HAL_DMA_Start_IT+0x4d0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d101      	bne.n	800508c <HAL_DMA_Start_IT+0x354>
 8005088:	2301      	movs	r3, #1
 800508a:	e000      	b.n	800508e <HAL_DMA_Start_IT+0x356>
 800508c:	2300      	movs	r3, #0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d01a      	beq.n	80050c8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ae:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d007      	beq.n	80050c8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050c6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a37      	ldr	r2, [pc, #220]	; (80051ac <HAL_DMA_Start_IT+0x474>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d04a      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a36      	ldr	r2, [pc, #216]	; (80051b0 <HAL_DMA_Start_IT+0x478>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d045      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a34      	ldr	r2, [pc, #208]	; (80051b4 <HAL_DMA_Start_IT+0x47c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d040      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a33      	ldr	r2, [pc, #204]	; (80051b8 <HAL_DMA_Start_IT+0x480>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d03b      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a31      	ldr	r2, [pc, #196]	; (80051bc <HAL_DMA_Start_IT+0x484>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d036      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a30      	ldr	r2, [pc, #192]	; (80051c0 <HAL_DMA_Start_IT+0x488>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d031      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a2e      	ldr	r2, [pc, #184]	; (80051c4 <HAL_DMA_Start_IT+0x48c>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d02c      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a2d      	ldr	r2, [pc, #180]	; (80051c8 <HAL_DMA_Start_IT+0x490>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d027      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a2b      	ldr	r2, [pc, #172]	; (80051cc <HAL_DMA_Start_IT+0x494>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d022      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a2a      	ldr	r2, [pc, #168]	; (80051d0 <HAL_DMA_Start_IT+0x498>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d01d      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a28      	ldr	r2, [pc, #160]	; (80051d4 <HAL_DMA_Start_IT+0x49c>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d018      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a27      	ldr	r2, [pc, #156]	; (80051d8 <HAL_DMA_Start_IT+0x4a0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d013      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a25      	ldr	r2, [pc, #148]	; (80051dc <HAL_DMA_Start_IT+0x4a4>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d00e      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a24      	ldr	r2, [pc, #144]	; (80051e0 <HAL_DMA_Start_IT+0x4a8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d009      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a22      	ldr	r2, [pc, #136]	; (80051e4 <HAL_DMA_Start_IT+0x4ac>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d004      	beq.n	8005168 <HAL_DMA_Start_IT+0x430>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a21      	ldr	r2, [pc, #132]	; (80051e8 <HAL_DMA_Start_IT+0x4b0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d108      	bne.n	800517a <HAL_DMA_Start_IT+0x442>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0201 	orr.w	r2, r2, #1
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	e012      	b.n	80051a0 <HAL_DMA_Start_IT+0x468>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f042 0201 	orr.w	r2, r2, #1
 8005188:	601a      	str	r2, [r3, #0]
 800518a:	e009      	b.n	80051a0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800519a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80051a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	40020010 	.word	0x40020010
 80051b0:	40020028 	.word	0x40020028
 80051b4:	40020040 	.word	0x40020040
 80051b8:	40020058 	.word	0x40020058
 80051bc:	40020070 	.word	0x40020070
 80051c0:	40020088 	.word	0x40020088
 80051c4:	400200a0 	.word	0x400200a0
 80051c8:	400200b8 	.word	0x400200b8
 80051cc:	40020410 	.word	0x40020410
 80051d0:	40020428 	.word	0x40020428
 80051d4:	40020440 	.word	0x40020440
 80051d8:	40020458 	.word	0x40020458
 80051dc:	40020470 	.word	0x40020470
 80051e0:	40020488 	.word	0x40020488
 80051e4:	400204a0 	.word	0x400204a0
 80051e8:	400204b8 	.word	0x400204b8
 80051ec:	58025408 	.word	0x58025408
 80051f0:	5802541c 	.word	0x5802541c
 80051f4:	58025430 	.word	0x58025430
 80051f8:	58025444 	.word	0x58025444
 80051fc:	58025458 	.word	0x58025458
 8005200:	5802546c 	.word	0x5802546c
 8005204:	58025480 	.word	0x58025480
 8005208:	58025494 	.word	0x58025494

0800520c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	; 0x28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005218:	4b67      	ldr	r3, [pc, #412]	; (80053b8 <HAL_DMA_IRQHandler+0x1ac>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a67      	ldr	r2, [pc, #412]	; (80053bc <HAL_DMA_IRQHandler+0x1b0>)
 800521e:	fba2 2303 	umull	r2, r3, r2, r3
 8005222:	0a9b      	lsrs	r3, r3, #10
 8005224:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005230:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a5f      	ldr	r2, [pc, #380]	; (80053c0 <HAL_DMA_IRQHandler+0x1b4>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d04a      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a5d      	ldr	r2, [pc, #372]	; (80053c4 <HAL_DMA_IRQHandler+0x1b8>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d045      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a5c      	ldr	r2, [pc, #368]	; (80053c8 <HAL_DMA_IRQHandler+0x1bc>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d040      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a5a      	ldr	r2, [pc, #360]	; (80053cc <HAL_DMA_IRQHandler+0x1c0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d03b      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a59      	ldr	r2, [pc, #356]	; (80053d0 <HAL_DMA_IRQHandler+0x1c4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d036      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a57      	ldr	r2, [pc, #348]	; (80053d4 <HAL_DMA_IRQHandler+0x1c8>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d031      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a56      	ldr	r2, [pc, #344]	; (80053d8 <HAL_DMA_IRQHandler+0x1cc>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d02c      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a54      	ldr	r2, [pc, #336]	; (80053dc <HAL_DMA_IRQHandler+0x1d0>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d027      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a53      	ldr	r2, [pc, #332]	; (80053e0 <HAL_DMA_IRQHandler+0x1d4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d022      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a51      	ldr	r2, [pc, #324]	; (80053e4 <HAL_DMA_IRQHandler+0x1d8>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d01d      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a50      	ldr	r2, [pc, #320]	; (80053e8 <HAL_DMA_IRQHandler+0x1dc>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d018      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a4e      	ldr	r2, [pc, #312]	; (80053ec <HAL_DMA_IRQHandler+0x1e0>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d013      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a4d      	ldr	r2, [pc, #308]	; (80053f0 <HAL_DMA_IRQHandler+0x1e4>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00e      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a4b      	ldr	r2, [pc, #300]	; (80053f4 <HAL_DMA_IRQHandler+0x1e8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a4a      	ldr	r2, [pc, #296]	; (80053f8 <HAL_DMA_IRQHandler+0x1ec>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d004      	beq.n	80052de <HAL_DMA_IRQHandler+0xd2>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a48      	ldr	r2, [pc, #288]	; (80053fc <HAL_DMA_IRQHandler+0x1f0>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d101      	bne.n	80052e2 <HAL_DMA_IRQHandler+0xd6>
 80052de:	2301      	movs	r3, #1
 80052e0:	e000      	b.n	80052e4 <HAL_DMA_IRQHandler+0xd8>
 80052e2:	2300      	movs	r3, #0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 842b 	beq.w	8005b40 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ee:	f003 031f 	and.w	r3, r3, #31
 80052f2:	2208      	movs	r2, #8
 80052f4:	409a      	lsls	r2, r3
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	4013      	ands	r3, r2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 80a2 	beq.w	8005444 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a2e      	ldr	r2, [pc, #184]	; (80053c0 <HAL_DMA_IRQHandler+0x1b4>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d04a      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a2d      	ldr	r2, [pc, #180]	; (80053c4 <HAL_DMA_IRQHandler+0x1b8>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d045      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a2b      	ldr	r2, [pc, #172]	; (80053c8 <HAL_DMA_IRQHandler+0x1bc>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d040      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a2a      	ldr	r2, [pc, #168]	; (80053cc <HAL_DMA_IRQHandler+0x1c0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d03b      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a28      	ldr	r2, [pc, #160]	; (80053d0 <HAL_DMA_IRQHandler+0x1c4>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d036      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a27      	ldr	r2, [pc, #156]	; (80053d4 <HAL_DMA_IRQHandler+0x1c8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d031      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a25      	ldr	r2, [pc, #148]	; (80053d8 <HAL_DMA_IRQHandler+0x1cc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d02c      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a24      	ldr	r2, [pc, #144]	; (80053dc <HAL_DMA_IRQHandler+0x1d0>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d027      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a22      	ldr	r2, [pc, #136]	; (80053e0 <HAL_DMA_IRQHandler+0x1d4>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d022      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a21      	ldr	r2, [pc, #132]	; (80053e4 <HAL_DMA_IRQHandler+0x1d8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d01d      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a1f      	ldr	r2, [pc, #124]	; (80053e8 <HAL_DMA_IRQHandler+0x1dc>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d018      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a1e      	ldr	r2, [pc, #120]	; (80053ec <HAL_DMA_IRQHandler+0x1e0>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d013      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1c      	ldr	r2, [pc, #112]	; (80053f0 <HAL_DMA_IRQHandler+0x1e4>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d00e      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1b      	ldr	r2, [pc, #108]	; (80053f4 <HAL_DMA_IRQHandler+0x1e8>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d009      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a19      	ldr	r2, [pc, #100]	; (80053f8 <HAL_DMA_IRQHandler+0x1ec>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d004      	beq.n	80053a0 <HAL_DMA_IRQHandler+0x194>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a18      	ldr	r2, [pc, #96]	; (80053fc <HAL_DMA_IRQHandler+0x1f0>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d12f      	bne.n	8005400 <HAL_DMA_IRQHandler+0x1f4>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	bf14      	ite	ne
 80053ae:	2301      	movne	r3, #1
 80053b0:	2300      	moveq	r3, #0
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	e02e      	b.n	8005414 <HAL_DMA_IRQHandler+0x208>
 80053b6:	bf00      	nop
 80053b8:	24000400 	.word	0x24000400
 80053bc:	1b4e81b5 	.word	0x1b4e81b5
 80053c0:	40020010 	.word	0x40020010
 80053c4:	40020028 	.word	0x40020028
 80053c8:	40020040 	.word	0x40020040
 80053cc:	40020058 	.word	0x40020058
 80053d0:	40020070 	.word	0x40020070
 80053d4:	40020088 	.word	0x40020088
 80053d8:	400200a0 	.word	0x400200a0
 80053dc:	400200b8 	.word	0x400200b8
 80053e0:	40020410 	.word	0x40020410
 80053e4:	40020428 	.word	0x40020428
 80053e8:	40020440 	.word	0x40020440
 80053ec:	40020458 	.word	0x40020458
 80053f0:	40020470 	.word	0x40020470
 80053f4:	40020488 	.word	0x40020488
 80053f8:	400204a0 	.word	0x400204a0
 80053fc:	400204b8 	.word	0x400204b8
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	bf14      	ite	ne
 800540e:	2301      	movne	r3, #1
 8005410:	2300      	moveq	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d015      	beq.n	8005444 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0204 	bic.w	r2, r2, #4
 8005426:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800542c:	f003 031f 	and.w	r3, r3, #31
 8005430:	2208      	movs	r2, #8
 8005432:	409a      	lsls	r2, r3
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800543c:	f043 0201 	orr.w	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005448:	f003 031f 	and.w	r3, r3, #31
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	fa22 f303 	lsr.w	r3, r2, r3
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d06e      	beq.n	8005538 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a69      	ldr	r2, [pc, #420]	; (8005604 <HAL_DMA_IRQHandler+0x3f8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d04a      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a67      	ldr	r2, [pc, #412]	; (8005608 <HAL_DMA_IRQHandler+0x3fc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d045      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a66      	ldr	r2, [pc, #408]	; (800560c <HAL_DMA_IRQHandler+0x400>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d040      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a64      	ldr	r2, [pc, #400]	; (8005610 <HAL_DMA_IRQHandler+0x404>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d03b      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a63      	ldr	r2, [pc, #396]	; (8005614 <HAL_DMA_IRQHandler+0x408>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d036      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a61      	ldr	r2, [pc, #388]	; (8005618 <HAL_DMA_IRQHandler+0x40c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d031      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a60      	ldr	r2, [pc, #384]	; (800561c <HAL_DMA_IRQHandler+0x410>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d02c      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a5e      	ldr	r2, [pc, #376]	; (8005620 <HAL_DMA_IRQHandler+0x414>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d027      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a5d      	ldr	r2, [pc, #372]	; (8005624 <HAL_DMA_IRQHandler+0x418>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d022      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a5b      	ldr	r2, [pc, #364]	; (8005628 <HAL_DMA_IRQHandler+0x41c>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d01d      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a5a      	ldr	r2, [pc, #360]	; (800562c <HAL_DMA_IRQHandler+0x420>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d018      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a58      	ldr	r2, [pc, #352]	; (8005630 <HAL_DMA_IRQHandler+0x424>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a57      	ldr	r2, [pc, #348]	; (8005634 <HAL_DMA_IRQHandler+0x428>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00e      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a55      	ldr	r2, [pc, #340]	; (8005638 <HAL_DMA_IRQHandler+0x42c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d009      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a54      	ldr	r2, [pc, #336]	; (800563c <HAL_DMA_IRQHandler+0x430>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d004      	beq.n	80054fa <HAL_DMA_IRQHandler+0x2ee>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a52      	ldr	r2, [pc, #328]	; (8005640 <HAL_DMA_IRQHandler+0x434>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d10a      	bne.n	8005510 <HAL_DMA_IRQHandler+0x304>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005504:	2b00      	cmp	r3, #0
 8005506:	bf14      	ite	ne
 8005508:	2301      	movne	r3, #1
 800550a:	2300      	moveq	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	e003      	b.n	8005518 <HAL_DMA_IRQHandler+0x30c>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00d      	beq.n	8005538 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	2201      	movs	r2, #1
 8005526:	409a      	lsls	r2, r3
 8005528:	6a3b      	ldr	r3, [r7, #32]
 800552a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005530:	f043 0202 	orr.w	r2, r3, #2
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800553c:	f003 031f 	and.w	r3, r3, #31
 8005540:	2204      	movs	r2, #4
 8005542:	409a      	lsls	r2, r3
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	4013      	ands	r3, r2
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 808f 	beq.w	800566c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a2c      	ldr	r2, [pc, #176]	; (8005604 <HAL_DMA_IRQHandler+0x3f8>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d04a      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a2a      	ldr	r2, [pc, #168]	; (8005608 <HAL_DMA_IRQHandler+0x3fc>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d045      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a29      	ldr	r2, [pc, #164]	; (800560c <HAL_DMA_IRQHandler+0x400>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d040      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a27      	ldr	r2, [pc, #156]	; (8005610 <HAL_DMA_IRQHandler+0x404>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d03b      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a26      	ldr	r2, [pc, #152]	; (8005614 <HAL_DMA_IRQHandler+0x408>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d036      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a24      	ldr	r2, [pc, #144]	; (8005618 <HAL_DMA_IRQHandler+0x40c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d031      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a23      	ldr	r2, [pc, #140]	; (800561c <HAL_DMA_IRQHandler+0x410>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d02c      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a21      	ldr	r2, [pc, #132]	; (8005620 <HAL_DMA_IRQHandler+0x414>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d027      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a20      	ldr	r2, [pc, #128]	; (8005624 <HAL_DMA_IRQHandler+0x418>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d022      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1e      	ldr	r2, [pc, #120]	; (8005628 <HAL_DMA_IRQHandler+0x41c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d01d      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1d      	ldr	r2, [pc, #116]	; (800562c <HAL_DMA_IRQHandler+0x420>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d018      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a1b      	ldr	r2, [pc, #108]	; (8005630 <HAL_DMA_IRQHandler+0x424>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d013      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a1a      	ldr	r2, [pc, #104]	; (8005634 <HAL_DMA_IRQHandler+0x428>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d00e      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a18      	ldr	r2, [pc, #96]	; (8005638 <HAL_DMA_IRQHandler+0x42c>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d009      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a17      	ldr	r2, [pc, #92]	; (800563c <HAL_DMA_IRQHandler+0x430>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d004      	beq.n	80055ee <HAL_DMA_IRQHandler+0x3e2>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a15      	ldr	r2, [pc, #84]	; (8005640 <HAL_DMA_IRQHandler+0x434>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d12a      	bne.n	8005644 <HAL_DMA_IRQHandler+0x438>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	bf14      	ite	ne
 80055fc:	2301      	movne	r3, #1
 80055fe:	2300      	moveq	r3, #0
 8005600:	b2db      	uxtb	r3, r3
 8005602:	e023      	b.n	800564c <HAL_DMA_IRQHandler+0x440>
 8005604:	40020010 	.word	0x40020010
 8005608:	40020028 	.word	0x40020028
 800560c:	40020040 	.word	0x40020040
 8005610:	40020058 	.word	0x40020058
 8005614:	40020070 	.word	0x40020070
 8005618:	40020088 	.word	0x40020088
 800561c:	400200a0 	.word	0x400200a0
 8005620:	400200b8 	.word	0x400200b8
 8005624:	40020410 	.word	0x40020410
 8005628:	40020428 	.word	0x40020428
 800562c:	40020440 	.word	0x40020440
 8005630:	40020458 	.word	0x40020458
 8005634:	40020470 	.word	0x40020470
 8005638:	40020488 	.word	0x40020488
 800563c:	400204a0 	.word	0x400204a0
 8005640:	400204b8 	.word	0x400204b8
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2300      	movs	r3, #0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00d      	beq.n	800566c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005654:	f003 031f 	and.w	r3, r3, #31
 8005658:	2204      	movs	r2, #4
 800565a:	409a      	lsls	r2, r3
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005664:	f043 0204 	orr.w	r2, r3, #4
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005670:	f003 031f 	and.w	r3, r3, #31
 8005674:	2210      	movs	r2, #16
 8005676:	409a      	lsls	r2, r3
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	4013      	ands	r3, r2
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80a6 	beq.w	80057ce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a85      	ldr	r2, [pc, #532]	; (800589c <HAL_DMA_IRQHandler+0x690>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d04a      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a83      	ldr	r2, [pc, #524]	; (80058a0 <HAL_DMA_IRQHandler+0x694>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d045      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a82      	ldr	r2, [pc, #520]	; (80058a4 <HAL_DMA_IRQHandler+0x698>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d040      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a80      	ldr	r2, [pc, #512]	; (80058a8 <HAL_DMA_IRQHandler+0x69c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d03b      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a7f      	ldr	r2, [pc, #508]	; (80058ac <HAL_DMA_IRQHandler+0x6a0>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d036      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a7d      	ldr	r2, [pc, #500]	; (80058b0 <HAL_DMA_IRQHandler+0x6a4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d031      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a7c      	ldr	r2, [pc, #496]	; (80058b4 <HAL_DMA_IRQHandler+0x6a8>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d02c      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a7a      	ldr	r2, [pc, #488]	; (80058b8 <HAL_DMA_IRQHandler+0x6ac>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d027      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a79      	ldr	r2, [pc, #484]	; (80058bc <HAL_DMA_IRQHandler+0x6b0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d022      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a77      	ldr	r2, [pc, #476]	; (80058c0 <HAL_DMA_IRQHandler+0x6b4>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d01d      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a76      	ldr	r2, [pc, #472]	; (80058c4 <HAL_DMA_IRQHandler+0x6b8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d018      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a74      	ldr	r2, [pc, #464]	; (80058c8 <HAL_DMA_IRQHandler+0x6bc>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d013      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a73      	ldr	r2, [pc, #460]	; (80058cc <HAL_DMA_IRQHandler+0x6c0>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d00e      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a71      	ldr	r2, [pc, #452]	; (80058d0 <HAL_DMA_IRQHandler+0x6c4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d009      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a70      	ldr	r2, [pc, #448]	; (80058d4 <HAL_DMA_IRQHandler+0x6c8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d004      	beq.n	8005722 <HAL_DMA_IRQHandler+0x516>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a6e      	ldr	r2, [pc, #440]	; (80058d8 <HAL_DMA_IRQHandler+0x6cc>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d10a      	bne.n	8005738 <HAL_DMA_IRQHandler+0x52c>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0308 	and.w	r3, r3, #8
 800572c:	2b00      	cmp	r3, #0
 800572e:	bf14      	ite	ne
 8005730:	2301      	movne	r3, #1
 8005732:	2300      	moveq	r3, #0
 8005734:	b2db      	uxtb	r3, r3
 8005736:	e009      	b.n	800574c <HAL_DMA_IRQHandler+0x540>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	bf14      	ite	ne
 8005746:	2301      	movne	r3, #1
 8005748:	2300      	moveq	r3, #0
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b00      	cmp	r3, #0
 800574e:	d03e      	beq.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005754:	f003 031f 	and.w	r3, r3, #31
 8005758:	2210      	movs	r2, #16
 800575a:	409a      	lsls	r2, r3
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d018      	beq.n	80057a0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d108      	bne.n	800578e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	2b00      	cmp	r3, #0
 8005782:	d024      	beq.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	4798      	blx	r3
 800578c:	e01f      	b.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005792:	2b00      	cmp	r3, #0
 8005794:	d01b      	beq.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	4798      	blx	r3
 800579e:	e016      	b.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d107      	bne.n	80057be <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0208 	bic.w	r2, r2, #8
 80057bc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d2:	f003 031f 	and.w	r3, r3, #31
 80057d6:	2220      	movs	r2, #32
 80057d8:	409a      	lsls	r2, r3
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	4013      	ands	r3, r2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f000 8110 	beq.w	8005a04 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a2c      	ldr	r2, [pc, #176]	; (800589c <HAL_DMA_IRQHandler+0x690>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d04a      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a2b      	ldr	r2, [pc, #172]	; (80058a0 <HAL_DMA_IRQHandler+0x694>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d045      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a29      	ldr	r2, [pc, #164]	; (80058a4 <HAL_DMA_IRQHandler+0x698>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d040      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a28      	ldr	r2, [pc, #160]	; (80058a8 <HAL_DMA_IRQHandler+0x69c>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d03b      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a26      	ldr	r2, [pc, #152]	; (80058ac <HAL_DMA_IRQHandler+0x6a0>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d036      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a25      	ldr	r2, [pc, #148]	; (80058b0 <HAL_DMA_IRQHandler+0x6a4>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d031      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a23      	ldr	r2, [pc, #140]	; (80058b4 <HAL_DMA_IRQHandler+0x6a8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d02c      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a22      	ldr	r2, [pc, #136]	; (80058b8 <HAL_DMA_IRQHandler+0x6ac>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d027      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a20      	ldr	r2, [pc, #128]	; (80058bc <HAL_DMA_IRQHandler+0x6b0>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d022      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a1f      	ldr	r2, [pc, #124]	; (80058c0 <HAL_DMA_IRQHandler+0x6b4>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d01d      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1d      	ldr	r2, [pc, #116]	; (80058c4 <HAL_DMA_IRQHandler+0x6b8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d018      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1c      	ldr	r2, [pc, #112]	; (80058c8 <HAL_DMA_IRQHandler+0x6bc>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d013      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a1a      	ldr	r2, [pc, #104]	; (80058cc <HAL_DMA_IRQHandler+0x6c0>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d00e      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a19      	ldr	r2, [pc, #100]	; (80058d0 <HAL_DMA_IRQHandler+0x6c4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d009      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a17      	ldr	r2, [pc, #92]	; (80058d4 <HAL_DMA_IRQHandler+0x6c8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d004      	beq.n	8005884 <HAL_DMA_IRQHandler+0x678>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a16      	ldr	r2, [pc, #88]	; (80058d8 <HAL_DMA_IRQHandler+0x6cc>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d12b      	bne.n	80058dc <HAL_DMA_IRQHandler+0x6d0>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0310 	and.w	r3, r3, #16
 800588e:	2b00      	cmp	r3, #0
 8005890:	bf14      	ite	ne
 8005892:	2301      	movne	r3, #1
 8005894:	2300      	moveq	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	e02a      	b.n	80058f0 <HAL_DMA_IRQHandler+0x6e4>
 800589a:	bf00      	nop
 800589c:	40020010 	.word	0x40020010
 80058a0:	40020028 	.word	0x40020028
 80058a4:	40020040 	.word	0x40020040
 80058a8:	40020058 	.word	0x40020058
 80058ac:	40020070 	.word	0x40020070
 80058b0:	40020088 	.word	0x40020088
 80058b4:	400200a0 	.word	0x400200a0
 80058b8:	400200b8 	.word	0x400200b8
 80058bc:	40020410 	.word	0x40020410
 80058c0:	40020428 	.word	0x40020428
 80058c4:	40020440 	.word	0x40020440
 80058c8:	40020458 	.word	0x40020458
 80058cc:	40020470 	.word	0x40020470
 80058d0:	40020488 	.word	0x40020488
 80058d4:	400204a0 	.word	0x400204a0
 80058d8:	400204b8 	.word	0x400204b8
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	bf14      	ite	ne
 80058ea:	2301      	movne	r3, #1
 80058ec:	2300      	moveq	r3, #0
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 8087 	beq.w	8005a04 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fa:	f003 031f 	and.w	r3, r3, #31
 80058fe:	2220      	movs	r2, #32
 8005900:	409a      	lsls	r2, r3
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b04      	cmp	r3, #4
 8005910:	d139      	bne.n	8005986 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0216 	bic.w	r2, r2, #22
 8005920:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	695a      	ldr	r2, [r3, #20]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005930:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d103      	bne.n	8005942 <HAL_DMA_IRQHandler+0x736>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0208 	bic.w	r2, r2, #8
 8005950:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005956:	f003 031f 	and.w	r3, r3, #31
 800595a:	223f      	movs	r2, #63	; 0x3f
 800595c:	409a      	lsls	r2, r3
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 834a 	beq.w	8006010 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	4798      	blx	r3
          }
          return;
 8005984:	e344      	b.n	8006010 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d018      	beq.n	80059c6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d108      	bne.n	80059b4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d02c      	beq.n	8005a04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	4798      	blx	r3
 80059b2:	e027      	b.n	8005a04 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d023      	beq.n	8005a04 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	4798      	blx	r3
 80059c4:	e01e      	b.n	8005a04 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10f      	bne.n	80059f4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0210 	bic.w	r2, r2, #16
 80059e2:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 8306 	beq.w	800601a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f000 8088 	beq.w	8005b2c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a7a      	ldr	r2, [pc, #488]	; (8005c14 <HAL_DMA_IRQHandler+0xa08>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d04a      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a79      	ldr	r2, [pc, #484]	; (8005c18 <HAL_DMA_IRQHandler+0xa0c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d045      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a77      	ldr	r2, [pc, #476]	; (8005c1c <HAL_DMA_IRQHandler+0xa10>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d040      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a76      	ldr	r2, [pc, #472]	; (8005c20 <HAL_DMA_IRQHandler+0xa14>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d03b      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a74      	ldr	r2, [pc, #464]	; (8005c24 <HAL_DMA_IRQHandler+0xa18>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d036      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a73      	ldr	r2, [pc, #460]	; (8005c28 <HAL_DMA_IRQHandler+0xa1c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d031      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a71      	ldr	r2, [pc, #452]	; (8005c2c <HAL_DMA_IRQHandler+0xa20>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d02c      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a70      	ldr	r2, [pc, #448]	; (8005c30 <HAL_DMA_IRQHandler+0xa24>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d027      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a6e      	ldr	r2, [pc, #440]	; (8005c34 <HAL_DMA_IRQHandler+0xa28>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d022      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a6d      	ldr	r2, [pc, #436]	; (8005c38 <HAL_DMA_IRQHandler+0xa2c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d01d      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a6b      	ldr	r2, [pc, #428]	; (8005c3c <HAL_DMA_IRQHandler+0xa30>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d018      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a6a      	ldr	r2, [pc, #424]	; (8005c40 <HAL_DMA_IRQHandler+0xa34>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d013      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a68      	ldr	r2, [pc, #416]	; (8005c44 <HAL_DMA_IRQHandler+0xa38>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d00e      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a67      	ldr	r2, [pc, #412]	; (8005c48 <HAL_DMA_IRQHandler+0xa3c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d009      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a65      	ldr	r2, [pc, #404]	; (8005c4c <HAL_DMA_IRQHandler+0xa40>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d004      	beq.n	8005ac4 <HAL_DMA_IRQHandler+0x8b8>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a64      	ldr	r2, [pc, #400]	; (8005c50 <HAL_DMA_IRQHandler+0xa44>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d108      	bne.n	8005ad6 <HAL_DMA_IRQHandler+0x8ca>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0201 	bic.w	r2, r2, #1
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	e007      	b.n	8005ae6 <HAL_DMA_IRQHandler+0x8da>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 0201 	bic.w	r2, r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d307      	bcc.n	8005b02 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1f2      	bne.n	8005ae6 <HAL_DMA_IRQHandler+0x8da>
 8005b00:	e000      	b.n	8005b04 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005b02:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d004      	beq.n	8005b24 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2203      	movs	r2, #3
 8005b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005b22:	e003      	b.n	8005b2c <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8272 	beq.w	800601a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	4798      	blx	r3
 8005b3e:	e26c      	b.n	800601a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a43      	ldr	r2, [pc, #268]	; (8005c54 <HAL_DMA_IRQHandler+0xa48>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d022      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a42      	ldr	r2, [pc, #264]	; (8005c58 <HAL_DMA_IRQHandler+0xa4c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d01d      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a40      	ldr	r2, [pc, #256]	; (8005c5c <HAL_DMA_IRQHandler+0xa50>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d018      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a3f      	ldr	r2, [pc, #252]	; (8005c60 <HAL_DMA_IRQHandler+0xa54>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d013      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a3d      	ldr	r2, [pc, #244]	; (8005c64 <HAL_DMA_IRQHandler+0xa58>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d00e      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a3c      	ldr	r2, [pc, #240]	; (8005c68 <HAL_DMA_IRQHandler+0xa5c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d009      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a3a      	ldr	r2, [pc, #232]	; (8005c6c <HAL_DMA_IRQHandler+0xa60>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d004      	beq.n	8005b90 <HAL_DMA_IRQHandler+0x984>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a39      	ldr	r2, [pc, #228]	; (8005c70 <HAL_DMA_IRQHandler+0xa64>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d101      	bne.n	8005b94 <HAL_DMA_IRQHandler+0x988>
 8005b90:	2301      	movs	r3, #1
 8005b92:	e000      	b.n	8005b96 <HAL_DMA_IRQHandler+0x98a>
 8005b94:	2300      	movs	r3, #0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 823f 	beq.w	800601a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba8:	f003 031f 	and.w	r3, r3, #31
 8005bac:	2204      	movs	r2, #4
 8005bae:	409a      	lsls	r2, r3
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	f000 80cd 	beq.w	8005d54 <HAL_DMA_IRQHandler+0xb48>
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80c7 	beq.w	8005d54 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bca:	f003 031f 	and.w	r3, r3, #31
 8005bce:	2204      	movs	r2, #4
 8005bd0:	409a      	lsls	r2, r3
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d049      	beq.n	8005c74 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d109      	bne.n	8005bfe <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 8210 	beq.w	8006014 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bfc:	e20a      	b.n	8006014 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 8206 	beq.w	8006014 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c10:	e200      	b.n	8006014 <HAL_DMA_IRQHandler+0xe08>
 8005c12:	bf00      	nop
 8005c14:	40020010 	.word	0x40020010
 8005c18:	40020028 	.word	0x40020028
 8005c1c:	40020040 	.word	0x40020040
 8005c20:	40020058 	.word	0x40020058
 8005c24:	40020070 	.word	0x40020070
 8005c28:	40020088 	.word	0x40020088
 8005c2c:	400200a0 	.word	0x400200a0
 8005c30:	400200b8 	.word	0x400200b8
 8005c34:	40020410 	.word	0x40020410
 8005c38:	40020428 	.word	0x40020428
 8005c3c:	40020440 	.word	0x40020440
 8005c40:	40020458 	.word	0x40020458
 8005c44:	40020470 	.word	0x40020470
 8005c48:	40020488 	.word	0x40020488
 8005c4c:	400204a0 	.word	0x400204a0
 8005c50:	400204b8 	.word	0x400204b8
 8005c54:	58025408 	.word	0x58025408
 8005c58:	5802541c 	.word	0x5802541c
 8005c5c:	58025430 	.word	0x58025430
 8005c60:	58025444 	.word	0x58025444
 8005c64:	58025458 	.word	0x58025458
 8005c68:	5802546c 	.word	0x5802546c
 8005c6c:	58025480 	.word	0x58025480
 8005c70:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d160      	bne.n	8005d40 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a8c      	ldr	r2, [pc, #560]	; (8005eb4 <HAL_DMA_IRQHandler+0xca8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d04a      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a8a      	ldr	r2, [pc, #552]	; (8005eb8 <HAL_DMA_IRQHandler+0xcac>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d045      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a89      	ldr	r2, [pc, #548]	; (8005ebc <HAL_DMA_IRQHandler+0xcb0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d040      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a87      	ldr	r2, [pc, #540]	; (8005ec0 <HAL_DMA_IRQHandler+0xcb4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d03b      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a86      	ldr	r2, [pc, #536]	; (8005ec4 <HAL_DMA_IRQHandler+0xcb8>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d036      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a84      	ldr	r2, [pc, #528]	; (8005ec8 <HAL_DMA_IRQHandler+0xcbc>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d031      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a83      	ldr	r2, [pc, #524]	; (8005ecc <HAL_DMA_IRQHandler+0xcc0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d02c      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a81      	ldr	r2, [pc, #516]	; (8005ed0 <HAL_DMA_IRQHandler+0xcc4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d027      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a80      	ldr	r2, [pc, #512]	; (8005ed4 <HAL_DMA_IRQHandler+0xcc8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d022      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a7e      	ldr	r2, [pc, #504]	; (8005ed8 <HAL_DMA_IRQHandler+0xccc>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d01d      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a7d      	ldr	r2, [pc, #500]	; (8005edc <HAL_DMA_IRQHandler+0xcd0>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d018      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a7b      	ldr	r2, [pc, #492]	; (8005ee0 <HAL_DMA_IRQHandler+0xcd4>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d013      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a7a      	ldr	r2, [pc, #488]	; (8005ee4 <HAL_DMA_IRQHandler+0xcd8>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d00e      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a78      	ldr	r2, [pc, #480]	; (8005ee8 <HAL_DMA_IRQHandler+0xcdc>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d009      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a77      	ldr	r2, [pc, #476]	; (8005eec <HAL_DMA_IRQHandler+0xce0>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d004      	beq.n	8005d1e <HAL_DMA_IRQHandler+0xb12>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a75      	ldr	r2, [pc, #468]	; (8005ef0 <HAL_DMA_IRQHandler+0xce4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d108      	bne.n	8005d30 <HAL_DMA_IRQHandler+0xb24>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 0208 	bic.w	r2, r2, #8
 8005d2c:	601a      	str	r2, [r3, #0]
 8005d2e:	e007      	b.n	8005d40 <HAL_DMA_IRQHandler+0xb34>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0204 	bic.w	r2, r2, #4
 8005d3e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f000 8165 	beq.w	8006014 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d52:	e15f      	b.n	8006014 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d58:	f003 031f 	and.w	r3, r3, #31
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	409a      	lsls	r2, r3
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	4013      	ands	r3, r2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80c5 	beq.w	8005ef4 <HAL_DMA_IRQHandler+0xce8>
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 80bf 	beq.w	8005ef4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d7a:	f003 031f 	and.w	r3, r3, #31
 8005d7e:	2202      	movs	r2, #2
 8005d80:	409a      	lsls	r2, r3
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d018      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d109      	bne.n	8005dae <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 813a 	beq.w	8006018 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005dac:	e134      	b.n	8006018 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 8130 	beq.w	8006018 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005dc0:	e12a      	b.n	8006018 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f003 0320 	and.w	r3, r3, #32
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d168      	bne.n	8005e9e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a38      	ldr	r2, [pc, #224]	; (8005eb4 <HAL_DMA_IRQHandler+0xca8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d04a      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a37      	ldr	r2, [pc, #220]	; (8005eb8 <HAL_DMA_IRQHandler+0xcac>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d045      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a35      	ldr	r2, [pc, #212]	; (8005ebc <HAL_DMA_IRQHandler+0xcb0>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d040      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a34      	ldr	r2, [pc, #208]	; (8005ec0 <HAL_DMA_IRQHandler+0xcb4>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d03b      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a32      	ldr	r2, [pc, #200]	; (8005ec4 <HAL_DMA_IRQHandler+0xcb8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d036      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a31      	ldr	r2, [pc, #196]	; (8005ec8 <HAL_DMA_IRQHandler+0xcbc>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d031      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a2f      	ldr	r2, [pc, #188]	; (8005ecc <HAL_DMA_IRQHandler+0xcc0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d02c      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a2e      	ldr	r2, [pc, #184]	; (8005ed0 <HAL_DMA_IRQHandler+0xcc4>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d027      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a2c      	ldr	r2, [pc, #176]	; (8005ed4 <HAL_DMA_IRQHandler+0xcc8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d022      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a2b      	ldr	r2, [pc, #172]	; (8005ed8 <HAL_DMA_IRQHandler+0xccc>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d01d      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a29      	ldr	r2, [pc, #164]	; (8005edc <HAL_DMA_IRQHandler+0xcd0>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d018      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a28      	ldr	r2, [pc, #160]	; (8005ee0 <HAL_DMA_IRQHandler+0xcd4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d013      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a26      	ldr	r2, [pc, #152]	; (8005ee4 <HAL_DMA_IRQHandler+0xcd8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a25      	ldr	r2, [pc, #148]	; (8005ee8 <HAL_DMA_IRQHandler+0xcdc>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a23      	ldr	r2, [pc, #140]	; (8005eec <HAL_DMA_IRQHandler+0xce0>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_DMA_IRQHandler+0xc60>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a22      	ldr	r2, [pc, #136]	; (8005ef0 <HAL_DMA_IRQHandler+0xce4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d108      	bne.n	8005e7e <HAL_DMA_IRQHandler+0xc72>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0214 	bic.w	r2, r2, #20
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	e007      	b.n	8005e8e <HAL_DMA_IRQHandler+0xc82>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 020a 	bic.w	r2, r2, #10
 8005e8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 80b8 	beq.w	8006018 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005eb0:	e0b2      	b.n	8006018 <HAL_DMA_IRQHandler+0xe0c>
 8005eb2:	bf00      	nop
 8005eb4:	40020010 	.word	0x40020010
 8005eb8:	40020028 	.word	0x40020028
 8005ebc:	40020040 	.word	0x40020040
 8005ec0:	40020058 	.word	0x40020058
 8005ec4:	40020070 	.word	0x40020070
 8005ec8:	40020088 	.word	0x40020088
 8005ecc:	400200a0 	.word	0x400200a0
 8005ed0:	400200b8 	.word	0x400200b8
 8005ed4:	40020410 	.word	0x40020410
 8005ed8:	40020428 	.word	0x40020428
 8005edc:	40020440 	.word	0x40020440
 8005ee0:	40020458 	.word	0x40020458
 8005ee4:	40020470 	.word	0x40020470
 8005ee8:	40020488 	.word	0x40020488
 8005eec:	400204a0 	.word	0x400204a0
 8005ef0:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef8:	f003 031f 	and.w	r3, r3, #31
 8005efc:	2208      	movs	r2, #8
 8005efe:	409a      	lsls	r2, r3
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 8088 	beq.w	800601a <HAL_DMA_IRQHandler+0xe0e>
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f003 0308 	and.w	r3, r3, #8
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 8082 	beq.w	800601a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a41      	ldr	r2, [pc, #260]	; (8006020 <HAL_DMA_IRQHandler+0xe14>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d04a      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a3f      	ldr	r2, [pc, #252]	; (8006024 <HAL_DMA_IRQHandler+0xe18>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d045      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a3e      	ldr	r2, [pc, #248]	; (8006028 <HAL_DMA_IRQHandler+0xe1c>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d040      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a3c      	ldr	r2, [pc, #240]	; (800602c <HAL_DMA_IRQHandler+0xe20>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d03b      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a3b      	ldr	r2, [pc, #236]	; (8006030 <HAL_DMA_IRQHandler+0xe24>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d036      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a39      	ldr	r2, [pc, #228]	; (8006034 <HAL_DMA_IRQHandler+0xe28>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d031      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a38      	ldr	r2, [pc, #224]	; (8006038 <HAL_DMA_IRQHandler+0xe2c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d02c      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a36      	ldr	r2, [pc, #216]	; (800603c <HAL_DMA_IRQHandler+0xe30>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d027      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a35      	ldr	r2, [pc, #212]	; (8006040 <HAL_DMA_IRQHandler+0xe34>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d022      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a33      	ldr	r2, [pc, #204]	; (8006044 <HAL_DMA_IRQHandler+0xe38>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d01d      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a32      	ldr	r2, [pc, #200]	; (8006048 <HAL_DMA_IRQHandler+0xe3c>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d018      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a30      	ldr	r2, [pc, #192]	; (800604c <HAL_DMA_IRQHandler+0xe40>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d013      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a2f      	ldr	r2, [pc, #188]	; (8006050 <HAL_DMA_IRQHandler+0xe44>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d00e      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a2d      	ldr	r2, [pc, #180]	; (8006054 <HAL_DMA_IRQHandler+0xe48>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d009      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a2c      	ldr	r2, [pc, #176]	; (8006058 <HAL_DMA_IRQHandler+0xe4c>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d004      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xdaa>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a2a      	ldr	r2, [pc, #168]	; (800605c <HAL_DMA_IRQHandler+0xe50>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d108      	bne.n	8005fc8 <HAL_DMA_IRQHandler+0xdbc>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 021c 	bic.w	r2, r2, #28
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	e007      	b.n	8005fd8 <HAL_DMA_IRQHandler+0xdcc>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 020e 	bic.w	r2, r2, #14
 8005fd6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fdc:	f003 031f 	and.w	r3, r3, #31
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	409a      	lsls	r2, r3
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	4798      	blx	r3
 800600e:	e004      	b.n	800601a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006010:	bf00      	nop
 8006012:	e002      	b.n	800601a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006014:	bf00      	nop
 8006016:	e000      	b.n	800601a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006018:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800601a:	3728      	adds	r7, #40	; 0x28
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	40020010 	.word	0x40020010
 8006024:	40020028 	.word	0x40020028
 8006028:	40020040 	.word	0x40020040
 800602c:	40020058 	.word	0x40020058
 8006030:	40020070 	.word	0x40020070
 8006034:	40020088 	.word	0x40020088
 8006038:	400200a0 	.word	0x400200a0
 800603c:	400200b8 	.word	0x400200b8
 8006040:	40020410 	.word	0x40020410
 8006044:	40020428 	.word	0x40020428
 8006048:	40020440 	.word	0x40020440
 800604c:	40020458 	.word	0x40020458
 8006050:	40020470 	.word	0x40020470
 8006054:	40020488 	.word	0x40020488
 8006058:	400204a0 	.word	0x400204a0
 800605c:	400204b8 	.word	0x400204b8

08006060 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800606c:	4618      	mov	r0, r3
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006078:	b480      	push	{r7}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
 8006084:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800608a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006090:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a84      	ldr	r2, [pc, #528]	; (80062a8 <DMA_SetConfig+0x230>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d072      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a82      	ldr	r2, [pc, #520]	; (80062ac <DMA_SetConfig+0x234>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d06d      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a81      	ldr	r2, [pc, #516]	; (80062b0 <DMA_SetConfig+0x238>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d068      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a7f      	ldr	r2, [pc, #508]	; (80062b4 <DMA_SetConfig+0x23c>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d063      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a7e      	ldr	r2, [pc, #504]	; (80062b8 <DMA_SetConfig+0x240>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d05e      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a7c      	ldr	r2, [pc, #496]	; (80062bc <DMA_SetConfig+0x244>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d059      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a7b      	ldr	r2, [pc, #492]	; (80062c0 <DMA_SetConfig+0x248>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d054      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a79      	ldr	r2, [pc, #484]	; (80062c4 <DMA_SetConfig+0x24c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d04f      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a78      	ldr	r2, [pc, #480]	; (80062c8 <DMA_SetConfig+0x250>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d04a      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a76      	ldr	r2, [pc, #472]	; (80062cc <DMA_SetConfig+0x254>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d045      	beq.n	8006182 <DMA_SetConfig+0x10a>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a75      	ldr	r2, [pc, #468]	; (80062d0 <DMA_SetConfig+0x258>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d040      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a73      	ldr	r2, [pc, #460]	; (80062d4 <DMA_SetConfig+0x25c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d03b      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a72      	ldr	r2, [pc, #456]	; (80062d8 <DMA_SetConfig+0x260>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d036      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a70      	ldr	r2, [pc, #448]	; (80062dc <DMA_SetConfig+0x264>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d031      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a6f      	ldr	r2, [pc, #444]	; (80062e0 <DMA_SetConfig+0x268>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d02c      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a6d      	ldr	r2, [pc, #436]	; (80062e4 <DMA_SetConfig+0x26c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d027      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a6c      	ldr	r2, [pc, #432]	; (80062e8 <DMA_SetConfig+0x270>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d022      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a6a      	ldr	r2, [pc, #424]	; (80062ec <DMA_SetConfig+0x274>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d01d      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a69      	ldr	r2, [pc, #420]	; (80062f0 <DMA_SetConfig+0x278>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d018      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a67      	ldr	r2, [pc, #412]	; (80062f4 <DMA_SetConfig+0x27c>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d013      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a66      	ldr	r2, [pc, #408]	; (80062f8 <DMA_SetConfig+0x280>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d00e      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a64      	ldr	r2, [pc, #400]	; (80062fc <DMA_SetConfig+0x284>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d009      	beq.n	8006182 <DMA_SetConfig+0x10a>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a63      	ldr	r2, [pc, #396]	; (8006300 <DMA_SetConfig+0x288>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d004      	beq.n	8006182 <DMA_SetConfig+0x10a>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a61      	ldr	r2, [pc, #388]	; (8006304 <DMA_SetConfig+0x28c>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d101      	bne.n	8006186 <DMA_SetConfig+0x10e>
 8006182:	2301      	movs	r3, #1
 8006184:	e000      	b.n	8006188 <DMA_SetConfig+0x110>
 8006186:	2300      	movs	r3, #0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00d      	beq.n	80061a8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006194:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800619a:	2b00      	cmp	r3, #0
 800619c:	d004      	beq.n	80061a8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80061a6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a3e      	ldr	r2, [pc, #248]	; (80062a8 <DMA_SetConfig+0x230>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d04a      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a3d      	ldr	r2, [pc, #244]	; (80062ac <DMA_SetConfig+0x234>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d045      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a3b      	ldr	r2, [pc, #236]	; (80062b0 <DMA_SetConfig+0x238>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d040      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a3a      	ldr	r2, [pc, #232]	; (80062b4 <DMA_SetConfig+0x23c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d03b      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a38      	ldr	r2, [pc, #224]	; (80062b8 <DMA_SetConfig+0x240>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d036      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a37      	ldr	r2, [pc, #220]	; (80062bc <DMA_SetConfig+0x244>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d031      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a35      	ldr	r2, [pc, #212]	; (80062c0 <DMA_SetConfig+0x248>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d02c      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a34      	ldr	r2, [pc, #208]	; (80062c4 <DMA_SetConfig+0x24c>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d027      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a32      	ldr	r2, [pc, #200]	; (80062c8 <DMA_SetConfig+0x250>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d022      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a31      	ldr	r2, [pc, #196]	; (80062cc <DMA_SetConfig+0x254>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d01d      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a2f      	ldr	r2, [pc, #188]	; (80062d0 <DMA_SetConfig+0x258>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d018      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a2e      	ldr	r2, [pc, #184]	; (80062d4 <DMA_SetConfig+0x25c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d013      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a2c      	ldr	r2, [pc, #176]	; (80062d8 <DMA_SetConfig+0x260>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00e      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a2b      	ldr	r2, [pc, #172]	; (80062dc <DMA_SetConfig+0x264>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d009      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a29      	ldr	r2, [pc, #164]	; (80062e0 <DMA_SetConfig+0x268>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d004      	beq.n	8006248 <DMA_SetConfig+0x1d0>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a28      	ldr	r2, [pc, #160]	; (80062e4 <DMA_SetConfig+0x26c>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d101      	bne.n	800624c <DMA_SetConfig+0x1d4>
 8006248:	2301      	movs	r3, #1
 800624a:	e000      	b.n	800624e <DMA_SetConfig+0x1d6>
 800624c:	2300      	movs	r3, #0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d05a      	beq.n	8006308 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006256:	f003 031f 	and.w	r3, r3, #31
 800625a:	223f      	movs	r2, #63	; 0x3f
 800625c:	409a      	lsls	r2, r3
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006270:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	2b40      	cmp	r3, #64	; 0x40
 8006280:	d108      	bne.n	8006294 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006292:	e087      	b.n	80063a4 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68ba      	ldr	r2, [r7, #8]
 800629a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	60da      	str	r2, [r3, #12]
}
 80062a4:	e07e      	b.n	80063a4 <DMA_SetConfig+0x32c>
 80062a6:	bf00      	nop
 80062a8:	40020010 	.word	0x40020010
 80062ac:	40020028 	.word	0x40020028
 80062b0:	40020040 	.word	0x40020040
 80062b4:	40020058 	.word	0x40020058
 80062b8:	40020070 	.word	0x40020070
 80062bc:	40020088 	.word	0x40020088
 80062c0:	400200a0 	.word	0x400200a0
 80062c4:	400200b8 	.word	0x400200b8
 80062c8:	40020410 	.word	0x40020410
 80062cc:	40020428 	.word	0x40020428
 80062d0:	40020440 	.word	0x40020440
 80062d4:	40020458 	.word	0x40020458
 80062d8:	40020470 	.word	0x40020470
 80062dc:	40020488 	.word	0x40020488
 80062e0:	400204a0 	.word	0x400204a0
 80062e4:	400204b8 	.word	0x400204b8
 80062e8:	58025408 	.word	0x58025408
 80062ec:	5802541c 	.word	0x5802541c
 80062f0:	58025430 	.word	0x58025430
 80062f4:	58025444 	.word	0x58025444
 80062f8:	58025458 	.word	0x58025458
 80062fc:	5802546c 	.word	0x5802546c
 8006300:	58025480 	.word	0x58025480
 8006304:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a28      	ldr	r2, [pc, #160]	; (80063b0 <DMA_SetConfig+0x338>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d022      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a27      	ldr	r2, [pc, #156]	; (80063b4 <DMA_SetConfig+0x33c>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d01d      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a25      	ldr	r2, [pc, #148]	; (80063b8 <DMA_SetConfig+0x340>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d018      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a24      	ldr	r2, [pc, #144]	; (80063bc <DMA_SetConfig+0x344>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d013      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a22      	ldr	r2, [pc, #136]	; (80063c0 <DMA_SetConfig+0x348>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d00e      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a21      	ldr	r2, [pc, #132]	; (80063c4 <DMA_SetConfig+0x34c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d009      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a1f      	ldr	r2, [pc, #124]	; (80063c8 <DMA_SetConfig+0x350>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d004      	beq.n	8006358 <DMA_SetConfig+0x2e0>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a1e      	ldr	r2, [pc, #120]	; (80063cc <DMA_SetConfig+0x354>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d101      	bne.n	800635c <DMA_SetConfig+0x2e4>
 8006358:	2301      	movs	r3, #1
 800635a:	e000      	b.n	800635e <DMA_SetConfig+0x2e6>
 800635c:	2300      	movs	r3, #0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d020      	beq.n	80063a4 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006366:	f003 031f 	and.w	r3, r3, #31
 800636a:	2201      	movs	r2, #1
 800636c:	409a      	lsls	r2, r3
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b40      	cmp	r3, #64	; 0x40
 8006380:	d108      	bne.n	8006394 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	60da      	str	r2, [r3, #12]
}
 8006392:	e007      	b.n	80063a4 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	60da      	str	r2, [r3, #12]
}
 80063a4:	bf00      	nop
 80063a6:	371c      	adds	r7, #28
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr
 80063b0:	58025408 	.word	0x58025408
 80063b4:	5802541c 	.word	0x5802541c
 80063b8:	58025430 	.word	0x58025430
 80063bc:	58025444 	.word	0x58025444
 80063c0:	58025458 	.word	0x58025458
 80063c4:	5802546c 	.word	0x5802546c
 80063c8:	58025480 	.word	0x58025480
 80063cc:	58025494 	.word	0x58025494

080063d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b085      	sub	sp, #20
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a42      	ldr	r2, [pc, #264]	; (80064e8 <DMA_CalcBaseAndBitshift+0x118>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d04a      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a41      	ldr	r2, [pc, #260]	; (80064ec <DMA_CalcBaseAndBitshift+0x11c>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d045      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a3f      	ldr	r2, [pc, #252]	; (80064f0 <DMA_CalcBaseAndBitshift+0x120>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d040      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a3e      	ldr	r2, [pc, #248]	; (80064f4 <DMA_CalcBaseAndBitshift+0x124>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d03b      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a3c      	ldr	r2, [pc, #240]	; (80064f8 <DMA_CalcBaseAndBitshift+0x128>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d036      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a3b      	ldr	r2, [pc, #236]	; (80064fc <DMA_CalcBaseAndBitshift+0x12c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d031      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a39      	ldr	r2, [pc, #228]	; (8006500 <DMA_CalcBaseAndBitshift+0x130>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d02c      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a38      	ldr	r2, [pc, #224]	; (8006504 <DMA_CalcBaseAndBitshift+0x134>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d027      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a36      	ldr	r2, [pc, #216]	; (8006508 <DMA_CalcBaseAndBitshift+0x138>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d022      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a35      	ldr	r2, [pc, #212]	; (800650c <DMA_CalcBaseAndBitshift+0x13c>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d01d      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a33      	ldr	r2, [pc, #204]	; (8006510 <DMA_CalcBaseAndBitshift+0x140>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d018      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a32      	ldr	r2, [pc, #200]	; (8006514 <DMA_CalcBaseAndBitshift+0x144>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d013      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a30      	ldr	r2, [pc, #192]	; (8006518 <DMA_CalcBaseAndBitshift+0x148>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d00e      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a2f      	ldr	r2, [pc, #188]	; (800651c <DMA_CalcBaseAndBitshift+0x14c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d009      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a2d      	ldr	r2, [pc, #180]	; (8006520 <DMA_CalcBaseAndBitshift+0x150>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d004      	beq.n	8006478 <DMA_CalcBaseAndBitshift+0xa8>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a2c      	ldr	r2, [pc, #176]	; (8006524 <DMA_CalcBaseAndBitshift+0x154>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d101      	bne.n	800647c <DMA_CalcBaseAndBitshift+0xac>
 8006478:	2301      	movs	r3, #1
 800647a:	e000      	b.n	800647e <DMA_CalcBaseAndBitshift+0xae>
 800647c:	2300      	movs	r3, #0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d024      	beq.n	80064cc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	b2db      	uxtb	r3, r3
 8006488:	3b10      	subs	r3, #16
 800648a:	4a27      	ldr	r2, [pc, #156]	; (8006528 <DMA_CalcBaseAndBitshift+0x158>)
 800648c:	fba2 2303 	umull	r2, r3, r2, r3
 8006490:	091b      	lsrs	r3, r3, #4
 8006492:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f003 0307 	and.w	r3, r3, #7
 800649a:	4a24      	ldr	r2, [pc, #144]	; (800652c <DMA_CalcBaseAndBitshift+0x15c>)
 800649c:	5cd3      	ldrb	r3, [r2, r3]
 800649e:	461a      	mov	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b03      	cmp	r3, #3
 80064a8:	d908      	bls.n	80064bc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	4b1f      	ldr	r3, [pc, #124]	; (8006530 <DMA_CalcBaseAndBitshift+0x160>)
 80064b2:	4013      	ands	r3, r2
 80064b4:	1d1a      	adds	r2, r3, #4
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	659a      	str	r2, [r3, #88]	; 0x58
 80064ba:	e00d      	b.n	80064d8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	461a      	mov	r2, r3
 80064c2:	4b1b      	ldr	r3, [pc, #108]	; (8006530 <DMA_CalcBaseAndBitshift+0x160>)
 80064c4:	4013      	ands	r3, r2
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	6593      	str	r3, [r2, #88]	; 0x58
 80064ca:	e005      	b.n	80064d8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3714      	adds	r7, #20
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	40020010 	.word	0x40020010
 80064ec:	40020028 	.word	0x40020028
 80064f0:	40020040 	.word	0x40020040
 80064f4:	40020058 	.word	0x40020058
 80064f8:	40020070 	.word	0x40020070
 80064fc:	40020088 	.word	0x40020088
 8006500:	400200a0 	.word	0x400200a0
 8006504:	400200b8 	.word	0x400200b8
 8006508:	40020410 	.word	0x40020410
 800650c:	40020428 	.word	0x40020428
 8006510:	40020440 	.word	0x40020440
 8006514:	40020458 	.word	0x40020458
 8006518:	40020470 	.word	0x40020470
 800651c:	40020488 	.word	0x40020488
 8006520:	400204a0 	.word	0x400204a0
 8006524:	400204b8 	.word	0x400204b8
 8006528:	aaaaaaab 	.word	0xaaaaaaab
 800652c:	08023dd4 	.word	0x08023dd4
 8006530:	fffffc00 	.word	0xfffffc00

08006534 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800653c:	2300      	movs	r3, #0
 800653e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d120      	bne.n	800658a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654c:	2b03      	cmp	r3, #3
 800654e:	d858      	bhi.n	8006602 <DMA_CheckFifoParam+0xce>
 8006550:	a201      	add	r2, pc, #4	; (adr r2, 8006558 <DMA_CheckFifoParam+0x24>)
 8006552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006556:	bf00      	nop
 8006558:	08006569 	.word	0x08006569
 800655c:	0800657b 	.word	0x0800657b
 8006560:	08006569 	.word	0x08006569
 8006564:	08006603 	.word	0x08006603
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d048      	beq.n	8006606 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006578:	e045      	b.n	8006606 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006582:	d142      	bne.n	800660a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006588:	e03f      	b.n	800660a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006592:	d123      	bne.n	80065dc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006598:	2b03      	cmp	r3, #3
 800659a:	d838      	bhi.n	800660e <DMA_CheckFifoParam+0xda>
 800659c:	a201      	add	r2, pc, #4	; (adr r2, 80065a4 <DMA_CheckFifoParam+0x70>)
 800659e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a2:	bf00      	nop
 80065a4:	080065b5 	.word	0x080065b5
 80065a8:	080065bb 	.word	0x080065bb
 80065ac:	080065b5 	.word	0x080065b5
 80065b0:	080065cd 	.word	0x080065cd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	73fb      	strb	r3, [r7, #15]
        break;
 80065b8:	e030      	b.n	800661c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d025      	beq.n	8006612 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80065ca:	e022      	b.n	8006612 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065d4:	d11f      	bne.n	8006616 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80065da:	e01c      	b.n	8006616 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d902      	bls.n	80065ea <DMA_CheckFifoParam+0xb6>
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d003      	beq.n	80065f0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80065e8:	e018      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	73fb      	strb	r3, [r7, #15]
        break;
 80065ee:	e015      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00e      	beq.n	800661a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	73fb      	strb	r3, [r7, #15]
    break;
 8006600:	e00b      	b.n	800661a <DMA_CheckFifoParam+0xe6>
        break;
 8006602:	bf00      	nop
 8006604:	e00a      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        break;
 8006606:	bf00      	nop
 8006608:	e008      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        break;
 800660a:	bf00      	nop
 800660c:	e006      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        break;
 800660e:	bf00      	nop
 8006610:	e004      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        break;
 8006612:	bf00      	nop
 8006614:	e002      	b.n	800661c <DMA_CheckFifoParam+0xe8>
        break;
 8006616:	bf00      	nop
 8006618:	e000      	b.n	800661c <DMA_CheckFifoParam+0xe8>
    break;
 800661a:	bf00      	nop
    }
  }

  return status;
 800661c:	7bfb      	ldrb	r3, [r7, #15]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop

0800662c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a38      	ldr	r2, [pc, #224]	; (8006720 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d022      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a36      	ldr	r2, [pc, #216]	; (8006724 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d01d      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a35      	ldr	r2, [pc, #212]	; (8006728 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d018      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a33      	ldr	r2, [pc, #204]	; (800672c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d013      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a32      	ldr	r2, [pc, #200]	; (8006730 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d00e      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a30      	ldr	r2, [pc, #192]	; (8006734 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d009      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a2f      	ldr	r2, [pc, #188]	; (8006738 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d004      	beq.n	800668a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a2d      	ldr	r2, [pc, #180]	; (800673c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d101      	bne.n	800668e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800668a:	2301      	movs	r3, #1
 800668c:	e000      	b.n	8006690 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800668e:	2300      	movs	r3, #0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01a      	beq.n	80066ca <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	b2db      	uxtb	r3, r3
 800669a:	3b08      	subs	r3, #8
 800669c:	4a28      	ldr	r2, [pc, #160]	; (8006740 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800669e:	fba2 2303 	umull	r2, r3, r2, r3
 80066a2:	091b      	lsrs	r3, r3, #4
 80066a4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	4b26      	ldr	r3, [pc, #152]	; (8006744 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80066aa:	4413      	add	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	461a      	mov	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a24      	ldr	r2, [pc, #144]	; (8006748 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80066b8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	2201      	movs	r2, #1
 80066c2:	409a      	lsls	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80066c8:	e024      	b.n	8006714 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	3b10      	subs	r3, #16
 80066d2:	4a1e      	ldr	r2, [pc, #120]	; (800674c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80066d4:	fba2 2303 	umull	r2, r3, r2, r3
 80066d8:	091b      	lsrs	r3, r3, #4
 80066da:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	4a1c      	ldr	r2, [pc, #112]	; (8006750 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d806      	bhi.n	80066f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4a1b      	ldr	r2, [pc, #108]	; (8006754 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d902      	bls.n	80066f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3308      	adds	r3, #8
 80066f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	4b18      	ldr	r3, [pc, #96]	; (8006758 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80066f6:	4413      	add	r3, r2
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	461a      	mov	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a16      	ldr	r2, [pc, #88]	; (800675c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006704:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f003 031f 	and.w	r3, r3, #31
 800670c:	2201      	movs	r2, #1
 800670e:	409a      	lsls	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006714:	bf00      	nop
 8006716:	3714      	adds	r7, #20
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	58025408 	.word	0x58025408
 8006724:	5802541c 	.word	0x5802541c
 8006728:	58025430 	.word	0x58025430
 800672c:	58025444 	.word	0x58025444
 8006730:	58025458 	.word	0x58025458
 8006734:	5802546c 	.word	0x5802546c
 8006738:	58025480 	.word	0x58025480
 800673c:	58025494 	.word	0x58025494
 8006740:	cccccccd 	.word	0xcccccccd
 8006744:	16009600 	.word	0x16009600
 8006748:	58025880 	.word	0x58025880
 800674c:	aaaaaaab 	.word	0xaaaaaaab
 8006750:	400204b8 	.word	0x400204b8
 8006754:	4002040f 	.word	0x4002040f
 8006758:	10008200 	.word	0x10008200
 800675c:	40020880 	.word	0x40020880

08006760 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	b2db      	uxtb	r3, r3
 800676e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d04a      	beq.n	800680c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2b08      	cmp	r3, #8
 800677a:	d847      	bhi.n	800680c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a25      	ldr	r2, [pc, #148]	; (8006818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d022      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a24      	ldr	r2, [pc, #144]	; (800681c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d01d      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a22      	ldr	r2, [pc, #136]	; (8006820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d018      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a21      	ldr	r2, [pc, #132]	; (8006824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d013      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1f      	ldr	r2, [pc, #124]	; (8006828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d00e      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a1e      	ldr	r2, [pc, #120]	; (800682c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d009      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1c      	ldr	r2, [pc, #112]	; (8006830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d004      	beq.n	80067cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a1b      	ldr	r2, [pc, #108]	; (8006834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d101      	bne.n	80067d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80067cc:	2301      	movs	r3, #1
 80067ce:	e000      	b.n	80067d2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80067d0:	2300      	movs	r3, #0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00a      	beq.n	80067ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	4b17      	ldr	r3, [pc, #92]	; (8006838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80067da:	4413      	add	r3, r2
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	461a      	mov	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a15      	ldr	r2, [pc, #84]	; (800683c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80067e8:	671a      	str	r2, [r3, #112]	; 0x70
 80067ea:	e009      	b.n	8006800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4b14      	ldr	r3, [pc, #80]	; (8006840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80067f0:	4413      	add	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	461a      	mov	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a11      	ldr	r2, [pc, #68]	; (8006844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80067fe:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	3b01      	subs	r3, #1
 8006804:	2201      	movs	r2, #1
 8006806:	409a      	lsls	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800680c:	bf00      	nop
 800680e:	3714      	adds	r7, #20
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr
 8006818:	58025408 	.word	0x58025408
 800681c:	5802541c 	.word	0x5802541c
 8006820:	58025430 	.word	0x58025430
 8006824:	58025444 	.word	0x58025444
 8006828:	58025458 	.word	0x58025458
 800682c:	5802546c 	.word	0x5802546c
 8006830:	58025480 	.word	0x58025480
 8006834:	58025494 	.word	0x58025494
 8006838:	1600963f 	.word	0x1600963f
 800683c:	58025940 	.word	0x58025940
 8006840:	1000823f 	.word	0x1000823f
 8006844:	40020940 	.word	0x40020940

08006848 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e0c6      	b.n	80069e8 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800685e:	2b00      	cmp	r3, #0
 8006860:	d102      	bne.n	8006868 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f008 ff1c 	bl	800f6a0 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2223      	movs	r2, #35	; 0x23
 800686c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800686e:	4b60      	ldr	r3, [pc, #384]	; (80069f0 <HAL_ETH_Init+0x1a8>)
 8006870:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006874:	4a5e      	ldr	r2, [pc, #376]	; (80069f0 <HAL_ETH_Init+0x1a8>)
 8006876:	f043 0302 	orr.w	r3, r3, #2
 800687a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800687e:	4b5c      	ldr	r3, [pc, #368]	; (80069f0 <HAL_ETH_Init+0x1a8>)
 8006880:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	7a1b      	ldrb	r3, [r3, #8]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d103      	bne.n	800689c <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8006894:	2000      	movs	r0, #0
 8006896:	f7fc fba1 	bl	8002fdc <HAL_SYSCFG_ETHInterfaceSelect>
 800689a:	e003      	b.n	80068a4 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800689c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80068a0:	f7fc fb9c 	bl	8002fdc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0201 	orr.w	r2, r2, #1
 80068b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80068bc:	f7fc fb52 	bl	8002f64 <HAL_GetTick>
 80068c0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80068c2:	e00f      	b.n	80068e4 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80068c4:	f7fc fb4e 	bl	8002f64 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80068d2:	d907      	bls.n	80068e4 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2204      	movs	r2, #4
 80068d8:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	22e0      	movs	r2, #224	; 0xe0
 80068de:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e081      	b.n	80069e8 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1e6      	bne.n	80068c4 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f001 f86c 	bl	80079d4 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80068fc:	f002 fd90 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 8006900:	4603      	mov	r3, r0
 8006902:	4a3c      	ldr	r2, [pc, #240]	; (80069f4 <HAL_ETH_Init+0x1ac>)
 8006904:	fba2 2303 	umull	r2, r3, r2, r3
 8006908:	0c9a      	lsrs	r2, r3, #18
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3a01      	subs	r2, #1
 8006910:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 ffbf 	bl	8007898 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006930:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006934:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	f003 0303 	and.w	r3, r3, #3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d007      	beq.n	8006952 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	22e0      	movs	r2, #224	; 0xe0
 800694c:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e04a      	b.n	80069e8 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	f241 1308 	movw	r3, #4360	; 0x1108
 800695a:	4413      	add	r3, r2
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	4b26      	ldr	r3, [pc, #152]	; (80069f8 <HAL_ETH_Init+0x1b0>)
 8006960:	4013      	ands	r3, r2
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	6952      	ldr	r2, [r2, #20]
 8006966:	0052      	lsls	r2, r2, #1
 8006968:	6879      	ldr	r1, [r7, #4]
 800696a:	6809      	ldr	r1, [r1, #0]
 800696c:	431a      	orrs	r2, r3
 800696e:	f241 1308 	movw	r3, #4360	; 0x1108
 8006972:	440b      	add	r3, r1
 8006974:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f001 f884 	bl	8007a84 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f001 f8c8 	bl	8007b12 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	3305      	adds	r3, #5
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	021a      	lsls	r2, r3, #8
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	3304      	adds	r3, #4
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	4619      	mov	r1, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	3303      	adds	r3, #3
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	061a      	lsls	r2, r3, #24
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	3302      	adds	r3, #2
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	041b      	lsls	r3, r3, #16
 80069b4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	3301      	adds	r3, #1
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80069c0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80069ce:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80069d0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2210      	movs	r2, #16
 80069de:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2210      	movs	r2, #16
 80069e4:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3710      	adds	r7, #16
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	58024400 	.word	0x58024400
 80069f4:	431bde83 	.word	0x431bde83
 80069f8:	ffff8001 	.word	0xffff8001

080069fc <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	3310      	adds	r3, #16
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	4413      	add	r3, r2
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d002      	beq.n	8006a24 <HAL_ETH_DescAssignMemory+0x28>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b03      	cmp	r3, #3
 8006a22:	d904      	bls.n	8006a2e <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2201      	movs	r2, #1
 8006a28:	675a      	str	r2, [r3, #116]	; 0x74
    /* Return Error */
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e021      	b.n	8006a72 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00b      	beq.n	8006a64 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8006a52:	683a      	ldr	r2, [r7, #0]
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  if(heth->gState == HAL_ETH_STATE_READY)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a8a:	2b10      	cmp	r3, #16
 8006a8c:	d14c      	bne.n	8006b28 <HAL_ETH_Start+0xaa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2223      	movs	r2, #35	; 0x23
 8006a92:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f042 0202 	orr.w	r2, r2, #2
 8006aa2:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 0201 	orr.w	r2, r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f042 0201 	orr.w	r2, r2, #1
 8006ac4:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	f241 1304 	movw	r3, #4356	; 0x1104
 8006ad0:	4413      	add	r3, r2
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	6811      	ldr	r1, [r2, #0]
 8006ad8:	f043 0201 	orr.w	r2, r3, #1
 8006adc:	f241 1304 	movw	r3, #4356	; 0x1104
 8006ae0:	440b      	add	r3, r1
 8006ae2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	f241 1308 	movw	r3, #4360	; 0x1108
 8006aec:	4413      	add	r3, r2
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6811      	ldr	r1, [r2, #0]
 8006af4:	f043 0201 	orr.w	r2, r3, #1
 8006af8:	f241 1308 	movw	r3, #4360	; 0x1108
 8006afc:	440b      	add	r3, r1
 8006afe:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8006b12:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006b16:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2210      	movs	r2, #16
 8006b1c:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2222      	movs	r2, #34	; 0x22
 8006b22:	671a      	str	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8006b24:	2300      	movs	r3, #0
 8006b26:	e000      	b.n	8006b2a <HAL_ETH_Start+0xac>
  }
  else
  {
    return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
  }
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  if(heth->gState != HAL_ETH_STATE_RESET)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d040      	beq.n	8006bc8 <HAL_ETH_Stop+0x92>
  {
     /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2223      	movs	r2, #35	; 0x23
 8006b4a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	f241 1304 	movw	r3, #4356	; 0x1104
 8006b54:	4413      	add	r3, r2
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6811      	ldr	r1, [r2, #0]
 8006b5c:	f023 0201 	bic.w	r2, r3, #1
 8006b60:	f241 1304 	movw	r3, #4356	; 0x1104
 8006b64:	440b      	add	r3, r1
 8006b66:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	f241 1308 	movw	r3, #4360	; 0x1108
 8006b70:	4413      	add	r3, r2
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	6811      	ldr	r1, [r2, #0]
 8006b78:	f023 0201 	bic.w	r2, r3, #1
 8006b7c:	f241 1308 	movw	r3, #4360	; 0x1108
 8006b80:	440b      	add	r3, r1
 8006b82:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f022 0201 	bic.w	r2, r2, #1
 8006b92:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f042 0201 	orr.w	r2, r2, #1
 8006ba4:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0202 	bic.w	r2, r2, #2
 8006bb6:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2210      	movs	r2, #16
 8006bbc:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2210      	movs	r2, #16
 8006bc2:	671a      	str	r2, [r3, #112]	; 0x70

    /* Return function status */
    return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	e000      	b.n	8006bca <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
  }
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr

08006bd6 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b086      	sub	sp, #24
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	60f8      	str	r0, [r7, #12]
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d107      	bne.n	8006bf8 <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bec:	f043 0201 	orr.w	r2, r3, #1
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	675a      	str	r2, [r3, #116]	; 0x74
    return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e073      	b.n	8006ce0 <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bfc:	2b10      	cmp	r3, #16
 8006bfe:	d16e      	bne.n	8006cde <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8006c00:	2200      	movs	r2, #0
 8006c02:	68b9      	ldr	r1, [r7, #8]
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f000 ffe1 	bl	8007bcc <ETH_Prepare_Tx_Descriptors>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d007      	beq.n	8006c20 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c14:	f043 0202 	orr.w	r2, r3, #2
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	675a      	str	r2, [r3, #116]	; 0x74
      return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e05f      	b.n	8006ce0 <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	3206      	adds	r2, #6
 8006c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c2c:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c32:	1c5a      	adds	r2, r3, #1
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	629a      	str	r2, [r3, #40]	; 0x28
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3c:	2b03      	cmp	r3, #3
 8006c3e:	d904      	bls.n	8006c4a <HAL_ETH_Transmit+0x74>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c44:	1f1a      	subs	r2, r3, #4
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	3106      	adds	r1, #6
 8006c56:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8006c5a:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8006c5e:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8006c60:	f7fc f980 	bl	8002f64 <HAL_GetTick>
 8006c64:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8006c66:	e034      	b.n	8006cd2 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d011      	beq.n	8006c9e <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c7e:	f043 0208 	orr.w	r2, r3, #8
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	675a      	str	r2, [r3, #116]	; 0x74
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	679a      	str	r2, [r3, #120]	; 0x78
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	22e0      	movs	r2, #224	; 0xe0
 8006c98:	66da      	str	r2, [r3, #108]	; 0x6c
        /* Return function status */
        return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e020      	b.n	8006ce0 <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ca4:	d015      	beq.n	8006cd2 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8006ca6:	f7fc f95d 	bl	8002f64 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d302      	bcc.n	8006cbc <HAL_ETH_Transmit+0xe6>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10a      	bne.n	8006cd2 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cc0:	f043 0204 	orr.w	r2, r3, #4
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	675a      	str	r2, [r3, #116]	; 0x74
          heth->gState = HAL_ETH_STATE_ERROR;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	22e0      	movs	r2, #224	; 0xe0
 8006ccc:	66da      	str	r2, [r3, #108]	; 0x6c
          return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e006      	b.n	8006ce0 <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dbc6      	blt.n	8006c68 <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e000      	b.n	8006ce0 <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
  }
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfe:	2b40      	cmp	r3, #64	; 0x40
 8006d00:	d113      	bne.n	8006d2a <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	f241 1334 	movw	r3, #4404	; 0x1134
 8006d0a:	4413      	add	r3, r2
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d12:	2b40      	cmp	r3, #64	; 0x40
 8006d14:	d109      	bne.n	8006d2a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 f8f2 	bl	8006f00 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006d24:	f248 0240 	movw	r2, #32832	; 0x8040
 8006d28:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d113      	bne.n	8006d64 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	f241 1334 	movw	r3, #4404	; 0x1134
 8006d44:	4413      	add	r3, r2
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d109      	bne.n	8006d64 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f8cb 	bl	8006eec <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006d5e:	f248 0201 	movw	r2, #32769	; 0x8001
 8006d62:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d76:	d149      	bne.n	8006e0c <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	f241 1334 	movw	r3, #4404	; 0x1134
 8006d80:	4413      	add	r3, r2
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d8c:	d13e      	bne.n	8006e0c <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d92:	f043 0208 	orr.w	r2, r3, #8
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	675a      	str	r2, [r3, #116]	; 0x74

      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dac:	d11b      	bne.n	8006de6 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	f241 1302 	movw	r3, #4354	; 0x1102
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	6793      	str	r3, [r2, #120]	; 0x78

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	f241 1334 	movw	r3, #4404	; 0x1134
 8006dca:	4413      	add	r3, r2
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	6811      	ldr	r1, [r2, #0]
 8006dd2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006dd6:	f241 1334 	movw	r3, #4404	; 0x1134
 8006dda:	440b      	add	r3, r1
 8006ddc:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	22e0      	movs	r2, #224	; 0xe0
 8006de2:	66da      	str	r2, [r3, #108]	; 0x6c
 8006de4:	e00f      	b.n	8006e06 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	679a      	str	r2, [r3, #120]	; 0x78
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8006e00:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8006e04:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 f884 	bl	8006f14 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e14:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8006e18:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006e1c:	d10e      	bne.n	8006e3c <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	67da      	str	r2, [r3, #124]	; 0x7c

    heth->gState = HAL_ETH_STATE_ERROR;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	22e0      	movs	r2, #224	; 0xe0
 8006e2e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f000 f879 	bl	8006f28 <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	67da      	str	r2, [r3, #124]	; 0x7c
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e44:	f003 0310 	and.w	r3, r3, #16
 8006e48:	2b10      	cmp	r3, #16
 8006e4a:	d10f      	bne.n	8006e6c <HAL_ETH_IRQHandler+0x184>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006e54:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f86c 	bl	8006f3c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b20      	cmp	r3, #32
 8006e7a:	d10f      	bne.n	8006e9c <HAL_ETH_IRQHandler+0x1b4>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006e84:	f003 020f 	and.w	r2, r3, #15
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 f85e 	bl	8006f50 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8006e9c:	f7fd faf2 	bl	8004484 <HAL_GetCurrentCPUID>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b03      	cmp	r3, #3
 8006ea4:	d10d      	bne.n	8006ec2 <HAL_ETH_IRQHandler+0x1da>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8006ea6:	4b0f      	ldr	r3, [pc, #60]	; (8006ee4 <HAL_ETH_IRQHandler+0x1fc>)
 8006ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d014      	beq.n	8006edc <HAL_ETH_IRQHandler+0x1f4>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ee4 <HAL_ETH_IRQHandler+0x1fc>)
 8006eb4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006eb8:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f852 	bl	8006f64 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8006ec0:	e00c      	b.n	8006edc <HAL_ETH_IRQHandler+0x1f4>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8006ec2:	4b09      	ldr	r3, [pc, #36]	; (8006ee8 <HAL_ETH_IRQHandler+0x200>)
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d006      	beq.n	8006edc <HAL_ETH_IRQHandler+0x1f4>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8006ece:	4b06      	ldr	r3, [pc, #24]	; (8006ee8 <HAL_ETH_IRQHandler+0x200>)
 8006ed0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006ed4:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f844 	bl	8006f64 <HAL_ETH_WakeUpCallback>
}
 8006edc:	bf00      	nop
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	58000080 	.word	0x58000080
 8006ee8:	580000c0 	.word	0x580000c0

08006eec <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b083      	sub	sp, #12
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8006f44:	bf00      	nop
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f8e:	f003 0301 	and.w	r3, r3, #1
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d001      	beq.n	8006f9a <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e03e      	b.n	8007018 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fa2:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	055b      	lsls	r3, r3, #21
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	041b      	lsls	r3, r3, #16
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f043 030c 	orr.w	r3, r3, #12
 8006fc6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	f043 0301 	orr.w	r3, r3, #1
 8006fce:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006fda:	f7fb ffc3 	bl	8002f64 <HAL_GetTick>
 8006fde:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006fe0:	e009      	b.n	8006ff6 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8006fe2:	f7fb ffbf 	bl	8002f64 <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ff0:	d901      	bls.n	8006ff6 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e010      	b.n	8007018 <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1ed      	bne.n	8006fe2 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800700e:	b29b      	uxth	r3, r3
 8007010:	461a      	mov	r2, r3
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3718      	adds	r7, #24
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b086      	sub	sp, #24
 8007024:	af00      	add	r7, sp, #0
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	607a      	str	r2, [r7, #4]
 800702c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d001      	beq.n	8007042 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e03c      	b.n	80070bc <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800704a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	055b      	lsls	r3, r3, #21
 8007056:	4313      	orrs	r3, r2
 8007058:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	041b      	lsls	r3, r3, #16
 8007064:	4313      	orrs	r3, r2
 8007066:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f023 030c 	bic.w	r3, r3, #12
 800706e:	f043 0304 	orr.w	r3, r3, #4
 8007072:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f043 0301 	orr.w	r3, r3, #1
 800707a:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	b29a      	uxth	r2, r3
 8007080:	4b10      	ldr	r3, [pc, #64]	; (80070c4 <HAL_ETH_WritePHYRegister+0xa4>)
 8007082:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8007086:	4a0f      	ldr	r2, [pc, #60]	; (80070c4 <HAL_ETH_WritePHYRegister+0xa4>)
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 800708e:	f7fb ff69 	bl	8002f64 <HAL_GetTick>
 8007092:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007094:	e009      	b.n	80070aa <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8007096:	f7fb ff65 	bl	8002f64 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070a4:	d901      	bls.n	80070aa <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e008      	b.n	80070bc <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1ed      	bne.n	8007096 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	40028000 	.word	0x40028000

080070c8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d101      	bne.n	80070dc <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e1c3      	b.n	8007464 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 020c 	and.w	r2, r3, #12
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0310 	and.w	r3, r3, #16
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	bf14      	ite	ne
 80070f8:	2301      	movne	r3, #1
 80070fa:	2300      	moveq	r3, #0
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	461a      	mov	r2, r3
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711e:	2b00      	cmp	r3, #0
 8007120:	bf0c      	ite	eq
 8007122:	2301      	moveq	r3, #1
 8007124:	2300      	movne	r3, #0
 8007126:	b2db      	uxtb	r3, r3
 8007128:	461a      	mov	r2, r3
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800713a:	2b00      	cmp	r3, #0
 800713c:	bf14      	ite	ne
 800713e:	2301      	movne	r3, #1
 8007140:	2300      	moveq	r3, #0
 8007142:	b2db      	uxtb	r3, r3
 8007144:	461a      	mov	r2, r3
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007154:	2b00      	cmp	r3, #0
 8007156:	bf0c      	ite	eq
 8007158:	2301      	moveq	r3, #1
 800715a:	2300      	movne	r3, #0
 800715c:	b2db      	uxtb	r3, r3
 800715e:	461a      	mov	r2, r3
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800716e:	2b00      	cmp	r3, #0
 8007170:	bf14      	ite	ne
 8007172:	2301      	movne	r3, #1
 8007174:	2300      	moveq	r3, #0
 8007176:	b2db      	uxtb	r3, r3
 8007178:	461a      	mov	r2, r3
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007188:	2b00      	cmp	r3, #0
 800718a:	bf14      	ite	ne
 800718c:	2301      	movne	r3, #1
 800718e:	2300      	moveq	r3, #0
 8007190:	b2db      	uxtb	r3, r3
 8007192:	461a      	mov	r2, r3
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	bf14      	ite	ne
 80071c2:	2301      	movne	r3, #1
 80071c4:	2300      	moveq	r3, #0
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	461a      	mov	r2, r3
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	bf0c      	ite	eq
 80071dc:	2301      	moveq	r3, #1
 80071de:	2300      	movne	r3, #0
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	461a      	mov	r2, r3
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	bf0c      	ite	eq
 80071f6:	2301      	moveq	r3, #1
 80071f8:	2300      	movne	r3, #0
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	461a      	mov	r2, r3
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800720c:	2b00      	cmp	r3, #0
 800720e:	bf14      	ite	ne
 8007210:	2301      	movne	r3, #1
 8007212:	2300      	moveq	r3, #0
 8007214:	b2db      	uxtb	r3, r3
 8007216:	461a      	mov	r2, r3
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007226:	2b00      	cmp	r3, #0
 8007228:	bf14      	ite	ne
 800722a:	2301      	movne	r3, #1
 800722c:	2300      	moveq	r3, #0
 800722e:	b2db      	uxtb	r3, r3
 8007230:	461a      	mov	r2, r3
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007240:	2b00      	cmp	r3, #0
 8007242:	bf14      	ite	ne
 8007244:	2301      	movne	r3, #1
 8007246:	2300      	moveq	r3, #0
 8007248:	b2db      	uxtb	r3, r3
 800724a:	461a      	mov	r2, r3
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800725a:	2b00      	cmp	r3, #0
 800725c:	bf14      	ite	ne
 800725e:	2301      	movne	r3, #1
 8007260:	2300      	moveq	r3, #0
 8007262:	b2db      	uxtb	r3, r3
 8007264:	461a      	mov	r2, r3
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	bf14      	ite	ne
 8007286:	2301      	movne	r3, #1
 8007288:	2300      	moveq	r3, #0
 800728a:	b2db      	uxtb	r3, r3
 800728c:	461a      	mov	r2, r3
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	bf0c      	ite	eq
 80072bc:	2301      	moveq	r3, #1
 80072be:	2300      	movne	r3, #0
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	461a      	mov	r2, r3
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	bf14      	ite	ne
 80072d8:	2301      	movne	r3, #1
 80072da:	2300      	moveq	r3, #0
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	461a      	mov	r2, r3
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	bf14      	ite	ne
 80072f4:	2301      	movne	r3, #1
 80072f6:	2300      	moveq	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	461a      	mov	r2, r3
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800730c:	2b00      	cmp	r3, #0
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	461a      	mov	r2, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	0e5b      	lsrs	r3, r3, #25
 8007326:	f003 021f 	and.w	r2, r3, #31
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007338:	2b00      	cmp	r3, #0
 800733a:	bf14      	ite	ne
 800733c:	2301      	movne	r3, #1
 800733e:	2300      	moveq	r3, #0
 8007340:	b2db      	uxtb	r3, r3
 8007342:	461a      	mov	r2, r3
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	f003 020f 	and.w	r2, r3, #15
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800735e:	f003 0302 	and.w	r3, r3, #2
 8007362:	2b00      	cmp	r3, #0
 8007364:	bf14      	ite	ne
 8007366:	2301      	movne	r3, #1
 8007368:	2300      	moveq	r3, #0
 800736a:	b2db      	uxtb	r3, r3
 800736c:	461a      	mov	r2, r3
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800737a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800737e:	2b00      	cmp	r3, #0
 8007380:	bf0c      	ite	eq
 8007382:	2301      	moveq	r3, #1
 8007384:	2300      	movne	r3, #0
 8007386:	b2db      	uxtb	r3, r3
 8007388:	461a      	mov	r2, r3
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007396:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a4:	0c1b      	lsrs	r3, r3, #16
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073b4:	f003 0301 	and.w	r3, r3, #1
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	bf14      	ite	ne
 80073bc:	2301      	movne	r3, #1
 80073be:	2300      	moveq	r3, #0
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	461a      	mov	r2, r3
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073d2:	f003 0302 	and.w	r3, r3, #2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	bf14      	ite	ne
 80073da:	2301      	movne	r3, #1
 80073dc:	2300      	moveq	r3, #0
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80073f0:	f003 0272 	and.w	r2, r3, #114	; 0x72
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007400:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b00      	cmp	r3, #0
 8007416:	bf14      	ite	ne
 8007418:	2301      	movne	r3, #1
 800741a:	2300      	moveq	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	461a      	mov	r2, r3
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 800742e:	f003 0310 	and.w	r3, r3, #16
 8007432:	2b00      	cmp	r3, #0
 8007434:	bf14      	ite	ne
 8007436:	2301      	movne	r3, #1
 8007438:	2300      	moveq	r3, #0
 800743a:	b2db      	uxtb	r3, r3
 800743c:	461a      	mov	r2, r3
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 800744c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007450:	2b00      	cmp	r3, #0
 8007452:	bf0c      	ite	eq
 8007454:	2301      	moveq	r3, #1
 8007456:	2300      	movne	r3, #0
 8007458:	b2db      	uxtb	r3, r3
 800745a:	461a      	mov	r2, r3
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d101      	bne.n	8007484 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e00a      	b.n	800749a <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007488:	2b10      	cmp	r3, #16
 800748a:	d105      	bne.n	8007498 <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 800748c:	6839      	ldr	r1, [r7, #0]
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f860 	bl	8007554 <ETH_SetMACConfig>

    return HAL_OK;
 8007494:	2300      	movs	r3, #0
 8007496:	e000      	b.n	800749a <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
  }
}
 800749a:	4618      	mov	r0, r3
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80074b4:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80074bc:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80074be:	f001 ffaf 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 80074c2:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	4a1e      	ldr	r2, [pc, #120]	; (8007540 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d908      	bls.n	80074de <HAL_ETH_SetMDIOClockRange+0x3a>
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	4a1d      	ldr	r2, [pc, #116]	; (8007544 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d804      	bhi.n	80074de <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074da:	60fb      	str	r3, [r7, #12]
 80074dc:	e027      	b.n	800752e <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	4a18      	ldr	r2, [pc, #96]	; (8007544 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d908      	bls.n	80074f8 <HAL_ETH_SetMDIOClockRange+0x54>
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	4a17      	ldr	r2, [pc, #92]	; (8007548 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d204      	bcs.n	80074f8 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80074f4:	60fb      	str	r3, [r7, #12]
 80074f6:	e01a      	b.n	800752e <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	4a13      	ldr	r2, [pc, #76]	; (8007548 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d303      	bcc.n	8007508 <HAL_ETH_SetMDIOClockRange+0x64>
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	4a12      	ldr	r2, [pc, #72]	; (800754c <HAL_ETH_SetMDIOClockRange+0xa8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d911      	bls.n	800752c <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	4a10      	ldr	r2, [pc, #64]	; (800754c <HAL_ETH_SetMDIOClockRange+0xa8>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d908      	bls.n	8007522 <HAL_ETH_SetMDIOClockRange+0x7e>
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	4a0f      	ldr	r2, [pc, #60]	; (8007550 <HAL_ETH_SetMDIOClockRange+0xac>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d804      	bhi.n	8007522 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e005      	b.n	800752e <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	e000      	b.n	800752e <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800752c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8007538:	bf00      	nop
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	01312cff 	.word	0x01312cff
 8007544:	02160ebf 	.word	0x02160ebf
 8007548:	03938700 	.word	0x03938700
 800754c:	05f5e0ff 	.word	0x05f5e0ff
 8007550:	08f0d17f 	.word	0x08f0d17f

08007554 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8007566:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	791b      	ldrb	r3, [r3, #4]
 800756c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800756e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	7b1b      	ldrb	r3, [r3, #12]
 8007574:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8007576:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	7b5b      	ldrb	r3, [r3, #13]
 800757c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800757e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	7b9b      	ldrb	r3, [r3, #14]
 8007584:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8007586:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	7bdb      	ldrb	r3, [r3, #15]
 800758c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800758e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8007590:	683a      	ldr	r2, [r7, #0]
 8007592:	7c12      	ldrb	r2, [r2, #16]
 8007594:	2a00      	cmp	r2, #0
 8007596:	d102      	bne.n	800759e <ETH_SetMACConfig+0x4a>
 8007598:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800759c:	e000      	b.n	80075a0 <ETH_SetMACConfig+0x4c>
 800759e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80075a0:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	7c52      	ldrb	r2, [r2, #17]
 80075a6:	2a00      	cmp	r2, #0
 80075a8:	d102      	bne.n	80075b0 <ETH_SetMACConfig+0x5c>
 80075aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80075ae:	e000      	b.n	80075b2 <ETH_SetMACConfig+0x5e>
 80075b0:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80075b2:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	7c9b      	ldrb	r3, [r3, #18]
 80075b8:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80075ba:	431a      	orrs	r2, r3
                                macconf->Speed |
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 80075c0:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 80075c6:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	7f1b      	ldrb	r3, [r3, #28]
 80075cc:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 80075ce:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	7f5b      	ldrb	r3, [r3, #29]
 80075d4:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80075d6:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	7f92      	ldrb	r2, [r2, #30]
 80075dc:	2a00      	cmp	r2, #0
 80075de:	d102      	bne.n	80075e6 <ETH_SetMACConfig+0x92>
 80075e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80075e4:	e000      	b.n	80075e8 <ETH_SetMACConfig+0x94>
 80075e6:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80075e8:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	7fdb      	ldrb	r3, [r3, #31]
 80075ee:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80075f0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80075f2:	683a      	ldr	r2, [r7, #0]
 80075f4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80075f8:	2a00      	cmp	r2, #0
 80075fa:	d102      	bne.n	8007602 <ETH_SetMACConfig+0xae>
 80075fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007600:	e000      	b.n	8007604 <ETH_SetMACConfig+0xb0>
 8007602:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8007604:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800760a:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007612:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8007614:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 800761a:	4313      	orrs	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	4b56      	ldr	r3, [pc, #344]	; (8007780 <ETH_SetMACConfig+0x22c>)
 8007626:	4013      	ands	r3, r2
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	6812      	ldr	r2, [r2, #0]
 800762c:	68f9      	ldr	r1, [r7, #12]
 800762e:	430b      	orrs	r3, r1
 8007630:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007636:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800763e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8007640:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007648:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800764a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007652:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8007654:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800765c:	2a00      	cmp	r2, #0
 800765e:	d102      	bne.n	8007666 <ETH_SetMACConfig+0x112>
 8007660:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007664:	e000      	b.n	8007668 <ETH_SetMACConfig+0x114>
 8007666:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8007668:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800766e:	4313      	orrs	r3, r2
 8007670:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	4b42      	ldr	r3, [pc, #264]	; (8007784 <ETH_SetMACConfig+0x230>)
 800767a:	4013      	ands	r3, r2
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	6812      	ldr	r2, [r2, #0]
 8007680:	68f9      	ldr	r1, [r7, #12]
 8007682:	430b      	orrs	r3, r1
 8007684:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800768c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007692:	4313      	orrs	r3, r2
 8007694:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68da      	ldr	r2, [r3, #12]
 800769c:	4b3a      	ldr	r3, [pc, #232]	; (8007788 <ETH_SetMACConfig+0x234>)
 800769e:	4013      	ands	r3, r2
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	6812      	ldr	r2, [r2, #0]
 80076a4:	68f9      	ldr	r1, [r7, #12]
 80076a6:	430b      	orrs	r3, r1
 80076a8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80076b0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80076b6:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80076be:	2a00      	cmp	r2, #0
 80076c0:	d101      	bne.n	80076c6 <ETH_SetMACConfig+0x172>
 80076c2:	2280      	movs	r2, #128	; 0x80
 80076c4:	e000      	b.n	80076c8 <ETH_SetMACConfig+0x174>
 80076c6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80076c8:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076ce:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80076d0:	4313      	orrs	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80076da:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80076de:	4013      	ands	r3, r2
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6812      	ldr	r2, [r2, #0]
 80076e4:	68f9      	ldr	r1, [r7, #12]
 80076e6:	430b      	orrs	r3, r1
 80076e8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80076f0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80076f8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80076fa:	4313      	orrs	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007706:	f023 0103 	bic.w	r1, r3, #3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	430a      	orrs	r2, r1
 8007712:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 800771e:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	430a      	orrs	r2, r1
 800772c:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007734:	683a      	ldr	r2, [r7, #0]
 8007736:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800773a:	2a00      	cmp	r2, #0
 800773c:	d101      	bne.n	8007742 <ETH_SetMACConfig+0x1ee>
 800773e:	2240      	movs	r2, #64	; 0x40
 8007740:	e000      	b.n	8007744 <ETH_SetMACConfig+0x1f0>
 8007742:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8007744:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800774c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800774e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007756:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007764:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	430a      	orrs	r2, r1
 8007770:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8007774:	bf00      	nop
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	00048083 	.word	0x00048083
 8007784:	c0f88000 	.word	0xc0f88000
 8007788:	fffffef0 	.word	0xfffffef0

0800778c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	4b38      	ldr	r3, [pc, #224]	; (8007884 <ETH_SetDMAConfig+0xf8>)
 80077a2:	4013      	ands	r3, r2
 80077a4:	683a      	ldr	r2, [r7, #0]
 80077a6:	6812      	ldr	r2, [r2, #0]
 80077a8:	6879      	ldr	r1, [r7, #4]
 80077aa:	6809      	ldr	r1, [r1, #0]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80077b2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	791b      	ldrb	r3, [r3, #4]
 80077b8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80077be:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	7b1b      	ldrb	r3, [r3, #12]
 80077c4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80077c6:	4313      	orrs	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	f241 0304 	movw	r3, #4100	; 0x1004
 80077d2:	4413      	add	r3, r2
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	4b2c      	ldr	r3, [pc, #176]	; (8007888 <ETH_SetDMAConfig+0xfc>)
 80077d8:	4013      	ands	r3, r2
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	6811      	ldr	r1, [r2, #0]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	431a      	orrs	r2, r3
 80077e2:	f241 0304 	movw	r3, #4100	; 0x1004
 80077e6:	440b      	add	r3, r1
 80077e8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	7b5b      	ldrb	r3, [r3, #13]
 80077ee:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	4b22      	ldr	r3, [pc, #136]	; (800788c <ETH_SetDMAConfig+0x100>)
 8007804:	4013      	ands	r3, r2
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	6811      	ldr	r1, [r2, #0]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	431a      	orrs	r2, r3
 800780e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8007812:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	7d1b      	ldrb	r3, [r3, #20]
 800781c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800781e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	7f5b      	ldrb	r3, [r3, #29]
 8007824:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8007826:	4313      	orrs	r3, r2
 8007828:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	f241 1304 	movw	r3, #4356	; 0x1104
 8007832:	4413      	add	r3, r2
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	4b16      	ldr	r3, [pc, #88]	; (8007890 <ETH_SetDMAConfig+0x104>)
 8007838:	4013      	ands	r3, r2
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	6811      	ldr	r1, [r2, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	431a      	orrs	r2, r3
 8007842:	f241 1304 	movw	r3, #4356	; 0x1104
 8007846:	440b      	add	r3, r1
 8007848:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	7f1b      	ldrb	r3, [r3, #28]
 800784e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007854:	4313      	orrs	r3, r2
 8007856:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	f241 1308 	movw	r3, #4360	; 0x1108
 8007860:	4413      	add	r3, r2
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	4b0b      	ldr	r3, [pc, #44]	; (8007894 <ETH_SetDMAConfig+0x108>)
 8007866:	4013      	ands	r3, r2
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	6811      	ldr	r1, [r2, #0]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	431a      	orrs	r2, r3
 8007870:	f241 1308 	movw	r3, #4360	; 0x1108
 8007874:	440b      	add	r3, r1
 8007876:	601a      	str	r2, [r3, #0]
}
 8007878:	bf00      	nop
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	ffff87fd 	.word	0xffff87fd
 8007888:	ffff2ffe 	.word	0xffff2ffe
 800788c:	fffec000 	.word	0xfffec000
 8007890:	ffc0efef 	.word	0xffc0efef
 8007894:	7fc0ffff 	.word	0x7fc0ffff

08007898 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b0a4      	sub	sp, #144	; 0x90
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80078a0:	2301      	movs	r3, #1
 80078a2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80078a6:	2300      	movs	r3, #0
 80078a8:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80078aa:	2300      	movs	r3, #0
 80078ac:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80078b0:	2300      	movs	r3, #0
 80078b2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80078bc:	2301      	movs	r3, #1
 80078be:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80078c2:	2301      	movs	r3, #1
 80078c4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80078c8:	2300      	movs	r3, #0
 80078ca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80078ce:	2301      	movs	r3, #1
 80078d0:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80078d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80078d8:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80078da:	2300      	movs	r3, #0
 80078dc:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80078e0:	2300      	movs	r3, #0
 80078e2:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80078e4:	2300      	movs	r3, #0
 80078e6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80078ea:	2300      	movs	r3, #0
 80078ec:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80078f0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80078f4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80078f6:	2300      	movs	r3, #0
 80078f8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80078fc:	2300      	movs	r3, #0
 80078fe:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8007900:	2301      	movs	r3, #1
 8007902:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8007906:	2300      	movs	r3, #0
 8007908:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 800790c:	2300      	movs	r3, #0
 800790e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8007912:	2300      	movs	r3, #0
 8007914:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8007916:	2300      	movs	r3, #0
 8007918:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800791a:	2300      	movs	r3, #0
 800791c:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800791e:	2300      	movs	r3, #0
 8007920:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007924:	2300      	movs	r3, #0
 8007926:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800792a:	2301      	movs	r3, #1
 800792c:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8007930:	2320      	movs	r3, #32
 8007932:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8007936:	2301      	movs	r3, #1
 8007938:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800793c:	2300      	movs	r3, #0
 800793e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8007942:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8007946:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800794c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800794e:	2300      	movs	r3, #0
 8007950:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007954:	2302      	movs	r3, #2
 8007956:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800795a:	2300      	movs	r3, #0
 800795c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007960:	2300      	movs	r3, #0
 8007962:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8007966:	2300      	movs	r3, #0
 8007968:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800796c:	2301      	movs	r3, #1
 800796e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007972:	2300      	movs	r3, #0
 8007974:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8007976:	2301      	movs	r3, #1
 8007978:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800797c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007980:	4619      	mov	r1, r3
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7ff fde6 	bl	8007554 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007988:	2301      	movs	r3, #1
 800798a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800798c:	2301      	movs	r3, #1
 800798e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007990:	2300      	movs	r3, #0
 8007992:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007994:	2300      	movs	r3, #0
 8007996:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800799a:	2300      	movs	r3, #0
 800799c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800799e:	2300      	movs	r3, #0
 80079a0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80079a2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80079a6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80079a8:	2300      	movs	r3, #0
 80079aa:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80079ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80079b0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80079b2:	2300      	movs	r3, #0
 80079b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80079b8:	f44f 7306 	mov.w	r3, #536	; 0x218
 80079bc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80079be:	f107 0308 	add.w	r3, r7, #8
 80079c2:	4619      	mov	r1, r3
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f7ff fee1 	bl	800778c <ETH_SetDMAConfig>
}
 80079ca:	bf00      	nop
 80079cc:	3790      	adds	r7, #144	; 0x90
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079e4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80079ec:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80079ee:	f001 fd17 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 80079f2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4a1e      	ldr	r2, [pc, #120]	; (8007a70 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d908      	bls.n	8007a0e <ETH_MAC_MDIO_ClkConfig+0x3a>
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	4a1d      	ldr	r2, [pc, #116]	; (8007a74 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d804      	bhi.n	8007a0e <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	e027      	b.n	8007a5e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	4a18      	ldr	r2, [pc, #96]	; (8007a74 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d908      	bls.n	8007a28 <ETH_MAC_MDIO_ClkConfig+0x54>
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	4a17      	ldr	r2, [pc, #92]	; (8007a78 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d204      	bcs.n	8007a28 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007a24:	60fb      	str	r3, [r7, #12]
 8007a26:	e01a      	b.n	8007a5e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4a13      	ldr	r2, [pc, #76]	; (8007a78 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d303      	bcc.n	8007a38 <ETH_MAC_MDIO_ClkConfig+0x64>
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	4a12      	ldr	r2, [pc, #72]	; (8007a7c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d911      	bls.n	8007a5c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	4a10      	ldr	r2, [pc, #64]	; (8007a7c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d908      	bls.n	8007a52 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	4a0f      	ldr	r2, [pc, #60]	; (8007a80 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d804      	bhi.n	8007a52 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e005      	b.n	8007a5e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a58:	60fb      	str	r3, [r7, #12]
 8007a5a:	e000      	b.n	8007a5e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8007a5c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	01312cff 	.word	0x01312cff
 8007a74:	02160ebf 	.word	0x02160ebf
 8007a78:	03938700 	.word	0x03938700
 8007a7c:	05f5e0ff 	.word	0x05f5e0ff
 8007a80:	08f0d17f 	.word	0x08f0d17f

08007a84 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	60fb      	str	r3, [r7, #12]
 8007a90:	e01d      	b.n	8007ace <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68d9      	ldr	r1, [r3, #12]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	005b      	lsls	r3, r3, #1
 8007a9c:	4413      	add	r3, r2
 8007a9e:	00db      	lsls	r3, r3, #3
 8007aa0:	440b      	add	r3, r1
 8007aa2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2200      	movs	r2, #0
 8007aae:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007abc:	68b9      	ldr	r1, [r7, #8]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68fa      	ldr	r2, [r7, #12]
 8007ac2:	3206      	adds	r2, #6
 8007ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	3301      	adds	r3, #1
 8007acc:	60fb      	str	r3, [r7, #12]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	d9de      	bls.n	8007a92 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	f241 132c 	movw	r3, #4396	; 0x112c
 8007ae2:	4413      	add	r3, r2
 8007ae4:	2203      	movs	r2, #3
 8007ae6:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68d9      	ldr	r1, [r3, #12]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	f241 1314 	movw	r3, #4372	; 0x1114
 8007af4:	4413      	add	r3, r2
 8007af6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68da      	ldr	r2, [r3, #12]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8007b04:	601a      	str	r2, [r3, #0]
}
 8007b06:	bf00      	nop
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	60fb      	str	r3, [r7, #12]
 8007b1e:	e024      	b.n	8007b6a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6919      	ldr	r1, [r3, #16]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	4613      	mov	r3, r2
 8007b28:	005b      	lsls	r3, r3, #1
 8007b2a:	4413      	add	r3, r2
 8007b2c:	00db      	lsls	r3, r3, #3
 8007b2e:	440b      	add	r3, r1
 8007b30:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2200      	movs	r2, #0
 8007b36:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2200      	movs	r2, #0
 8007b42:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2200      	movs	r2, #0
 8007b48:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2200      	movs	r2, #0
 8007b54:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	6879      	ldr	r1, [r7, #4]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	3310      	adds	r3, #16
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	440b      	add	r3, r1
 8007b62:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3301      	adds	r3, #1
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2b03      	cmp	r3, #3
 8007b6e:	d9d7      	bls.n	8007b20 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	f241 1330 	movw	r3, #4400	; 0x1130
 8007b96:	4413      	add	r3, r2
 8007b98:	2203      	movs	r2, #3
 8007b9a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6919      	ldr	r1, [r3, #16]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	f241 131c 	movw	r3, #4380	; 0x111c
 8007ba8:	4413      	add	r3, r2
 8007baa:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	f241 1328 	movw	r3, #4392	; 0x1128
 8007bbc:	4413      	add	r3, r2
 8007bbe:	6019      	str	r1, [r3, #0]
}
 8007bc0:	bf00      	nop
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b08d      	sub	sp, #52	; 0x34
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3318      	adds	r3, #24
 8007bdc:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	613b      	str	r3, [r7, #16]
  uint32_t descnbr = 0, idx;
 8007bea:	2300      	movs	r3, #0
 8007bec:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf6:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007c02:	6a3b      	ldr	r3, [r7, #32]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c0e:	d007      	beq.n	8007c20 <ETH_Prepare_Tx_Descriptors+0x54>
 8007c10:	697a      	ldr	r2, [r7, #20]
 8007c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c14:	3304      	adds	r3, #4
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d001      	beq.n	8007c24 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8007c20:	2302      	movs	r3, #2
 8007c22:	e24a      	b.n	80080ba <ETH_Prepare_Tx_Descriptors+0x4ee>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 0304 	and.w	r3, r3, #4
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d044      	beq.n	8007cba <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8007c30:	6a3b      	ldr	r3, [r7, #32]
 8007c32:	68da      	ldr	r2, [r3, #12]
 8007c34:	4b72      	ldr	r3, [pc, #456]	; (8007e00 <ETH_Prepare_Tx_Descriptors+0x234>)
 8007c36:	4013      	ands	r3, r2
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c3c:	431a      	orrs	r2, r3
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8007c42:	6a3b      	ldr	r3, [r7, #32]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c5c:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0308 	and.w	r3, r3, #8
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d027      	beq.n	8007cba <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c74:	041b      	lsls	r3, r3, #16
 8007c76:	431a      	orrs	r2, r3
 8007c78:	6a3b      	ldr	r3, [r7, #32]
 8007c7a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c94:	431a      	orrs	r2, r3
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007ca8:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007cb8:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0310 	and.w	r3, r3, #16
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00e      	beq.n	8007ce4 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	689a      	ldr	r2, [r3, #8]
 8007cca:	4b4e      	ldr	r3, [pc, #312]	; (8007e04 <ETH_Prepare_Tx_Descriptors+0x238>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	6992      	ldr	r2, [r2, #24]
 8007cd2:	431a      	orrs	r2, r3
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8007cd8:	6a3b      	ldr	r3, [r7, #32]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007ce0:	6a3b      	ldr	r3, [r7, #32]
 8007ce2:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0304 	and.w	r3, r3, #4
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d105      	bne.n	8007cfc <ETH_Prepare_Tx_Descriptors+0x130>
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d030      	beq.n	8007d5e <ETH_Prepare_Tx_Descriptors+0x192>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8007cfc:	6a3b      	ldr	r3, [r7, #32]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d04:	6a3b      	ldr	r3, [r7, #32]
 8007d06:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8007d08:	6a3b      	ldr	r3, [r7, #32]
 8007d0a:	68db      	ldr	r3, [r3, #12]
 8007d0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8007d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d16:	3301      	adds	r3, #1
 8007d18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d1c:	2b03      	cmp	r3, #3
 8007d1e:	d902      	bls.n	8007d26 <ETH_Prepare_Tx_Descriptors+0x15a>
 8007d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d22:	3b04      	subs	r3, #4
 8007d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d2e:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8007d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d32:	3301      	adds	r3, #1
 8007d34:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d42:	d10c      	bne.n	8007d5e <ETH_Prepare_Tx_Descriptors+0x192>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d4c:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8007d4e:	6a3b      	ldr	r3, [r7, #32]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	e1ad      	b.n	80080ba <ETH_Prepare_Tx_Descriptors+0x4ee>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8007d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d60:	3301      	adds	r3, #1
 8007d62:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	6a3b      	ldr	r3, [r7, #32]
 8007d6c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8007d6e:	6a3b      	ldr	r3, [r7, #32]
 8007d70:	689a      	ldr	r2, [r3, #8]
 8007d72:	4b24      	ldr	r3, [pc, #144]	; (8007e04 <ETH_Prepare_Tx_Descriptors+0x238>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	69fa      	ldr	r2, [r7, #28]
 8007d78:	6852      	ldr	r2, [r2, #4]
 8007d7a:	431a      	orrs	r2, r3
 8007d7c:	6a3b      	ldr	r3, [r7, #32]
 8007d7e:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d012      	beq.n	8007dae <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    txbuffer = txbuffer->next;
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	461a      	mov	r2, r3
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	689a      	ldr	r2, [r3, #8]
 8007d9c:	4b1a      	ldr	r3, [pc, #104]	; (8007e08 <ETH_Prepare_Tx_Descriptors+0x23c>)
 8007d9e:	4013      	ands	r3, r2
 8007da0:	69fa      	ldr	r2, [r7, #28]
 8007da2:	6852      	ldr	r2, [r2, #4]
 8007da4:	0412      	lsls	r2, r2, #16
 8007da6:	431a      	orrs	r2, r3
 8007da8:	6a3b      	ldr	r3, [r7, #32]
 8007daa:	609a      	str	r2, [r3, #8]
 8007dac:	e008      	b.n	8007dc0 <ETH_Prepare_Tx_Descriptors+0x1f4>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007dae:	6a3b      	ldr	r3, [r7, #32]
 8007db0:	2200      	movs	r2, #0
 8007db2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	689a      	ldr	r2, [r3, #8]
 8007db8:	4b13      	ldr	r3, [pc, #76]	; (8007e08 <ETH_Prepare_Tx_Descriptors+0x23c>)
 8007dba:	4013      	ands	r3, r2
 8007dbc:	6a3a      	ldr	r2, [r7, #32]
 8007dbe:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0310 	and.w	r3, r3, #16
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d021      	beq.n	8007e10 <ETH_Prepare_Tx_Descriptors+0x244>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	04db      	lsls	r3, r3, #19
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	6a3b      	ldr	r3, [r7, #32]
 8007dde:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8007de0:	6a3b      	ldr	r3, [r7, #32]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	4b09      	ldr	r3, [pc, #36]	; (8007e0c <ETH_Prepare_Tx_Descriptors+0x240>)
 8007de6:	4013      	ands	r3, r2
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	69d2      	ldr	r2, [r2, #28]
 8007dec:	431a      	orrs	r2, r3
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007df2:	6a3b      	ldr	r3, [r7, #32]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007dfa:	6a3b      	ldr	r3, [r7, #32]
 8007dfc:	60da      	str	r2, [r3, #12]
 8007dfe:	e02e      	b.n	8007e5e <ETH_Prepare_Tx_Descriptors+0x292>
 8007e00:	ffff0000 	.word	0xffff0000
 8007e04:	ffffc000 	.word	0xffffc000
 8007e08:	c000ffff 	.word	0xc000ffff
 8007e0c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007e10:	6a3b      	ldr	r3, [r7, #32]
 8007e12:	68da      	ldr	r2, [r3, #12]
 8007e14:	4b93      	ldr	r3, [pc, #588]	; (8008064 <ETH_Prepare_Tx_Descriptors+0x498>)
 8007e16:	4013      	ands	r3, r2
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	6852      	ldr	r2, [r2, #4]
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d008      	beq.n	8007e40 <ETH_Prepare_Tx_Descriptors+0x274>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	431a      	orrs	r2, r3
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0320 	and.w	r3, r3, #32
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d008      	beq.n	8007e5e <ETH_Prepare_Tx_Descriptors+0x292>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8007e4c:	6a3b      	ldr	r3, [r7, #32]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	431a      	orrs	r2, r3
 8007e5a:	6a3b      	ldr	r3, [r7, #32]
 8007e5c:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f003 0304 	and.w	r3, r3, #4
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d008      	beq.n	8007e7c <ETH_Prepare_Tx_Descriptors+0x2b0>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8007e6a:	6a3b      	ldr	r3, [r7, #32]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e76:	431a      	orrs	r2, r3
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e84:	6a3b      	ldr	r3, [r7, #32]
 8007e86:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007e90:	6a3b      	ldr	r3, [r7, #32]
 8007e92:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007e9c:	6a3b      	ldr	r3, [r7, #32]
 8007e9e:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0302 	and.w	r3, r3, #2
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 80cb 	beq.w	8008044 <ETH_Prepare_Tx_Descriptors+0x478>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8007eae:	6a3b      	ldr	r3, [r7, #32]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	6a3b      	ldr	r3, [r7, #32]
 8007ebe:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8007ec0:	e0c0      	b.n	8008044 <ETH_Prepare_Tx_Descriptors+0x478>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8007ec2:	6a3b      	ldr	r3, [r7, #32]
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8007ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d902      	bls.n	8007ee0 <ETH_Prepare_Tx_Descriptors+0x314>
 8007eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007edc:	3b04      	subs	r3, #4
 8007ede:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee8:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007eea:	6a3b      	ldr	r3, [r7, #32]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007ef2:	6a3b      	ldr	r3, [r7, #32]
 8007ef4:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007ef6:	6a3b      	ldr	r3, [r7, #32]
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007efe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f02:	d007      	beq.n	8007f14 <ETH_Prepare_Tx_Descriptors+0x348>
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f08:	3304      	adds	r3, #4
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d026      	beq.n	8007f62 <ETH_Prepare_Tx_Descriptors+0x396>
    {
      descidx = firstdescidx;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f20:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 8007f22:	2300      	movs	r3, #0
 8007f24:	627b      	str	r3, [r7, #36]	; 0x24
 8007f26:	e016      	b.n	8007f56 <ETH_Prepare_Tx_Descriptors+0x38a>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007f28:	6a3b      	ldr	r3, [r7, #32]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007f30:	6a3b      	ldr	r3, [r7, #32]
 8007f32:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8007f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f36:	3301      	adds	r3, #1
 8007f38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f3c:	2b03      	cmp	r3, #3
 8007f3e:	d902      	bls.n	8007f46 <ETH_Prepare_Tx_Descriptors+0x37a>
 8007f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f42:	3b04      	subs	r3, #4
 8007f44:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f4e:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8007f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f52:	3301      	adds	r3, #1
 8007f54:	627b      	str	r3, [r7, #36]	; 0x24
 8007f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d3e4      	bcc.n	8007f28 <ETH_Prepare_Tx_Descriptors+0x35c>
      }

      return HAL_ETH_ERROR_BUSY;
 8007f5e:	2302      	movs	r3, #2
 8007f60:	e0ab      	b.n	80080ba <ETH_Prepare_Tx_Descriptors+0x4ee>
    }

    descnbr += 1U;
 8007f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f64:	3301      	adds	r3, #1
 8007f66:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	461a      	mov	r2, r3
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8007f78:	6a3b      	ldr	r3, [r7, #32]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	4b3a      	ldr	r3, [pc, #232]	; (8008068 <ETH_Prepare_Tx_Descriptors+0x49c>)
 8007f7e:	4013      	ands	r3, r2
 8007f80:	69fa      	ldr	r2, [r7, #28]
 8007f82:	6852      	ldr	r2, [r2, #4]
 8007f84:	431a      	orrs	r2, r3
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d012      	beq.n	8007fb8 <ETH_Prepare_Tx_Descriptors+0x3ec>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8007f92:	69fb      	ldr	r3, [r7, #28]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	689a      	ldr	r2, [r3, #8]
 8007fa6:	4b31      	ldr	r3, [pc, #196]	; (800806c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8007fa8:	4013      	ands	r3, r2
 8007faa:	69fa      	ldr	r2, [r7, #28]
 8007fac:	6852      	ldr	r2, [r2, #4]
 8007fae:	0412      	lsls	r2, r2, #16
 8007fb0:	431a      	orrs	r2, r3
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	609a      	str	r2, [r3, #8]
 8007fb6:	e008      	b.n	8007fca <ETH_Prepare_Tx_Descriptors+0x3fe>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007fb8:	6a3b      	ldr	r3, [r7, #32]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8007fbe:	6a3b      	ldr	r3, [r7, #32]
 8007fc0:	689a      	ldr	r2, [r3, #8]
 8007fc2:	4b2a      	ldr	r3, [pc, #168]	; (800806c <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	6a3a      	ldr	r2, [r7, #32]
 8007fc8:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f003 0310 	and.w	r3, r3, #16
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00f      	beq.n	8007ff6 <ETH_Prepare_Tx_Descriptors+0x42a>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	68da      	ldr	r2, [r3, #12]
 8007fda:	4b25      	ldr	r3, [pc, #148]	; (8008070 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8007fdc:	4013      	ands	r3, r2
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	69d2      	ldr	r2, [r2, #28]
 8007fe2:	431a      	orrs	r2, r3
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007fe8:	6a3b      	ldr	r3, [r7, #32]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
 8007ff2:	60da      	str	r2, [r3, #12]
 8007ff4:	e017      	b.n	8008026 <ETH_Prepare_Tx_Descriptors+0x45a>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	68da      	ldr	r2, [r3, #12]
 8007ffa:	4b1a      	ldr	r3, [pc, #104]	; (8008064 <ETH_Prepare_Tx_Descriptors+0x498>)
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	68ba      	ldr	r2, [r7, #8]
 8008000:	6852      	ldr	r2, [r2, #4]
 8008002:	431a      	orrs	r2, r3
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0301 	and.w	r3, r3, #1
 8008010:	2b00      	cmp	r3, #0
 8008012:	d008      	beq.n	8008026 <ETH_Prepare_Tx_Descriptors+0x45a>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8008014:	6a3b      	ldr	r3, [r7, #32]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	695b      	ldr	r3, [r3, #20]
 8008020:	431a      	orrs	r2, r3
 8008022:	6a3b      	ldr	r3, [r7, #32]
 8008024:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	3301      	adds	r3, #1
 800802a:	61bb      	str	r3, [r7, #24]
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f47f af3a 	bne.w	8007ec2 <ETH_Prepare_Tx_Descriptors+0x2f6>
  }

  if(ItMode != ((uint32_t)RESET))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00f      	beq.n	8008074 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008054:	6a3b      	ldr	r3, [r7, #32]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	609a      	str	r2, [r3, #8]
 8008060:	e00e      	b.n	8008080 <ETH_Prepare_Tx_Descriptors+0x4b4>
 8008062:	bf00      	nop
 8008064:	ffff8000 	.word	0xffff8000
 8008068:	ffffc000 	.word	0xffffc000
 800806c:	c000ffff 	.word	0xc000ffff
 8008070:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008074:	6a3b      	ldr	r3, [r7, #32]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008088:	6a3b      	ldr	r3, [r7, #32]
 800808a:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008090:	6979      	ldr	r1, [r7, #20]
 8008092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008094:	3304      	adds	r3, #4
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080a0:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80080a2:	b672      	cpsid	i
}
 80080a4:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	4413      	add	r3, r2
 80080ae:	1c5a      	adds	r2, r3, #1
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80080b4:	b662      	cpsie	i
}
 80080b6:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3734      	adds	r7, #52	; 0x34
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop

080080c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b089      	sub	sp, #36	; 0x24
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80080d2:	2300      	movs	r3, #0
 80080d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80080d6:	4b89      	ldr	r3, [pc, #548]	; (80082fc <HAL_GPIO_Init+0x234>)
 80080d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80080da:	e194      	b.n	8008406 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	2101      	movs	r1, #1
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	fa01 f303 	lsl.w	r3, r1, r3
 80080e8:	4013      	ands	r3, r2
 80080ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f000 8186 	beq.w	8008400 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d00b      	beq.n	8008114 <HAL_GPIO_Init+0x4c>
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	2b02      	cmp	r3, #2
 8008102:	d007      	beq.n	8008114 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008108:	2b11      	cmp	r3, #17
 800810a:	d003      	beq.n	8008114 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	2b12      	cmp	r3, #18
 8008112:	d130      	bne.n	8008176 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	005b      	lsls	r3, r3, #1
 800811e:	2203      	movs	r2, #3
 8008120:	fa02 f303 	lsl.w	r3, r2, r3
 8008124:	43db      	mvns	r3, r3
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	4013      	ands	r3, r2
 800812a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	68da      	ldr	r2, [r3, #12]
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	005b      	lsls	r3, r3, #1
 8008134:	fa02 f303 	lsl.w	r3, r2, r3
 8008138:	69ba      	ldr	r2, [r7, #24]
 800813a:	4313      	orrs	r3, r2
 800813c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	69ba      	ldr	r2, [r7, #24]
 8008142:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800814a:	2201      	movs	r2, #1
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	fa02 f303 	lsl.w	r3, r2, r3
 8008152:	43db      	mvns	r3, r3
 8008154:	69ba      	ldr	r2, [r7, #24]
 8008156:	4013      	ands	r3, r2
 8008158:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	091b      	lsrs	r3, r3, #4
 8008160:	f003 0201 	and.w	r2, r3, #1
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	fa02 f303 	lsl.w	r3, r2, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	4313      	orrs	r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	69ba      	ldr	r2, [r7, #24]
 8008174:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	005b      	lsls	r3, r3, #1
 8008180:	2203      	movs	r2, #3
 8008182:	fa02 f303 	lsl.w	r3, r2, r3
 8008186:	43db      	mvns	r3, r3
 8008188:	69ba      	ldr	r2, [r7, #24]
 800818a:	4013      	ands	r3, r2
 800818c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	689a      	ldr	r2, [r3, #8]
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	005b      	lsls	r3, r3, #1
 8008196:	fa02 f303 	lsl.w	r3, r2, r3
 800819a:	69ba      	ldr	r2, [r7, #24]
 800819c:	4313      	orrs	r3, r2
 800819e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	69ba      	ldr	r2, [r7, #24]
 80081a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d003      	beq.n	80081b6 <HAL_GPIO_Init+0xee>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	2b12      	cmp	r3, #18
 80081b4:	d123      	bne.n	80081fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	08da      	lsrs	r2, r3, #3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	3208      	adds	r2, #8
 80081be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	220f      	movs	r2, #15
 80081ce:	fa02 f303 	lsl.w	r3, r2, r3
 80081d2:	43db      	mvns	r3, r3
 80081d4:	69ba      	ldr	r2, [r7, #24]
 80081d6:	4013      	ands	r3, r2
 80081d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	691a      	ldr	r2, [r3, #16]
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	f003 0307 	and.w	r3, r3, #7
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	fa02 f303 	lsl.w	r3, r2, r3
 80081ea:	69ba      	ldr	r2, [r7, #24]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	08da      	lsrs	r2, r3, #3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3208      	adds	r2, #8
 80081f8:	69b9      	ldr	r1, [r7, #24]
 80081fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	005b      	lsls	r3, r3, #1
 8008208:	2203      	movs	r2, #3
 800820a:	fa02 f303 	lsl.w	r3, r2, r3
 800820e:	43db      	mvns	r3, r3
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	4013      	ands	r3, r2
 8008214:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f003 0203 	and.w	r2, r3, #3
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	005b      	lsls	r3, r3, #1
 8008222:	fa02 f303 	lsl.w	r3, r2, r3
 8008226:	69ba      	ldr	r2, [r7, #24]
 8008228:	4313      	orrs	r3, r2
 800822a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	69ba      	ldr	r2, [r7, #24]
 8008230:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800823a:	2b00      	cmp	r3, #0
 800823c:	f000 80e0 	beq.w	8008400 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008240:	4b2f      	ldr	r3, [pc, #188]	; (8008300 <HAL_GPIO_Init+0x238>)
 8008242:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008246:	4a2e      	ldr	r2, [pc, #184]	; (8008300 <HAL_GPIO_Init+0x238>)
 8008248:	f043 0302 	orr.w	r3, r3, #2
 800824c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008250:	4b2b      	ldr	r3, [pc, #172]	; (8008300 <HAL_GPIO_Init+0x238>)
 8008252:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008256:	f003 0302 	and.w	r3, r3, #2
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800825e:	4a29      	ldr	r2, [pc, #164]	; (8008304 <HAL_GPIO_Init+0x23c>)
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	089b      	lsrs	r3, r3, #2
 8008264:	3302      	adds	r3, #2
 8008266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800826a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	220f      	movs	r2, #15
 8008276:	fa02 f303 	lsl.w	r3, r2, r3
 800827a:	43db      	mvns	r3, r3
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	4013      	ands	r3, r2
 8008280:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a20      	ldr	r2, [pc, #128]	; (8008308 <HAL_GPIO_Init+0x240>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d052      	beq.n	8008330 <HAL_GPIO_Init+0x268>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a1f      	ldr	r2, [pc, #124]	; (800830c <HAL_GPIO_Init+0x244>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d031      	beq.n	80082f6 <HAL_GPIO_Init+0x22e>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a1e      	ldr	r2, [pc, #120]	; (8008310 <HAL_GPIO_Init+0x248>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d02b      	beq.n	80082f2 <HAL_GPIO_Init+0x22a>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a1d      	ldr	r2, [pc, #116]	; (8008314 <HAL_GPIO_Init+0x24c>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d025      	beq.n	80082ee <HAL_GPIO_Init+0x226>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a1c      	ldr	r2, [pc, #112]	; (8008318 <HAL_GPIO_Init+0x250>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d01f      	beq.n	80082ea <HAL_GPIO_Init+0x222>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a1b      	ldr	r2, [pc, #108]	; (800831c <HAL_GPIO_Init+0x254>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d019      	beq.n	80082e6 <HAL_GPIO_Init+0x21e>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a1a      	ldr	r2, [pc, #104]	; (8008320 <HAL_GPIO_Init+0x258>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d013      	beq.n	80082e2 <HAL_GPIO_Init+0x21a>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a19      	ldr	r2, [pc, #100]	; (8008324 <HAL_GPIO_Init+0x25c>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d00d      	beq.n	80082de <HAL_GPIO_Init+0x216>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a18      	ldr	r2, [pc, #96]	; (8008328 <HAL_GPIO_Init+0x260>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d007      	beq.n	80082da <HAL_GPIO_Init+0x212>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4a17      	ldr	r2, [pc, #92]	; (800832c <HAL_GPIO_Init+0x264>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d101      	bne.n	80082d6 <HAL_GPIO_Init+0x20e>
 80082d2:	2309      	movs	r3, #9
 80082d4:	e02d      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082d6:	230a      	movs	r3, #10
 80082d8:	e02b      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082da:	2308      	movs	r3, #8
 80082dc:	e029      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082de:	2307      	movs	r3, #7
 80082e0:	e027      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082e2:	2306      	movs	r3, #6
 80082e4:	e025      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082e6:	2305      	movs	r3, #5
 80082e8:	e023      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082ea:	2304      	movs	r3, #4
 80082ec:	e021      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082ee:	2303      	movs	r3, #3
 80082f0:	e01f      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082f2:	2302      	movs	r3, #2
 80082f4:	e01d      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082f6:	2301      	movs	r3, #1
 80082f8:	e01b      	b.n	8008332 <HAL_GPIO_Init+0x26a>
 80082fa:	bf00      	nop
 80082fc:	58000080 	.word	0x58000080
 8008300:	58024400 	.word	0x58024400
 8008304:	58000400 	.word	0x58000400
 8008308:	58020000 	.word	0x58020000
 800830c:	58020400 	.word	0x58020400
 8008310:	58020800 	.word	0x58020800
 8008314:	58020c00 	.word	0x58020c00
 8008318:	58021000 	.word	0x58021000
 800831c:	58021400 	.word	0x58021400
 8008320:	58021800 	.word	0x58021800
 8008324:	58021c00 	.word	0x58021c00
 8008328:	58022000 	.word	0x58022000
 800832c:	58022400 	.word	0x58022400
 8008330:	2300      	movs	r3, #0
 8008332:	69fa      	ldr	r2, [r7, #28]
 8008334:	f002 0203 	and.w	r2, r2, #3
 8008338:	0092      	lsls	r2, r2, #2
 800833a:	4093      	lsls	r3, r2
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	4313      	orrs	r3, r2
 8008340:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008342:	4938      	ldr	r1, [pc, #224]	; (8008424 <HAL_GPIO_Init+0x35c>)
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	089b      	lsrs	r3, r3, #2
 8008348:	3302      	adds	r3, #2
 800834a:	69ba      	ldr	r2, [r7, #24]
 800834c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	43db      	mvns	r3, r3
 800835a:	69ba      	ldr	r2, [r7, #24]
 800835c:	4013      	ands	r3, r2
 800835e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d003      	beq.n	8008374 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800836c:	69ba      	ldr	r2, [r7, #24]
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	4313      	orrs	r3, r2
 8008372:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	43db      	mvns	r3, r3
 8008384:	69ba      	ldr	r2, [r7, #24]
 8008386:	4013      	ands	r3, r2
 8008388:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d003      	beq.n	800839e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	4313      	orrs	r3, r2
 800839c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	69ba      	ldr	r2, [r7, #24]
 80083a2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80083a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	43db      	mvns	r3, r3
 80083b0:	69ba      	ldr	r2, [r7, #24]
 80083b2:	4013      	ands	r3, r2
 80083b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d003      	beq.n	80083ca <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	4313      	orrs	r3, r2
 80083c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80083ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80083d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	43db      	mvns	r3, r3
 80083de:	69ba      	ldr	r2, [r7, #24]
 80083e0:	4013      	ands	r3, r2
 80083e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d003      	beq.n	80083f8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80083f0:	69ba      	ldr	r2, [r7, #24]
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80083f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	3301      	adds	r3, #1
 8008404:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	69fb      	ldr	r3, [r7, #28]
 800840c:	fa22 f303 	lsr.w	r3, r2, r3
 8008410:	2b00      	cmp	r3, #0
 8008412:	f47f ae63 	bne.w	80080dc <HAL_GPIO_Init+0x14>
  }
}
 8008416:	bf00      	nop
 8008418:	bf00      	nop
 800841a:	3724      	adds	r7, #36	; 0x24
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr
 8008424:	58000400 	.word	0x58000400

08008428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	460b      	mov	r3, r1
 8008432:	807b      	strh	r3, [r7, #2]
 8008434:	4613      	mov	r3, r2
 8008436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008438:	787b      	ldrb	r3, [r7, #1]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800843e:	887a      	ldrh	r2, [r7, #2]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008444:	e003      	b.n	800844e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008446:	887b      	ldrh	r3, [r7, #2]
 8008448:	041a      	lsls	r2, r3, #16
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	619a      	str	r2, [r3, #24]
}
 800844e:	bf00      	nop
 8008450:	370c      	adds	r7, #12
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr

0800845a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800845a:	b480      	push	{r7}
 800845c:	b085      	sub	sp, #20
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	460b      	mov	r3, r1
 8008464:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800846c:	887a      	ldrh	r2, [r7, #2]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4013      	ands	r3, r2
 8008472:	041a      	lsls	r2, r3, #16
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	43d9      	mvns	r1, r3
 8008478:	887b      	ldrh	r3, [r7, #2]
 800847a:	400b      	ands	r3, r1
 800847c:	431a      	orrs	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	619a      	str	r2, [r3, #24]
}
 8008482:	bf00      	nop
 8008484:	3714      	adds	r7, #20
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr
	...

08008490 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8008498:	4a08      	ldr	r2, [pc, #32]	; (80084bc <HAL_HSEM_FastTake+0x2c>)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	3320      	adds	r3, #32
 800849e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084a2:	4a07      	ldr	r2, [pc, #28]	; (80084c0 <HAL_HSEM_FastTake+0x30>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d101      	bne.n	80084ac <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80084a8:	2300      	movs	r3, #0
 80084aa:	e000      	b.n	80084ae <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	58026400 	.word	0x58026400
 80084c0:	80000300 	.word	0x80000300

080084c4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80084ce:	4906      	ldr	r1, [pc, #24]	; (80084e8 <HAL_HSEM_Release+0x24>)
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	58026400 	.word	0x58026400

080084ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80084f4:	4b29      	ldr	r3, [pc, #164]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	f003 0307 	and.w	r3, r3, #7
 80084fc:	2b06      	cmp	r3, #6
 80084fe:	d00a      	beq.n	8008516 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008500:	4b26      	ldr	r3, [pc, #152]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	429a      	cmp	r2, r3
 800850c:	d001      	beq.n	8008512 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800850e:	2301      	movs	r3, #1
 8008510:	e040      	b.n	8008594 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008512:	2300      	movs	r3, #0
 8008514:	e03e      	b.n	8008594 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008516:	4b21      	ldr	r3, [pc, #132]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800851e:	491f      	ldr	r1, [pc, #124]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	4313      	orrs	r3, r2
 8008524:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008526:	f7fa fd1d 	bl	8002f64 <HAL_GetTick>
 800852a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800852c:	e009      	b.n	8008542 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800852e:	f7fa fd19 	bl	8002f64 <HAL_GetTick>
 8008532:	4602      	mov	r2, r0
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	1ad3      	subs	r3, r2, r3
 8008538:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800853c:	d901      	bls.n	8008542 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e028      	b.n	8008594 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008542:	4b16      	ldr	r3, [pc, #88]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800854a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800854e:	d1ee      	bne.n	800852e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2b1e      	cmp	r3, #30
 8008554:	d008      	beq.n	8008568 <HAL_PWREx_ConfigSupply+0x7c>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2b2e      	cmp	r3, #46	; 0x2e
 800855a:	d005      	beq.n	8008568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2b1d      	cmp	r3, #29
 8008560:	d002      	beq.n	8008568 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2b2d      	cmp	r3, #45	; 0x2d
 8008566:	d114      	bne.n	8008592 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8008568:	f7fa fcfc 	bl	8002f64 <HAL_GetTick>
 800856c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800856e:	e009      	b.n	8008584 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008570:	f7fa fcf8 	bl	8002f64 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800857e:	d901      	bls.n	8008584 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	e007      	b.n	8008594 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <HAL_PWREx_ConfigSupply+0xb0>)
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800858c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008590:	d1ee      	bne.n	8008570 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008592:	2300      	movs	r3, #0
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	58024800 	.word	0x58024800

080085a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b08c      	sub	sp, #48	; 0x30
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e3ff      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 0301 	and.w	r3, r3, #1
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 8087 	beq.w	80086ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80085c0:	4b99      	ldr	r3, [pc, #612]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80085c2:	691b      	ldr	r3, [r3, #16]
 80085c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80085c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80085ca:	4b97      	ldr	r3, [pc, #604]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80085cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ce:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80085d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d2:	2b10      	cmp	r3, #16
 80085d4:	d007      	beq.n	80085e6 <HAL_RCC_OscConfig+0x46>
 80085d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d8:	2b18      	cmp	r3, #24
 80085da:	d110      	bne.n	80085fe <HAL_RCC_OscConfig+0x5e>
 80085dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085de:	f003 0303 	and.w	r3, r3, #3
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d10b      	bne.n	80085fe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085e6:	4b90      	ldr	r3, [pc, #576]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d06c      	beq.n	80086cc <HAL_RCC_OscConfig+0x12c>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d168      	bne.n	80086cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e3d9      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008606:	d106      	bne.n	8008616 <HAL_RCC_OscConfig+0x76>
 8008608:	4b87      	ldr	r3, [pc, #540]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a86      	ldr	r2, [pc, #536]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800860e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008612:	6013      	str	r3, [r2, #0]
 8008614:	e02e      	b.n	8008674 <HAL_RCC_OscConfig+0xd4>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10c      	bne.n	8008638 <HAL_RCC_OscConfig+0x98>
 800861e:	4b82      	ldr	r3, [pc, #520]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a81      	ldr	r2, [pc, #516]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008628:	6013      	str	r3, [r2, #0]
 800862a:	4b7f      	ldr	r3, [pc, #508]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a7e      	ldr	r2, [pc, #504]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008630:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	e01d      	b.n	8008674 <HAL_RCC_OscConfig+0xd4>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008640:	d10c      	bne.n	800865c <HAL_RCC_OscConfig+0xbc>
 8008642:	4b79      	ldr	r3, [pc, #484]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a78      	ldr	r2, [pc, #480]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800864c:	6013      	str	r3, [r2, #0]
 800864e:	4b76      	ldr	r3, [pc, #472]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a75      	ldr	r2, [pc, #468]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008658:	6013      	str	r3, [r2, #0]
 800865a:	e00b      	b.n	8008674 <HAL_RCC_OscConfig+0xd4>
 800865c:	4b72      	ldr	r3, [pc, #456]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a71      	ldr	r2, [pc, #452]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008666:	6013      	str	r3, [r2, #0]
 8008668:	4b6f      	ldr	r3, [pc, #444]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a6e      	ldr	r2, [pc, #440]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800866e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d013      	beq.n	80086a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800867c:	f7fa fc72 	bl	8002f64 <HAL_GetTick>
 8008680:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008682:	e008      	b.n	8008696 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008684:	f7fa fc6e 	bl	8002f64 <HAL_GetTick>
 8008688:	4602      	mov	r2, r0
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	2b64      	cmp	r3, #100	; 0x64
 8008690:	d901      	bls.n	8008696 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008692:	2303      	movs	r3, #3
 8008694:	e38d      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008696:	4b64      	ldr	r3, [pc, #400]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d0f0      	beq.n	8008684 <HAL_RCC_OscConfig+0xe4>
 80086a2:	e014      	b.n	80086ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a4:	f7fa fc5e 	bl	8002f64 <HAL_GetTick>
 80086a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80086aa:	e008      	b.n	80086be <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80086ac:	f7fa fc5a 	bl	8002f64 <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	2b64      	cmp	r3, #100	; 0x64
 80086b8:	d901      	bls.n	80086be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e379      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80086be:	4b5a      	ldr	r3, [pc, #360]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1f0      	bne.n	80086ac <HAL_RCC_OscConfig+0x10c>
 80086ca:	e000      	b.n	80086ce <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f000 80ae 	beq.w	8008838 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086dc:	4b52      	ldr	r3, [pc, #328]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80086e4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80086e6:	4b50      	ldr	r3, [pc, #320]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80086e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ea:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d007      	beq.n	8008702 <HAL_RCC_OscConfig+0x162>
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	2b18      	cmp	r3, #24
 80086f6:	d13a      	bne.n	800876e <HAL_RCC_OscConfig+0x1ce>
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f003 0303 	and.w	r3, r3, #3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d135      	bne.n	800876e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008702:	4b49      	ldr	r3, [pc, #292]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0304 	and.w	r3, r3, #4
 800870a:	2b00      	cmp	r3, #0
 800870c:	d005      	beq.n	800871a <HAL_RCC_OscConfig+0x17a>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e34b      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800871a:	f7fa fc53 	bl	8002fc4 <HAL_GetREVID>
 800871e:	4603      	mov	r3, r0
 8008720:	f241 0203 	movw	r2, #4099	; 0x1003
 8008724:	4293      	cmp	r3, r2
 8008726:	d817      	bhi.n	8008758 <HAL_RCC_OscConfig+0x1b8>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	691b      	ldr	r3, [r3, #16]
 800872c:	2b40      	cmp	r3, #64	; 0x40
 800872e:	d108      	bne.n	8008742 <HAL_RCC_OscConfig+0x1a2>
 8008730:	4b3d      	ldr	r3, [pc, #244]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008738:	4a3b      	ldr	r2, [pc, #236]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800873a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800873e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008740:	e07a      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008742:	4b39      	ldr	r3, [pc, #228]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	031b      	lsls	r3, r3, #12
 8008750:	4935      	ldr	r1, [pc, #212]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008752:	4313      	orrs	r3, r2
 8008754:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008756:	e06f      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008758:	4b33      	ldr	r3, [pc, #204]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	061b      	lsls	r3, r3, #24
 8008766:	4930      	ldr	r1, [pc, #192]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008768:	4313      	orrs	r3, r2
 800876a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800876c:	e064      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d045      	beq.n	8008802 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008776:	4b2c      	ldr	r3, [pc, #176]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f023 0219 	bic.w	r2, r3, #25
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	4929      	ldr	r1, [pc, #164]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008784:	4313      	orrs	r3, r2
 8008786:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008788:	f7fa fbec 	bl	8002f64 <HAL_GetTick>
 800878c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800878e:	e008      	b.n	80087a2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008790:	f7fa fbe8 	bl	8002f64 <HAL_GetTick>
 8008794:	4602      	mov	r2, r0
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	2b02      	cmp	r3, #2
 800879c:	d901      	bls.n	80087a2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800879e:	2303      	movs	r3, #3
 80087a0:	e307      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087a2:	4b21      	ldr	r3, [pc, #132]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0304 	and.w	r3, r3, #4
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d0f0      	beq.n	8008790 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087ae:	f7fa fc09 	bl	8002fc4 <HAL_GetREVID>
 80087b2:	4603      	mov	r3, r0
 80087b4:	f241 0203 	movw	r2, #4099	; 0x1003
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d817      	bhi.n	80087ec <HAL_RCC_OscConfig+0x24c>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	2b40      	cmp	r3, #64	; 0x40
 80087c2:	d108      	bne.n	80087d6 <HAL_RCC_OscConfig+0x236>
 80087c4:	4b18      	ldr	r3, [pc, #96]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80087cc:	4a16      	ldr	r2, [pc, #88]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80087d2:	6053      	str	r3, [r2, #4]
 80087d4:	e030      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
 80087d6:	4b14      	ldr	r3, [pc, #80]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	031b      	lsls	r3, r3, #12
 80087e4:	4910      	ldr	r1, [pc, #64]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	604b      	str	r3, [r1, #4]
 80087ea:	e025      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
 80087ec:	4b0e      	ldr	r3, [pc, #56]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	691b      	ldr	r3, [r3, #16]
 80087f8:	061b      	lsls	r3, r3, #24
 80087fa:	490b      	ldr	r1, [pc, #44]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 80087fc:	4313      	orrs	r3, r2
 80087fe:	604b      	str	r3, [r1, #4]
 8008800:	e01a      	b.n	8008838 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008802:	4b09      	ldr	r3, [pc, #36]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a08      	ldr	r2, [pc, #32]	; (8008828 <HAL_RCC_OscConfig+0x288>)
 8008808:	f023 0301 	bic.w	r3, r3, #1
 800880c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800880e:	f7fa fba9 	bl	8002f64 <HAL_GetTick>
 8008812:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008814:	e00a      	b.n	800882c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008816:	f7fa fba5 	bl	8002f64 <HAL_GetTick>
 800881a:	4602      	mov	r2, r0
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	1ad3      	subs	r3, r2, r3
 8008820:	2b02      	cmp	r3, #2
 8008822:	d903      	bls.n	800882c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8008824:	2303      	movs	r3, #3
 8008826:	e2c4      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
 8008828:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800882c:	4ba4      	ldr	r3, [pc, #656]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0304 	and.w	r3, r3, #4
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1ee      	bne.n	8008816 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 0310 	and.w	r3, r3, #16
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 80a9 	beq.w	8008998 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008846:	4b9e      	ldr	r3, [pc, #632]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800884e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008850:	4b9b      	ldr	r3, [pc, #620]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008854:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	2b08      	cmp	r3, #8
 800885a:	d007      	beq.n	800886c <HAL_RCC_OscConfig+0x2cc>
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	2b18      	cmp	r3, #24
 8008860:	d13a      	bne.n	80088d8 <HAL_RCC_OscConfig+0x338>
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	f003 0303 	and.w	r3, r3, #3
 8008868:	2b01      	cmp	r3, #1
 800886a:	d135      	bne.n	80088d8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800886c:	4b94      	ldr	r3, [pc, #592]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008874:	2b00      	cmp	r3, #0
 8008876:	d005      	beq.n	8008884 <HAL_RCC_OscConfig+0x2e4>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	69db      	ldr	r3, [r3, #28]
 800887c:	2b80      	cmp	r3, #128	; 0x80
 800887e:	d001      	beq.n	8008884 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e296      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008884:	f7fa fb9e 	bl	8002fc4 <HAL_GetREVID>
 8008888:	4603      	mov	r3, r0
 800888a:	f241 0203 	movw	r2, #4099	; 0x1003
 800888e:	4293      	cmp	r3, r2
 8008890:	d817      	bhi.n	80088c2 <HAL_RCC_OscConfig+0x322>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a1b      	ldr	r3, [r3, #32]
 8008896:	2b20      	cmp	r3, #32
 8008898:	d108      	bne.n	80088ac <HAL_RCC_OscConfig+0x30c>
 800889a:	4b89      	ldr	r3, [pc, #548]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80088a2:	4a87      	ldr	r2, [pc, #540]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088a8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80088aa:	e075      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80088ac:	4b84      	ldr	r3, [pc, #528]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a1b      	ldr	r3, [r3, #32]
 80088b8:	069b      	lsls	r3, r3, #26
 80088ba:	4981      	ldr	r1, [pc, #516]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088bc:	4313      	orrs	r3, r2
 80088be:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80088c0:	e06a      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80088c2:	4b7f      	ldr	r3, [pc, #508]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	061b      	lsls	r3, r3, #24
 80088d0:	497b      	ldr	r1, [pc, #492]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088d2:	4313      	orrs	r3, r2
 80088d4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80088d6:	e05f      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	69db      	ldr	r3, [r3, #28]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d042      	beq.n	8008966 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80088e0:	4b77      	ldr	r3, [pc, #476]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a76      	ldr	r2, [pc, #472]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80088e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ec:	f7fa fb3a 	bl	8002f64 <HAL_GetTick>
 80088f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80088f2:	e008      	b.n	8008906 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80088f4:	f7fa fb36 	bl	8002f64 <HAL_GetTick>
 80088f8:	4602      	mov	r2, r0
 80088fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d901      	bls.n	8008906 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e255      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008906:	4b6e      	ldr	r3, [pc, #440]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800890e:	2b00      	cmp	r3, #0
 8008910:	d0f0      	beq.n	80088f4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008912:	f7fa fb57 	bl	8002fc4 <HAL_GetREVID>
 8008916:	4603      	mov	r3, r0
 8008918:	f241 0203 	movw	r2, #4099	; 0x1003
 800891c:	4293      	cmp	r3, r2
 800891e:	d817      	bhi.n	8008950 <HAL_RCC_OscConfig+0x3b0>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6a1b      	ldr	r3, [r3, #32]
 8008924:	2b20      	cmp	r3, #32
 8008926:	d108      	bne.n	800893a <HAL_RCC_OscConfig+0x39a>
 8008928:	4b65      	ldr	r3, [pc, #404]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008930:	4a63      	ldr	r2, [pc, #396]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008932:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008936:	6053      	str	r3, [r2, #4]
 8008938:	e02e      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
 800893a:	4b61      	ldr	r3, [pc, #388]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	069b      	lsls	r3, r3, #26
 8008948:	495d      	ldr	r1, [pc, #372]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800894a:	4313      	orrs	r3, r2
 800894c:	604b      	str	r3, [r1, #4]
 800894e:	e023      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
 8008950:	4b5b      	ldr	r3, [pc, #364]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6a1b      	ldr	r3, [r3, #32]
 800895c:	061b      	lsls	r3, r3, #24
 800895e:	4958      	ldr	r1, [pc, #352]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008960:	4313      	orrs	r3, r2
 8008962:	60cb      	str	r3, [r1, #12]
 8008964:	e018      	b.n	8008998 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008966:	4b56      	ldr	r3, [pc, #344]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a55      	ldr	r2, [pc, #340]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800896c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008972:	f7fa faf7 	bl	8002f64 <HAL_GetTick>
 8008976:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008978:	e008      	b.n	800898c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800897a:	f7fa faf3 	bl	8002f64 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e212      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800898c:	4b4c      	ldr	r3, [pc, #304]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008994:	2b00      	cmp	r3, #0
 8008996:	d1f0      	bne.n	800897a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0308 	and.w	r3, r3, #8
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d036      	beq.n	8008a12 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	695b      	ldr	r3, [r3, #20]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d019      	beq.n	80089e0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089ac:	4b44      	ldr	r3, [pc, #272]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80089ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089b0:	4a43      	ldr	r2, [pc, #268]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80089b2:	f043 0301 	orr.w	r3, r3, #1
 80089b6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089b8:	f7fa fad4 	bl	8002f64 <HAL_GetTick>
 80089bc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80089be:	e008      	b.n	80089d2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089c0:	f7fa fad0 	bl	8002f64 <HAL_GetTick>
 80089c4:	4602      	mov	r2, r0
 80089c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d901      	bls.n	80089d2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e1ef      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80089d2:	4b3b      	ldr	r3, [pc, #236]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80089d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089d6:	f003 0302 	and.w	r3, r3, #2
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d0f0      	beq.n	80089c0 <HAL_RCC_OscConfig+0x420>
 80089de:	e018      	b.n	8008a12 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089e0:	4b37      	ldr	r3, [pc, #220]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80089e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089e4:	4a36      	ldr	r2, [pc, #216]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 80089e6:	f023 0301 	bic.w	r3, r3, #1
 80089ea:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089ec:	f7fa faba 	bl	8002f64 <HAL_GetTick>
 80089f0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80089f2:	e008      	b.n	8008a06 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089f4:	f7fa fab6 	bl	8002f64 <HAL_GetTick>
 80089f8:	4602      	mov	r2, r0
 80089fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d901      	bls.n	8008a06 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8008a02:	2303      	movs	r3, #3
 8008a04:	e1d5      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a06:	4b2e      	ldr	r3, [pc, #184]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a0a:	f003 0302 	and.w	r3, r3, #2
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f0      	bne.n	80089f4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 0320 	and.w	r3, r3, #32
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d036      	beq.n	8008a8c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d019      	beq.n	8008a5a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008a26:	4b26      	ldr	r3, [pc, #152]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a25      	ldr	r2, [pc, #148]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a30:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008a32:	f7fa fa97 	bl	8002f64 <HAL_GetTick>
 8008a36:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008a38:	e008      	b.n	8008a4c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008a3a:	f7fa fa93 	bl	8002f64 <HAL_GetTick>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	d901      	bls.n	8008a4c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8008a48:	2303      	movs	r3, #3
 8008a4a:	e1b2      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008a4c:	4b1c      	ldr	r3, [pc, #112]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d0f0      	beq.n	8008a3a <HAL_RCC_OscConfig+0x49a>
 8008a58:	e018      	b.n	8008a8c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008a5a:	4b19      	ldr	r3, [pc, #100]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a18      	ldr	r2, [pc, #96]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a64:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008a66:	f7fa fa7d 	bl	8002f64 <HAL_GetTick>
 8008a6a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008a6c:	e008      	b.n	8008a80 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008a6e:	f7fa fa79 	bl	8002f64 <HAL_GetTick>
 8008a72:	4602      	mov	r2, r0
 8008a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a76:	1ad3      	subs	r3, r2, r3
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d901      	bls.n	8008a80 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e198      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008a80:	4b0f      	ldr	r3, [pc, #60]	; (8008ac0 <HAL_RCC_OscConfig+0x520>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1f0      	bne.n	8008a6e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 0304 	and.w	r3, r3, #4
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 8085 	beq.w	8008ba4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008a9a:	4b0a      	ldr	r3, [pc, #40]	; (8008ac4 <HAL_RCC_OscConfig+0x524>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a09      	ldr	r2, [pc, #36]	; (8008ac4 <HAL_RCC_OscConfig+0x524>)
 8008aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aa4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008aa6:	f7fa fa5d 	bl	8002f64 <HAL_GetTick>
 8008aaa:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008aac:	e00c      	b.n	8008ac8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008aae:	f7fa fa59 	bl	8002f64 <HAL_GetTick>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab6:	1ad3      	subs	r3, r2, r3
 8008ab8:	2b64      	cmp	r3, #100	; 0x64
 8008aba:	d905      	bls.n	8008ac8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8008abc:	2303      	movs	r3, #3
 8008abe:	e178      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
 8008ac0:	58024400 	.word	0x58024400
 8008ac4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ac8:	4b96      	ldr	r3, [pc, #600]	; (8008d24 <HAL_RCC_OscConfig+0x784>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d0ec      	beq.n	8008aae <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d106      	bne.n	8008aea <HAL_RCC_OscConfig+0x54a>
 8008adc:	4b92      	ldr	r3, [pc, #584]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ae0:	4a91      	ldr	r2, [pc, #580]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008ae2:	f043 0301 	orr.w	r3, r3, #1
 8008ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8008ae8:	e02d      	b.n	8008b46 <HAL_RCC_OscConfig+0x5a6>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10c      	bne.n	8008b0c <HAL_RCC_OscConfig+0x56c>
 8008af2:	4b8d      	ldr	r3, [pc, #564]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008af6:	4a8c      	ldr	r2, [pc, #560]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008af8:	f023 0301 	bic.w	r3, r3, #1
 8008afc:	6713      	str	r3, [r2, #112]	; 0x70
 8008afe:	4b8a      	ldr	r3, [pc, #552]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b02:	4a89      	ldr	r2, [pc, #548]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b04:	f023 0304 	bic.w	r3, r3, #4
 8008b08:	6713      	str	r3, [r2, #112]	; 0x70
 8008b0a:	e01c      	b.n	8008b46 <HAL_RCC_OscConfig+0x5a6>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	2b05      	cmp	r3, #5
 8008b12:	d10c      	bne.n	8008b2e <HAL_RCC_OscConfig+0x58e>
 8008b14:	4b84      	ldr	r3, [pc, #528]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b18:	4a83      	ldr	r2, [pc, #524]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b1a:	f043 0304 	orr.w	r3, r3, #4
 8008b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8008b20:	4b81      	ldr	r3, [pc, #516]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b24:	4a80      	ldr	r2, [pc, #512]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b26:	f043 0301 	orr.w	r3, r3, #1
 8008b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8008b2c:	e00b      	b.n	8008b46 <HAL_RCC_OscConfig+0x5a6>
 8008b2e:	4b7e      	ldr	r3, [pc, #504]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b32:	4a7d      	ldr	r2, [pc, #500]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b34:	f023 0301 	bic.w	r3, r3, #1
 8008b38:	6713      	str	r3, [r2, #112]	; 0x70
 8008b3a:	4b7b      	ldr	r3, [pc, #492]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b3e:	4a7a      	ldr	r2, [pc, #488]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b40:	f023 0304 	bic.w	r3, r3, #4
 8008b44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d015      	beq.n	8008b7a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b4e:	f7fa fa09 	bl	8002f64 <HAL_GetTick>
 8008b52:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b54:	e00a      	b.n	8008b6c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b56:	f7fa fa05 	bl	8002f64 <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d901      	bls.n	8008b6c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e122      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b6c:	4b6e      	ldr	r3, [pc, #440]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b70:	f003 0302 	and.w	r3, r3, #2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d0ee      	beq.n	8008b56 <HAL_RCC_OscConfig+0x5b6>
 8008b78:	e014      	b.n	8008ba4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b7a:	f7fa f9f3 	bl	8002f64 <HAL_GetTick>
 8008b7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008b80:	e00a      	b.n	8008b98 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b82:	f7fa f9ef 	bl	8002f64 <HAL_GetTick>
 8008b86:	4602      	mov	r2, r0
 8008b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8a:	1ad3      	subs	r3, r2, r3
 8008b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e10c      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008b98:	4b63      	ldr	r3, [pc, #396]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b9c:	f003 0302 	and.w	r3, r3, #2
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1ee      	bne.n	8008b82 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f000 8101 	beq.w	8008db0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008bae:	4b5e      	ldr	r3, [pc, #376]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008bb6:	2b18      	cmp	r3, #24
 8008bb8:	f000 80bc 	beq.w	8008d34 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc0:	2b02      	cmp	r3, #2
 8008bc2:	f040 8095 	bne.w	8008cf0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bc6:	4b58      	ldr	r3, [pc, #352]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a57      	ldr	r2, [pc, #348]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008bcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bd2:	f7fa f9c7 	bl	8002f64 <HAL_GetTick>
 8008bd6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008bd8:	e008      	b.n	8008bec <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bda:	f7fa f9c3 	bl	8002f64 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d901      	bls.n	8008bec <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	e0e2      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008bec:	4b4e      	ldr	r3, [pc, #312]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f0      	bne.n	8008bda <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008bf8:	4b4b      	ldr	r3, [pc, #300]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008bfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bfc:	4b4b      	ldr	r3, [pc, #300]	; (8008d2c <HAL_RCC_OscConfig+0x78c>)
 8008bfe:	4013      	ands	r3, r2
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008c04:	687a      	ldr	r2, [r7, #4]
 8008c06:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c08:	0112      	lsls	r2, r2, #4
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	4946      	ldr	r1, [pc, #280]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	628b      	str	r3, [r1, #40]	; 0x28
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c16:	3b01      	subs	r3, #1
 8008c18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c20:	3b01      	subs	r3, #1
 8008c22:	025b      	lsls	r3, r3, #9
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	431a      	orrs	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	041b      	lsls	r3, r3, #16
 8008c30:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008c34:	431a      	orrs	r2, r3
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	061b      	lsls	r3, r3, #24
 8008c3e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008c42:	4939      	ldr	r1, [pc, #228]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c44:	4313      	orrs	r3, r2
 8008c46:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8008c48:	4b37      	ldr	r3, [pc, #220]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4c:	4a36      	ldr	r2, [pc, #216]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c4e:	f023 0301 	bic.w	r3, r3, #1
 8008c52:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008c54:	4b34      	ldr	r3, [pc, #208]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c58:	4b35      	ldr	r3, [pc, #212]	; (8008d30 <HAL_RCC_OscConfig+0x790>)
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008c60:	00d2      	lsls	r2, r2, #3
 8008c62:	4931      	ldr	r1, [pc, #196]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c64:	4313      	orrs	r3, r2
 8008c66:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008c68:	4b2f      	ldr	r3, [pc, #188]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6c:	f023 020c 	bic.w	r2, r3, #12
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c74:	492c      	ldr	r1, [pc, #176]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c76:	4313      	orrs	r3, r2
 8008c78:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008c7a:	4b2b      	ldr	r3, [pc, #172]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c7e:	f023 0202 	bic.w	r2, r3, #2
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c86:	4928      	ldr	r1, [pc, #160]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008c8c:	4b26      	ldr	r3, [pc, #152]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c90:	4a25      	ldr	r2, [pc, #148]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c96:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c98:	4b23      	ldr	r3, [pc, #140]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9c:	4a22      	ldr	r2, [pc, #136]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008c9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ca2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008ca4:	4b20      	ldr	r3, [pc, #128]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ca8:	4a1f      	ldr	r2, [pc, #124]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008caa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008cae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8008cb0:	4b1d      	ldr	r3, [pc, #116]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cb4:	4a1c      	ldr	r2, [pc, #112]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cb6:	f043 0301 	orr.w	r3, r3, #1
 8008cba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008cbc:	4b1a      	ldr	r3, [pc, #104]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a19      	ldr	r2, [pc, #100]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008cc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cc8:	f7fa f94c 	bl	8002f64 <HAL_GetTick>
 8008ccc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008cce:	e008      	b.n	8008ce2 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008cd0:	f7fa f948 	bl	8002f64 <HAL_GetTick>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	d901      	bls.n	8008ce2 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e067      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ce2:	4b11      	ldr	r3, [pc, #68]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d0f0      	beq.n	8008cd0 <HAL_RCC_OscConfig+0x730>
 8008cee:	e05f      	b.n	8008db0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cf0:	4b0d      	ldr	r3, [pc, #52]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a0c      	ldr	r2, [pc, #48]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008cf6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cfc:	f7fa f932 	bl	8002f64 <HAL_GetTick>
 8008d00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d02:	e008      	b.n	8008d16 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d04:	f7fa f92e 	bl	8002f64 <HAL_GetTick>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0c:	1ad3      	subs	r3, r2, r3
 8008d0e:	2b02      	cmp	r3, #2
 8008d10:	d901      	bls.n	8008d16 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8008d12:	2303      	movs	r3, #3
 8008d14:	e04d      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d16:	4b04      	ldr	r3, [pc, #16]	; (8008d28 <HAL_RCC_OscConfig+0x788>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f0      	bne.n	8008d04 <HAL_RCC_OscConfig+0x764>
 8008d22:	e045      	b.n	8008db0 <HAL_RCC_OscConfig+0x810>
 8008d24:	58024800 	.word	0x58024800
 8008d28:	58024400 	.word	0x58024400
 8008d2c:	fffffc0c 	.word	0xfffffc0c
 8008d30:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008d34:	4b21      	ldr	r3, [pc, #132]	; (8008dbc <HAL_RCC_OscConfig+0x81c>)
 8008d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d38:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008d3a:	4b20      	ldr	r3, [pc, #128]	; (8008dbc <HAL_RCC_OscConfig+0x81c>)
 8008d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d3e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d031      	beq.n	8008dac <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	f003 0203 	and.w	r2, r3, #3
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d12a      	bne.n	8008dac <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	091b      	lsrs	r3, r3, #4
 8008d5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d122      	bne.n	8008dac <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d70:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d11a      	bne.n	8008dac <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	0a5b      	lsrs	r3, r3, #9
 8008d7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d82:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d111      	bne.n	8008dac <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	0c1b      	lsrs	r3, r3, #16
 8008d8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d94:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d108      	bne.n	8008dac <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	0e1b      	lsrs	r3, r3, #24
 8008d9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008da6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d001      	beq.n	8008db0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	e000      	b.n	8008db2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3730      	adds	r7, #48	; 0x30
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	58024400 	.word	0x58024400

08008dc0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b086      	sub	sp, #24
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d101      	bne.n	8008dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	e19c      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008dd4:	4b8a      	ldr	r3, [pc, #552]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 030f 	and.w	r3, r3, #15
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d910      	bls.n	8008e04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008de2:	4b87      	ldr	r3, [pc, #540]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f023 020f 	bic.w	r2, r3, #15
 8008dea:	4985      	ldr	r1, [pc, #532]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008df2:	4b83      	ldr	r3, [pc, #524]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 030f 	and.w	r3, r3, #15
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d001      	beq.n	8008e04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e184      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f003 0304 	and.w	r3, r3, #4
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d010      	beq.n	8008e32 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	4b7b      	ldr	r3, [pc, #492]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e16:	699b      	ldr	r3, [r3, #24]
 8008e18:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d908      	bls.n	8008e32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008e20:	4b78      	ldr	r3, [pc, #480]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	4975      	ldr	r1, [pc, #468]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0308 	and.w	r3, r3, #8
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d010      	beq.n	8008e60 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	695a      	ldr	r2, [r3, #20]
 8008e42:	4b70      	ldr	r3, [pc, #448]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e44:	69db      	ldr	r3, [r3, #28]
 8008e46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d908      	bls.n	8008e60 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008e4e:	4b6d      	ldr	r3, [pc, #436]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e50:	69db      	ldr	r3, [r3, #28]
 8008e52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	695b      	ldr	r3, [r3, #20]
 8008e5a:	496a      	ldr	r1, [pc, #424]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 0310 	and.w	r3, r3, #16
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d010      	beq.n	8008e8e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699a      	ldr	r2, [r3, #24]
 8008e70:	4b64      	ldr	r3, [pc, #400]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e72:	69db      	ldr	r3, [r3, #28]
 8008e74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d908      	bls.n	8008e8e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008e7c:	4b61      	ldr	r3, [pc, #388]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e7e:	69db      	ldr	r3, [r3, #28]
 8008e80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	699b      	ldr	r3, [r3, #24]
 8008e88:	495e      	ldr	r1, [pc, #376]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0320 	and.w	r3, r3, #32
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d010      	beq.n	8008ebc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	69da      	ldr	r2, [r3, #28]
 8008e9e:	4b59      	ldr	r3, [pc, #356]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d908      	bls.n	8008ebc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008eaa:	4b56      	ldr	r3, [pc, #344]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008eac:	6a1b      	ldr	r3, [r3, #32]
 8008eae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	69db      	ldr	r3, [r3, #28]
 8008eb6:	4953      	ldr	r1, [pc, #332]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f003 0302 	and.w	r3, r3, #2
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d010      	beq.n	8008eea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	68da      	ldr	r2, [r3, #12]
 8008ecc:	4b4d      	ldr	r3, [pc, #308]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008ece:	699b      	ldr	r3, [r3, #24]
 8008ed0:	f003 030f 	and.w	r3, r3, #15
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d908      	bls.n	8008eea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ed8:	4b4a      	ldr	r3, [pc, #296]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	f023 020f 	bic.w	r2, r3, #15
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	4947      	ldr	r1, [pc, #284]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d055      	beq.n	8008fa2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008ef6:	4b43      	ldr	r3, [pc, #268]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008ef8:	699b      	ldr	r3, [r3, #24]
 8008efa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	4940      	ldr	r1, [pc, #256]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f04:	4313      	orrs	r3, r2
 8008f06:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	d107      	bne.n	8008f20 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008f10:	4b3c      	ldr	r3, [pc, #240]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d121      	bne.n	8008f60 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e0f6      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	2b03      	cmp	r3, #3
 8008f26:	d107      	bne.n	8008f38 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f28:	4b36      	ldr	r3, [pc, #216]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d115      	bne.n	8008f60 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e0ea      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d107      	bne.n	8008f50 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008f40:	4b30      	ldr	r3, [pc, #192]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d109      	bne.n	8008f60 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	e0de      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008f50:	4b2c      	ldr	r3, [pc, #176]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f003 0304 	and.w	r3, r3, #4
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d101      	bne.n	8008f60 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e0d6      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008f60:	4b28      	ldr	r3, [pc, #160]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	f023 0207 	bic.w	r2, r3, #7
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	4925      	ldr	r1, [pc, #148]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f72:	f7f9 fff7 	bl	8002f64 <HAL_GetTick>
 8008f76:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f78:	e00a      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f7a:	f7f9 fff3 	bl	8002f64 <HAL_GetTick>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	1ad3      	subs	r3, r2, r3
 8008f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d901      	bls.n	8008f90 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	e0be      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f90:	4b1c      	ldr	r3, [pc, #112]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	00db      	lsls	r3, r3, #3
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d1eb      	bne.n	8008f7a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f003 0302 	and.w	r3, r3, #2
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d010      	beq.n	8008fd0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68da      	ldr	r2, [r3, #12]
 8008fb2:	4b14      	ldr	r3, [pc, #80]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	f003 030f 	and.w	r3, r3, #15
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d208      	bcs.n	8008fd0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fbe:	4b11      	ldr	r3, [pc, #68]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	f023 020f 	bic.w	r2, r3, #15
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	490e      	ldr	r1, [pc, #56]	; (8009004 <HAL_RCC_ClockConfig+0x244>)
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008fd0:	4b0b      	ldr	r3, [pc, #44]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 030f 	and.w	r3, r3, #15
 8008fd8:	683a      	ldr	r2, [r7, #0]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d214      	bcs.n	8009008 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fde:	4b08      	ldr	r3, [pc, #32]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f023 020f 	bic.w	r2, r3, #15
 8008fe6:	4906      	ldr	r1, [pc, #24]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fee:	4b04      	ldr	r3, [pc, #16]	; (8009000 <HAL_RCC_ClockConfig+0x240>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f003 030f 	and.w	r3, r3, #15
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d005      	beq.n	8009008 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e086      	b.n	800910e <HAL_RCC_ClockConfig+0x34e>
 8009000:	52002000 	.word	0x52002000
 8009004:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 0304 	and.w	r3, r3, #4
 8009010:	2b00      	cmp	r3, #0
 8009012:	d010      	beq.n	8009036 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	691a      	ldr	r2, [r3, #16]
 8009018:	4b3f      	ldr	r3, [pc, #252]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009020:	429a      	cmp	r2, r3
 8009022:	d208      	bcs.n	8009036 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009024:	4b3c      	ldr	r3, [pc, #240]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009026:	699b      	ldr	r3, [r3, #24]
 8009028:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	4939      	ldr	r1, [pc, #228]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009032:	4313      	orrs	r3, r2
 8009034:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f003 0308 	and.w	r3, r3, #8
 800903e:	2b00      	cmp	r3, #0
 8009040:	d010      	beq.n	8009064 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	695a      	ldr	r2, [r3, #20]
 8009046:	4b34      	ldr	r3, [pc, #208]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009048:	69db      	ldr	r3, [r3, #28]
 800904a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800904e:	429a      	cmp	r2, r3
 8009050:	d208      	bcs.n	8009064 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009052:	4b31      	ldr	r3, [pc, #196]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	695b      	ldr	r3, [r3, #20]
 800905e:	492e      	ldr	r1, [pc, #184]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009060:	4313      	orrs	r3, r2
 8009062:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f003 0310 	and.w	r3, r3, #16
 800906c:	2b00      	cmp	r3, #0
 800906e:	d010      	beq.n	8009092 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	699a      	ldr	r2, [r3, #24]
 8009074:	4b28      	ldr	r3, [pc, #160]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009076:	69db      	ldr	r3, [r3, #28]
 8009078:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800907c:	429a      	cmp	r2, r3
 800907e:	d208      	bcs.n	8009092 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009080:	4b25      	ldr	r3, [pc, #148]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 8009082:	69db      	ldr	r3, [r3, #28]
 8009084:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	699b      	ldr	r3, [r3, #24]
 800908c:	4922      	ldr	r1, [pc, #136]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 800908e:	4313      	orrs	r3, r2
 8009090:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0320 	and.w	r3, r3, #32
 800909a:	2b00      	cmp	r3, #0
 800909c:	d010      	beq.n	80090c0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	69da      	ldr	r2, [r3, #28]
 80090a2:	4b1d      	ldr	r3, [pc, #116]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 80090a4:	6a1b      	ldr	r3, [r3, #32]
 80090a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d208      	bcs.n	80090c0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80090ae:	4b1a      	ldr	r3, [pc, #104]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	69db      	ldr	r3, [r3, #28]
 80090ba:	4917      	ldr	r1, [pc, #92]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 80090bc:	4313      	orrs	r3, r2
 80090be:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80090c0:	f000 f834 	bl	800912c <HAL_RCC_GetSysClockFreq>
 80090c4:	4602      	mov	r2, r0
 80090c6:	4b14      	ldr	r3, [pc, #80]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 80090c8:	699b      	ldr	r3, [r3, #24]
 80090ca:	0a1b      	lsrs	r3, r3, #8
 80090cc:	f003 030f 	and.w	r3, r3, #15
 80090d0:	4912      	ldr	r1, [pc, #72]	; (800911c <HAL_RCC_ClockConfig+0x35c>)
 80090d2:	5ccb      	ldrb	r3, [r1, r3]
 80090d4:	f003 031f 	and.w	r3, r3, #31
 80090d8:	fa22 f303 	lsr.w	r3, r2, r3
 80090dc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80090de:	4b0e      	ldr	r3, [pc, #56]	; (8009118 <HAL_RCC_ClockConfig+0x358>)
 80090e0:	699b      	ldr	r3, [r3, #24]
 80090e2:	f003 030f 	and.w	r3, r3, #15
 80090e6:	4a0d      	ldr	r2, [pc, #52]	; (800911c <HAL_RCC_ClockConfig+0x35c>)
 80090e8:	5cd3      	ldrb	r3, [r2, r3]
 80090ea:	f003 031f 	and.w	r3, r3, #31
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	fa22 f303 	lsr.w	r3, r2, r3
 80090f4:	4a0a      	ldr	r2, [pc, #40]	; (8009120 <HAL_RCC_ClockConfig+0x360>)
 80090f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80090f8:	4a0a      	ldr	r2, [pc, #40]	; (8009124 <HAL_RCC_ClockConfig+0x364>)
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80090fe:	4b0a      	ldr	r3, [pc, #40]	; (8009128 <HAL_RCC_ClockConfig+0x368>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4618      	mov	r0, r3
 8009104:	f7f9 fee4 	bl	8002ed0 <HAL_InitTick>
 8009108:	4603      	mov	r3, r0
 800910a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800910c:	7bfb      	ldrb	r3, [r7, #15]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3718      	adds	r7, #24
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	58024400 	.word	0x58024400
 800911c:	08023dc4 	.word	0x08023dc4
 8009120:	24000404 	.word	0x24000404
 8009124:	24000400 	.word	0x24000400
 8009128:	24000408 	.word	0x24000408

0800912c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800912c:	b480      	push	{r7}
 800912e:	b089      	sub	sp, #36	; 0x24
 8009130:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009132:	4bb3      	ldr	r3, [pc, #716]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009134:	691b      	ldr	r3, [r3, #16]
 8009136:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800913a:	2b18      	cmp	r3, #24
 800913c:	f200 8155 	bhi.w	80093ea <HAL_RCC_GetSysClockFreq+0x2be>
 8009140:	a201      	add	r2, pc, #4	; (adr r2, 8009148 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009146:	bf00      	nop
 8009148:	080091ad 	.word	0x080091ad
 800914c:	080093eb 	.word	0x080093eb
 8009150:	080093eb 	.word	0x080093eb
 8009154:	080093eb 	.word	0x080093eb
 8009158:	080093eb 	.word	0x080093eb
 800915c:	080093eb 	.word	0x080093eb
 8009160:	080093eb 	.word	0x080093eb
 8009164:	080093eb 	.word	0x080093eb
 8009168:	080091d3 	.word	0x080091d3
 800916c:	080093eb 	.word	0x080093eb
 8009170:	080093eb 	.word	0x080093eb
 8009174:	080093eb 	.word	0x080093eb
 8009178:	080093eb 	.word	0x080093eb
 800917c:	080093eb 	.word	0x080093eb
 8009180:	080093eb 	.word	0x080093eb
 8009184:	080093eb 	.word	0x080093eb
 8009188:	080091d9 	.word	0x080091d9
 800918c:	080093eb 	.word	0x080093eb
 8009190:	080093eb 	.word	0x080093eb
 8009194:	080093eb 	.word	0x080093eb
 8009198:	080093eb 	.word	0x080093eb
 800919c:	080093eb 	.word	0x080093eb
 80091a0:	080093eb 	.word	0x080093eb
 80091a4:	080093eb 	.word	0x080093eb
 80091a8:	080091df 	.word	0x080091df
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091ac:	4b94      	ldr	r3, [pc, #592]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0320 	and.w	r3, r3, #32
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d009      	beq.n	80091cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091b8:	4b91      	ldr	r3, [pc, #580]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	08db      	lsrs	r3, r3, #3
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	4a90      	ldr	r2, [pc, #576]	; (8009404 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
 80091c8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80091ca:	e111      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80091cc:	4b8d      	ldr	r3, [pc, #564]	; (8009404 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80091ce:	61bb      	str	r3, [r7, #24]
    break;
 80091d0:	e10e      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80091d2:	4b8d      	ldr	r3, [pc, #564]	; (8009408 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80091d4:	61bb      	str	r3, [r7, #24]
    break;
 80091d6:	e10b      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80091d8:	4b8c      	ldr	r3, [pc, #560]	; (800940c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80091da:	61bb      	str	r3, [r7, #24]
    break;
 80091dc:	e108      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80091de:	4b88      	ldr	r3, [pc, #544]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e2:	f003 0303 	and.w	r3, r3, #3
 80091e6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80091e8:	4b85      	ldr	r3, [pc, #532]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ec:	091b      	lsrs	r3, r3, #4
 80091ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80091f2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80091f4:	4b82      	ldr	r3, [pc, #520]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80091fe:	4b80      	ldr	r3, [pc, #512]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009202:	08db      	lsrs	r3, r3, #3
 8009204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009208:	68fa      	ldr	r2, [r7, #12]
 800920a:	fb02 f303 	mul.w	r3, r2, r3
 800920e:	ee07 3a90 	vmov	s15, r3
 8009212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009216:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	f000 80e1 	beq.w	80093e4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	2b02      	cmp	r3, #2
 8009226:	f000 8083 	beq.w	8009330 <HAL_RCC_GetSysClockFreq+0x204>
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2b02      	cmp	r3, #2
 800922e:	f200 80a1 	bhi.w	8009374 <HAL_RCC_GetSysClockFreq+0x248>
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <HAL_RCC_GetSysClockFreq+0x114>
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	2b01      	cmp	r3, #1
 800923c:	d056      	beq.n	80092ec <HAL_RCC_GetSysClockFreq+0x1c0>
 800923e:	e099      	b.n	8009374 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009240:	4b6f      	ldr	r3, [pc, #444]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0320 	and.w	r3, r3, #32
 8009248:	2b00      	cmp	r3, #0
 800924a:	d02d      	beq.n	80092a8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800924c:	4b6c      	ldr	r3, [pc, #432]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	08db      	lsrs	r3, r3, #3
 8009252:	f003 0303 	and.w	r3, r3, #3
 8009256:	4a6b      	ldr	r2, [pc, #428]	; (8009404 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009258:	fa22 f303 	lsr.w	r3, r2, r3
 800925c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	ee07 3a90 	vmov	s15, r3
 8009264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	ee07 3a90 	vmov	s15, r3
 800926e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009276:	4b62      	ldr	r3, [pc, #392]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800927e:	ee07 3a90 	vmov	s15, r3
 8009282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009286:	ed97 6a02 	vldr	s12, [r7, #8]
 800928a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009410 <HAL_RCC_GetSysClockFreq+0x2e4>
 800928e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800929a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800929e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80092a6:	e087      	b.n	80093b8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	ee07 3a90 	vmov	s15, r3
 80092ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009414 <HAL_RCC_GetSysClockFreq+0x2e8>
 80092b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ba:	4b51      	ldr	r3, [pc, #324]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092c2:	ee07 3a90 	vmov	s15, r3
 80092c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80092ce:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009410 <HAL_RCC_GetSysClockFreq+0x2e4>
 80092d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092ea:	e065      	b.n	80093b8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092f6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009418 <HAL_RCC_GetSysClockFreq+0x2ec>
 80092fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092fe:	4b40      	ldr	r3, [pc, #256]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009306:	ee07 3a90 	vmov	s15, r3
 800930a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800930e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009312:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009410 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800931a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800931e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800932a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800932e:	e043      	b.n	80093b8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	ee07 3a90 	vmov	s15, r3
 8009336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800933a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800941c <HAL_RCC_GetSysClockFreq+0x2f0>
 800933e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009342:	4b2f      	ldr	r3, [pc, #188]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800934a:	ee07 3a90 	vmov	s15, r3
 800934e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009352:	ed97 6a02 	vldr	s12, [r7, #8]
 8009356:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009410 <HAL_RCC_GetSysClockFreq+0x2e4>
 800935a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800935e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009362:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800936a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800936e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009372:	e021      	b.n	80093b8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	ee07 3a90 	vmov	s15, r3
 800937a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800937e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009418 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009386:	4b1e      	ldr	r3, [pc, #120]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800938a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800938e:	ee07 3a90 	vmov	s15, r3
 8009392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009396:	ed97 6a02 	vldr	s12, [r7, #8]
 800939a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009410 <HAL_RCC_GetSysClockFreq+0x2e4>
 800939e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093b6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80093b8:	4b11      	ldr	r3, [pc, #68]	; (8009400 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093bc:	0a5b      	lsrs	r3, r3, #9
 80093be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093c2:	3301      	adds	r3, #1
 80093c4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	ee07 3a90 	vmov	s15, r3
 80093cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80093d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80093d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093dc:	ee17 3a90 	vmov	r3, s15
 80093e0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80093e2:	e005      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	61bb      	str	r3, [r7, #24]
    break;
 80093e8:	e002      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80093ea:	4b07      	ldr	r3, [pc, #28]	; (8009408 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80093ec:	61bb      	str	r3, [r7, #24]
    break;
 80093ee:	bf00      	nop
  }

  return sysclockfreq;
 80093f0:	69bb      	ldr	r3, [r7, #24]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3724      	adds	r7, #36	; 0x24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	58024400 	.word	0x58024400
 8009404:	03d09000 	.word	0x03d09000
 8009408:	003d0900 	.word	0x003d0900
 800940c:	017d7840 	.word	0x017d7840
 8009410:	46000000 	.word	0x46000000
 8009414:	4c742400 	.word	0x4c742400
 8009418:	4a742400 	.word	0x4a742400
 800941c:	4bbebc20 	.word	0x4bbebc20

08009420 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009426:	f7ff fe81 	bl	800912c <HAL_RCC_GetSysClockFreq>
 800942a:	4602      	mov	r2, r0
 800942c:	4b10      	ldr	r3, [pc, #64]	; (8009470 <HAL_RCC_GetHCLKFreq+0x50>)
 800942e:	699b      	ldr	r3, [r3, #24]
 8009430:	0a1b      	lsrs	r3, r3, #8
 8009432:	f003 030f 	and.w	r3, r3, #15
 8009436:	490f      	ldr	r1, [pc, #60]	; (8009474 <HAL_RCC_GetHCLKFreq+0x54>)
 8009438:	5ccb      	ldrb	r3, [r1, r3]
 800943a:	f003 031f 	and.w	r3, r3, #31
 800943e:	fa22 f303 	lsr.w	r3, r2, r3
 8009442:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009444:	4b0a      	ldr	r3, [pc, #40]	; (8009470 <HAL_RCC_GetHCLKFreq+0x50>)
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	f003 030f 	and.w	r3, r3, #15
 800944c:	4a09      	ldr	r2, [pc, #36]	; (8009474 <HAL_RCC_GetHCLKFreq+0x54>)
 800944e:	5cd3      	ldrb	r3, [r2, r3]
 8009450:	f003 031f 	and.w	r3, r3, #31
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	fa22 f303 	lsr.w	r3, r2, r3
 800945a:	4a07      	ldr	r2, [pc, #28]	; (8009478 <HAL_RCC_GetHCLKFreq+0x58>)
 800945c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800945e:	4a07      	ldr	r2, [pc, #28]	; (800947c <HAL_RCC_GetHCLKFreq+0x5c>)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009464:	4b04      	ldr	r3, [pc, #16]	; (8009478 <HAL_RCC_GetHCLKFreq+0x58>)
 8009466:	681b      	ldr	r3, [r3, #0]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3708      	adds	r7, #8
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	58024400 	.word	0x58024400
 8009474:	08023dc4 	.word	0x08023dc4
 8009478:	24000404 	.word	0x24000404
 800947c:	24000400 	.word	0x24000400

08009480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009484:	f7ff ffcc 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 8009488:	4602      	mov	r2, r0
 800948a:	4b06      	ldr	r3, [pc, #24]	; (80094a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800948c:	69db      	ldr	r3, [r3, #28]
 800948e:	091b      	lsrs	r3, r3, #4
 8009490:	f003 0307 	and.w	r3, r3, #7
 8009494:	4904      	ldr	r1, [pc, #16]	; (80094a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009496:	5ccb      	ldrb	r3, [r1, r3]
 8009498:	f003 031f 	and.w	r3, r3, #31
 800949c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	58024400 	.word	0x58024400
 80094a8:	08023dc4 	.word	0x08023dc4

080094ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80094b0:	f7ff ffb6 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 80094b4:	4602      	mov	r2, r0
 80094b6:	4b06      	ldr	r3, [pc, #24]	; (80094d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80094b8:	69db      	ldr	r3, [r3, #28]
 80094ba:	0a1b      	lsrs	r3, r3, #8
 80094bc:	f003 0307 	and.w	r3, r3, #7
 80094c0:	4904      	ldr	r1, [pc, #16]	; (80094d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80094c2:	5ccb      	ldrb	r3, [r1, r3]
 80094c4:	f003 031f 	and.w	r3, r3, #31
 80094c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	58024400 	.word	0x58024400
 80094d4:	08023dc4 	.word	0x08023dc4

080094d8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b086      	sub	sp, #24
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80094e0:	2300      	movs	r3, #0
 80094e2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80094e4:	2300      	movs	r3, #0
 80094e6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d03f      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80094f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80094fc:	d02a      	beq.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80094fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009502:	d824      	bhi.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009504:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009508:	d018      	beq.n	800953c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800950a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800950e:	d81e      	bhi.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009510:	2b00      	cmp	r3, #0
 8009512:	d003      	beq.n	800951c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009514:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009518:	d007      	beq.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800951a:	e018      	b.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800951c:	4bab      	ldr	r3, [pc, #684]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800951e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009520:	4aaa      	ldr	r2, [pc, #680]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009522:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009526:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009528:	e015      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	3304      	adds	r3, #4
 800952e:	2102      	movs	r1, #2
 8009530:	4618      	mov	r0, r3
 8009532:	f001 fff3 	bl	800b51c <RCCEx_PLL2_Config>
 8009536:	4603      	mov	r3, r0
 8009538:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800953a:	e00c      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	3324      	adds	r3, #36	; 0x24
 8009540:	2102      	movs	r1, #2
 8009542:	4618      	mov	r0, r3
 8009544:	f002 f89c 	bl	800b680 <RCCEx_PLL3_Config>
 8009548:	4603      	mov	r3, r0
 800954a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800954c:	e003      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	75fb      	strb	r3, [r7, #23]
      break;
 8009552:	e000      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009554:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009556:	7dfb      	ldrb	r3, [r7, #23]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d109      	bne.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800955c:	4b9b      	ldr	r3, [pc, #620]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800955e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009560:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009568:	4998      	ldr	r1, [pc, #608]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800956a:	4313      	orrs	r3, r2
 800956c:	650b      	str	r3, [r1, #80]	; 0x50
 800956e:	e001      	b.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009570:	7dfb      	ldrb	r3, [r7, #23]
 8009572:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800957c:	2b00      	cmp	r3, #0
 800957e:	d03d      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009584:	2b04      	cmp	r3, #4
 8009586:	d826      	bhi.n	80095d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009588:	a201      	add	r2, pc, #4	; (adr r2, 8009590 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800958a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800958e:	bf00      	nop
 8009590:	080095a5 	.word	0x080095a5
 8009594:	080095b3 	.word	0x080095b3
 8009598:	080095c5 	.word	0x080095c5
 800959c:	080095dd 	.word	0x080095dd
 80095a0:	080095dd 	.word	0x080095dd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095a4:	4b89      	ldr	r3, [pc, #548]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095a8:	4a88      	ldr	r2, [pc, #544]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80095ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80095b0:	e015      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	3304      	adds	r3, #4
 80095b6:	2100      	movs	r1, #0
 80095b8:	4618      	mov	r0, r3
 80095ba:	f001 ffaf 	bl	800b51c <RCCEx_PLL2_Config>
 80095be:	4603      	mov	r3, r0
 80095c0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80095c2:	e00c      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	3324      	adds	r3, #36	; 0x24
 80095c8:	2100      	movs	r1, #0
 80095ca:	4618      	mov	r0, r3
 80095cc:	f002 f858 	bl	800b680 <RCCEx_PLL3_Config>
 80095d0:	4603      	mov	r3, r0
 80095d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80095d4:	e003      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	75fb      	strb	r3, [r7, #23]
      break;
 80095da:	e000      	b.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80095dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80095de:	7dfb      	ldrb	r3, [r7, #23]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d109      	bne.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80095e4:	4b79      	ldr	r3, [pc, #484]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095e8:	f023 0207 	bic.w	r2, r3, #7
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095f0:	4976      	ldr	r1, [pc, #472]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095f2:	4313      	orrs	r3, r2
 80095f4:	650b      	str	r3, [r1, #80]	; 0x50
 80095f6:	e001      	b.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095f8:	7dfb      	ldrb	r3, [r7, #23]
 80095fa:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009604:	2b00      	cmp	r3, #0
 8009606:	d042      	beq.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800960c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009610:	d02b      	beq.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8009612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009616:	d825      	bhi.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009618:	2bc0      	cmp	r3, #192	; 0xc0
 800961a:	d028      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800961c:	2bc0      	cmp	r3, #192	; 0xc0
 800961e:	d821      	bhi.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009620:	2b80      	cmp	r3, #128	; 0x80
 8009622:	d016      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8009624:	2b80      	cmp	r3, #128	; 0x80
 8009626:	d81d      	bhi.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009628:	2b00      	cmp	r3, #0
 800962a:	d002      	beq.n	8009632 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800962c:	2b40      	cmp	r3, #64	; 0x40
 800962e:	d007      	beq.n	8009640 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8009630:	e018      	b.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009632:	4b66      	ldr	r3, [pc, #408]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009636:	4a65      	ldr	r2, [pc, #404]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800963c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800963e:	e017      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	3304      	adds	r3, #4
 8009644:	2100      	movs	r1, #0
 8009646:	4618      	mov	r0, r3
 8009648:	f001 ff68 	bl	800b51c <RCCEx_PLL2_Config>
 800964c:	4603      	mov	r3, r0
 800964e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8009650:	e00e      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	3324      	adds	r3, #36	; 0x24
 8009656:	2100      	movs	r1, #0
 8009658:	4618      	mov	r0, r3
 800965a:	f002 f811 	bl	800b680 <RCCEx_PLL3_Config>
 800965e:	4603      	mov	r3, r0
 8009660:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8009662:	e005      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	75fb      	strb	r3, [r7, #23]
      break;
 8009668:	e002      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800966a:	bf00      	nop
 800966c:	e000      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800966e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009670:	7dfb      	ldrb	r3, [r7, #23]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d109      	bne.n	800968a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009676:	4b55      	ldr	r3, [pc, #340]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800967a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009682:	4952      	ldr	r1, [pc, #328]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009684:	4313      	orrs	r3, r2
 8009686:	650b      	str	r3, [r1, #80]	; 0x50
 8009688:	e001      	b.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800968a:	7dfb      	ldrb	r3, [r7, #23]
 800968c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009696:	2b00      	cmp	r3, #0
 8009698:	d049      	beq.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80096a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096a4:	d030      	beq.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80096a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096aa:	d82a      	bhi.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80096ac:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80096b0:	d02c      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x234>
 80096b2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80096b6:	d824      	bhi.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80096b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096bc:	d018      	beq.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80096be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096c2:	d81e      	bhi.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d003      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80096c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096cc:	d007      	beq.n	80096de <HAL_RCCEx_PeriphCLKConfig+0x206>
 80096ce:	e018      	b.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096d0:	4b3e      	ldr	r3, [pc, #248]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80096d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d4:	4a3d      	ldr	r2, [pc, #244]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80096d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80096dc:	e017      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	3304      	adds	r3, #4
 80096e2:	2100      	movs	r1, #0
 80096e4:	4618      	mov	r0, r3
 80096e6:	f001 ff19 	bl	800b51c <RCCEx_PLL2_Config>
 80096ea:	4603      	mov	r3, r0
 80096ec:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80096ee:	e00e      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	3324      	adds	r3, #36	; 0x24
 80096f4:	2100      	movs	r1, #0
 80096f6:	4618      	mov	r0, r3
 80096f8:	f001 ffc2 	bl	800b680 <RCCEx_PLL3_Config>
 80096fc:	4603      	mov	r3, r0
 80096fe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009700:	e005      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	75fb      	strb	r3, [r7, #23]
      break;
 8009706:	e002      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8009708:	bf00      	nop
 800970a:	e000      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800970c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800970e:	7dfb      	ldrb	r3, [r7, #23]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d10a      	bne.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009714:	4b2d      	ldr	r3, [pc, #180]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009718:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009722:	492a      	ldr	r1, [pc, #168]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009724:	4313      	orrs	r3, r2
 8009726:	658b      	str	r3, [r1, #88]	; 0x58
 8009728:	e001      	b.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800972a:	7dfb      	ldrb	r3, [r7, #23]
 800972c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009736:	2b00      	cmp	r3, #0
 8009738:	d04c      	beq.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009740:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009744:	d030      	beq.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8009746:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800974a:	d82a      	bhi.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800974c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009750:	d02c      	beq.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8009752:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009756:	d824      	bhi.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009758:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800975c:	d018      	beq.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800975e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009762:	d81e      	bhi.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009764:	2b00      	cmp	r3, #0
 8009766:	d003      	beq.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800976c:	d007      	beq.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800976e:	e018      	b.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009770:	4b16      	ldr	r3, [pc, #88]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009774:	4a15      	ldr	r2, [pc, #84]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009776:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800977a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800977c:	e017      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	3304      	adds	r3, #4
 8009782:	2100      	movs	r1, #0
 8009784:	4618      	mov	r0, r3
 8009786:	f001 fec9 	bl	800b51c <RCCEx_PLL2_Config>
 800978a:	4603      	mov	r3, r0
 800978c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800978e:	e00e      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	3324      	adds	r3, #36	; 0x24
 8009794:	2100      	movs	r1, #0
 8009796:	4618      	mov	r0, r3
 8009798:	f001 ff72 	bl	800b680 <RCCEx_PLL3_Config>
 800979c:	4603      	mov	r3, r0
 800979e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80097a0:	e005      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	75fb      	strb	r3, [r7, #23]
      break;
 80097a6:	e002      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80097a8:	bf00      	nop
 80097aa:	e000      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80097ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80097ae:	7dfb      	ldrb	r3, [r7, #23]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d10d      	bne.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80097b4:	4b05      	ldr	r3, [pc, #20]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097b8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80097c2:	4902      	ldr	r1, [pc, #8]	; (80097cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80097c4:	4313      	orrs	r3, r2
 80097c6:	658b      	str	r3, [r1, #88]	; 0x58
 80097c8:	e004      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80097ca:	bf00      	nop
 80097cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d0:	7dfb      	ldrb	r3, [r7, #23]
 80097d2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d032      	beq.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097e4:	2b30      	cmp	r3, #48	; 0x30
 80097e6:	d01c      	beq.n	8009822 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80097e8:	2b30      	cmp	r3, #48	; 0x30
 80097ea:	d817      	bhi.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x344>
 80097ec:	2b20      	cmp	r3, #32
 80097ee:	d00c      	beq.n	800980a <HAL_RCCEx_PeriphCLKConfig+0x332>
 80097f0:	2b20      	cmp	r3, #32
 80097f2:	d813      	bhi.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x344>
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d016      	beq.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80097f8:	2b10      	cmp	r3, #16
 80097fa:	d10f      	bne.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097fc:	4baf      	ldr	r3, [pc, #700]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80097fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009800:	4aae      	ldr	r2, [pc, #696]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009806:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8009808:	e00e      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	3304      	adds	r3, #4
 800980e:	2102      	movs	r1, #2
 8009810:	4618      	mov	r0, r3
 8009812:	f001 fe83 	bl	800b51c <RCCEx_PLL2_Config>
 8009816:	4603      	mov	r3, r0
 8009818:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800981a:	e005      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	75fb      	strb	r3, [r7, #23]
      break;
 8009820:	e002      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8009822:	bf00      	nop
 8009824:	e000      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8009826:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009828:	7dfb      	ldrb	r3, [r7, #23]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d109      	bne.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800982e:	4ba3      	ldr	r3, [pc, #652]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009832:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800983a:	49a0      	ldr	r1, [pc, #640]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800983c:	4313      	orrs	r3, r2
 800983e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009840:	e001      	b.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009842:	7dfb      	ldrb	r3, [r7, #23]
 8009844:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800984e:	2b00      	cmp	r3, #0
 8009850:	d047      	beq.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009856:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800985a:	d030      	beq.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800985c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009860:	d82a      	bhi.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8009862:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009866:	d02c      	beq.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8009868:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800986c:	d824      	bhi.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800986e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009872:	d018      	beq.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8009874:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009878:	d81e      	bhi.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800987a:	2b00      	cmp	r3, #0
 800987c:	d003      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800987e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009882:	d007      	beq.n	8009894 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8009884:	e018      	b.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009886:	4b8d      	ldr	r3, [pc, #564]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	4a8c      	ldr	r2, [pc, #560]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800988c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009890:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009892:	e017      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	3304      	adds	r3, #4
 8009898:	2100      	movs	r1, #0
 800989a:	4618      	mov	r0, r3
 800989c:	f001 fe3e 	bl	800b51c <RCCEx_PLL2_Config>
 80098a0:	4603      	mov	r3, r0
 80098a2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80098a4:	e00e      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	3324      	adds	r3, #36	; 0x24
 80098aa:	2100      	movs	r1, #0
 80098ac:	4618      	mov	r0, r3
 80098ae:	f001 fee7 	bl	800b680 <RCCEx_PLL3_Config>
 80098b2:	4603      	mov	r3, r0
 80098b4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80098b6:	e005      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	75fb      	strb	r3, [r7, #23]
      break;
 80098bc:	e002      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80098be:	bf00      	nop
 80098c0:	e000      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80098c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80098c4:	7dfb      	ldrb	r3, [r7, #23]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d109      	bne.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80098ca:	4b7c      	ldr	r3, [pc, #496]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098ce:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098d6:	4979      	ldr	r1, [pc, #484]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098d8:	4313      	orrs	r3, r2
 80098da:	650b      	str	r3, [r1, #80]	; 0x50
 80098dc:	e001      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098de:	7dfb      	ldrb	r3, [r7, #23]
 80098e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d049      	beq.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80098f6:	d02e      	beq.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80098f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80098fc:	d828      	bhi.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80098fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009902:	d02a      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x482>
 8009904:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009908:	d822      	bhi.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800990a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800990e:	d026      	beq.n	800995e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8009910:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009914:	d81c      	bhi.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8009916:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800991a:	d010      	beq.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x466>
 800991c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009920:	d816      	bhi.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d01d      	beq.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8009926:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800992a:	d111      	bne.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3304      	adds	r3, #4
 8009930:	2101      	movs	r1, #1
 8009932:	4618      	mov	r0, r3
 8009934:	f001 fdf2 	bl	800b51c <RCCEx_PLL2_Config>
 8009938:	4603      	mov	r3, r0
 800993a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800993c:	e012      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	3324      	adds	r3, #36	; 0x24
 8009942:	2101      	movs	r1, #1
 8009944:	4618      	mov	r0, r3
 8009946:	f001 fe9b 	bl	800b680 <RCCEx_PLL3_Config>
 800994a:	4603      	mov	r3, r0
 800994c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800994e:	e009      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009950:	2301      	movs	r3, #1
 8009952:	75fb      	strb	r3, [r7, #23]
      break;
 8009954:	e006      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009956:	bf00      	nop
 8009958:	e004      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800995a:	bf00      	nop
 800995c:	e002      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800995e:	bf00      	nop
 8009960:	e000      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009962:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009964:	7dfb      	ldrb	r3, [r7, #23]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d109      	bne.n	800997e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800996a:	4b54      	ldr	r3, [pc, #336]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800996c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800996e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009976:	4951      	ldr	r1, [pc, #324]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009978:	4313      	orrs	r3, r2
 800997a:	650b      	str	r3, [r1, #80]	; 0x50
 800997c:	e001      	b.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800997e:	7dfb      	ldrb	r3, [r7, #23]
 8009980:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800998a:	2b00      	cmp	r3, #0
 800998c:	d04b      	beq.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009994:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009998:	d02e      	beq.n	80099f8 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800999a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800999e:	d828      	bhi.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80099a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099a4:	d02a      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80099a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099aa:	d822      	bhi.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80099ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80099b0:	d026      	beq.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80099b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80099b6:	d81c      	bhi.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80099b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099bc:	d010      	beq.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80099be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099c2:	d816      	bhi.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d01d      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80099c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099cc:	d111      	bne.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	3304      	adds	r3, #4
 80099d2:	2101      	movs	r1, #1
 80099d4:	4618      	mov	r0, r3
 80099d6:	f001 fda1 	bl	800b51c <RCCEx_PLL2_Config>
 80099da:	4603      	mov	r3, r0
 80099dc:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80099de:	e012      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	3324      	adds	r3, #36	; 0x24
 80099e4:	2101      	movs	r1, #1
 80099e6:	4618      	mov	r0, r3
 80099e8:	f001 fe4a 	bl	800b680 <RCCEx_PLL3_Config>
 80099ec:	4603      	mov	r3, r0
 80099ee:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80099f0:	e009      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80099f2:	2301      	movs	r3, #1
 80099f4:	75fb      	strb	r3, [r7, #23]
      break;
 80099f6:	e006      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 80099f8:	bf00      	nop
 80099fa:	e004      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 80099fc:	bf00      	nop
 80099fe:	e002      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009a00:	bf00      	nop
 8009a02:	e000      	b.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a06:	7dfb      	ldrb	r3, [r7, #23]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10a      	bne.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009a0c:	4b2b      	ldr	r3, [pc, #172]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a10:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009a1a:	4928      	ldr	r1, [pc, #160]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	658b      	str	r3, [r1, #88]	; 0x58
 8009a20:	e001      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a22:	7dfb      	ldrb	r3, [r7, #23]
 8009a24:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d02f      	beq.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a3a:	d00e      	beq.n	8009a5a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009a3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009a40:	d814      	bhi.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x594>
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d015      	beq.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009a46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009a4a:	d10f      	bne.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a4c:	4b1b      	ldr	r3, [pc, #108]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a50:	4a1a      	ldr	r2, [pc, #104]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009a58:	e00c      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	3304      	adds	r3, #4
 8009a5e:	2101      	movs	r1, #1
 8009a60:	4618      	mov	r0, r3
 8009a62:	f001 fd5b 	bl	800b51c <RCCEx_PLL2_Config>
 8009a66:	4603      	mov	r3, r0
 8009a68:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009a6a:	e003      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	75fb      	strb	r3, [r7, #23]
      break;
 8009a70:	e000      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8009a72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a74:	7dfb      	ldrb	r3, [r7, #23]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d109      	bne.n	8009a8e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009a7a:	4b10      	ldr	r3, [pc, #64]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a7e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a86:	490d      	ldr	r1, [pc, #52]	; (8009abc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	650b      	str	r3, [r1, #80]	; 0x50
 8009a8c:	e001      	b.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a8e:	7dfb      	ldrb	r3, [r7, #23]
 8009a90:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d033      	beq.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009aa2:	2b03      	cmp	r3, #3
 8009aa4:	d81c      	bhi.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009aa6:	a201      	add	r2, pc, #4	; (adr r2, 8009aac <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8009aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aac:	08009ae7 	.word	0x08009ae7
 8009ab0:	08009ac1 	.word	0x08009ac1
 8009ab4:	08009acf 	.word	0x08009acf
 8009ab8:	08009ae7 	.word	0x08009ae7
 8009abc:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ac0:	4bb8      	ldr	r3, [pc, #736]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac4:	4ab7      	ldr	r2, [pc, #732]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009aca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009acc:	e00c      	b.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	2102      	movs	r1, #2
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f001 fd21 	bl	800b51c <RCCEx_PLL2_Config>
 8009ada:	4603      	mov	r3, r0
 8009adc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009ade:	e003      	b.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ae4:	e000      	b.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8009ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ae8:	7dfb      	ldrb	r3, [r7, #23]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d109      	bne.n	8009b02 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009aee:	4bad      	ldr	r3, [pc, #692]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009af2:	f023 0203 	bic.w	r2, r3, #3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009afa:	49aa      	ldr	r1, [pc, #680]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009afc:	4313      	orrs	r3, r2
 8009afe:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009b00:	e001      	b.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b02:	7dfb      	ldrb	r3, [r7, #23]
 8009b04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 8086 	beq.w	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009b14:	4ba4      	ldr	r3, [pc, #656]	; (8009da8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4aa3      	ldr	r2, [pc, #652]	; (8009da8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b1e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009b20:	f7f9 fa20 	bl	8002f64 <HAL_GetTick>
 8009b24:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009b26:	e009      	b.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b28:	f7f9 fa1c 	bl	8002f64 <HAL_GetTick>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	1ad3      	subs	r3, r2, r3
 8009b32:	2b64      	cmp	r3, #100	; 0x64
 8009b34:	d902      	bls.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	75fb      	strb	r3, [r7, #23]
        break;
 8009b3a:	e005      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009b3c:	4b9a      	ldr	r3, [pc, #616]	; (8009da8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d0ef      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8009b48:	7dfb      	ldrb	r3, [r7, #23]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d166      	bne.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009b4e:	4b95      	ldr	r3, [pc, #596]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009b58:	4053      	eors	r3, r2
 8009b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d013      	beq.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b62:	4b90      	ldr	r3, [pc, #576]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b6a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009b6c:	4b8d      	ldr	r3, [pc, #564]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b70:	4a8c      	ldr	r2, [pc, #560]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b76:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b78:	4b8a      	ldr	r3, [pc, #552]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b7c:	4a89      	ldr	r2, [pc, #548]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b82:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009b84:	4a87      	ldr	r2, [pc, #540]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b94:	d115      	bne.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b96:	f7f9 f9e5 	bl	8002f64 <HAL_GetTick>
 8009b9a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009b9c:	e00b      	b.n	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b9e:	f7f9 f9e1 	bl	8002f64 <HAL_GetTick>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	1ad3      	subs	r3, r2, r3
 8009ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d902      	bls.n	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	75fb      	strb	r3, [r7, #23]
            break;
 8009bb4:	e005      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009bb6:	4b7b      	ldr	r3, [pc, #492]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0ed      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8009bc2:	7dfb      	ldrb	r3, [r7, #23]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d126      	bne.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009bd6:	d10d      	bne.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8009bd8:	4b72      	ldr	r3, [pc, #456]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bda:	691b      	ldr	r3, [r3, #16]
 8009bdc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009be6:	0919      	lsrs	r1, r3, #4
 8009be8:	4b70      	ldr	r3, [pc, #448]	; (8009dac <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8009bea:	400b      	ands	r3, r1
 8009bec:	496d      	ldr	r1, [pc, #436]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	610b      	str	r3, [r1, #16]
 8009bf2:	e005      	b.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8009bf4:	4b6b      	ldr	r3, [pc, #428]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	4a6a      	ldr	r2, [pc, #424]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bfa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009bfe:	6113      	str	r3, [r2, #16]
 8009c00:	4b68      	ldr	r3, [pc, #416]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c0e:	4965      	ldr	r1, [pc, #404]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009c10:	4313      	orrs	r3, r2
 8009c12:	670b      	str	r3, [r1, #112]	; 0x70
 8009c14:	e004      	b.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009c16:	7dfb      	ldrb	r3, [r7, #23]
 8009c18:	75bb      	strb	r3, [r7, #22]
 8009c1a:	e001      	b.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c1c:	7dfb      	ldrb	r3, [r7, #23]
 8009c1e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f003 0301 	and.w	r3, r3, #1
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d07e      	beq.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009c30:	2b28      	cmp	r3, #40	; 0x28
 8009c32:	d867      	bhi.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8009c34:	a201      	add	r2, pc, #4	; (adr r2, 8009c3c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8009c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c3a:	bf00      	nop
 8009c3c:	08009d0b 	.word	0x08009d0b
 8009c40:	08009d05 	.word	0x08009d05
 8009c44:	08009d05 	.word	0x08009d05
 8009c48:	08009d05 	.word	0x08009d05
 8009c4c:	08009d05 	.word	0x08009d05
 8009c50:	08009d05 	.word	0x08009d05
 8009c54:	08009d05 	.word	0x08009d05
 8009c58:	08009d05 	.word	0x08009d05
 8009c5c:	08009ce1 	.word	0x08009ce1
 8009c60:	08009d05 	.word	0x08009d05
 8009c64:	08009d05 	.word	0x08009d05
 8009c68:	08009d05 	.word	0x08009d05
 8009c6c:	08009d05 	.word	0x08009d05
 8009c70:	08009d05 	.word	0x08009d05
 8009c74:	08009d05 	.word	0x08009d05
 8009c78:	08009d05 	.word	0x08009d05
 8009c7c:	08009cf3 	.word	0x08009cf3
 8009c80:	08009d05 	.word	0x08009d05
 8009c84:	08009d05 	.word	0x08009d05
 8009c88:	08009d05 	.word	0x08009d05
 8009c8c:	08009d05 	.word	0x08009d05
 8009c90:	08009d05 	.word	0x08009d05
 8009c94:	08009d05 	.word	0x08009d05
 8009c98:	08009d05 	.word	0x08009d05
 8009c9c:	08009d0b 	.word	0x08009d0b
 8009ca0:	08009d05 	.word	0x08009d05
 8009ca4:	08009d05 	.word	0x08009d05
 8009ca8:	08009d05 	.word	0x08009d05
 8009cac:	08009d05 	.word	0x08009d05
 8009cb0:	08009d05 	.word	0x08009d05
 8009cb4:	08009d05 	.word	0x08009d05
 8009cb8:	08009d05 	.word	0x08009d05
 8009cbc:	08009d0b 	.word	0x08009d0b
 8009cc0:	08009d05 	.word	0x08009d05
 8009cc4:	08009d05 	.word	0x08009d05
 8009cc8:	08009d05 	.word	0x08009d05
 8009ccc:	08009d05 	.word	0x08009d05
 8009cd0:	08009d05 	.word	0x08009d05
 8009cd4:	08009d05 	.word	0x08009d05
 8009cd8:	08009d05 	.word	0x08009d05
 8009cdc:	08009d0b 	.word	0x08009d0b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	3304      	adds	r3, #4
 8009ce4:	2101      	movs	r1, #1
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f001 fc18 	bl	800b51c <RCCEx_PLL2_Config>
 8009cec:	4603      	mov	r3, r0
 8009cee:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009cf0:	e00c      	b.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	3324      	adds	r3, #36	; 0x24
 8009cf6:	2101      	movs	r1, #1
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f001 fcc1 	bl	800b680 <RCCEx_PLL3_Config>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009d02:	e003      	b.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	75fb      	strb	r3, [r7, #23]
      break;
 8009d08:	e000      	b.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8009d0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009d12:	4b24      	ldr	r3, [pc, #144]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d16:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d1e:	4921      	ldr	r1, [pc, #132]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009d20:	4313      	orrs	r3, r2
 8009d22:	654b      	str	r3, [r1, #84]	; 0x54
 8009d24:	e001      	b.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d26:	7dfb      	ldrb	r3, [r7, #23]
 8009d28:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0302 	and.w	r3, r3, #2
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d03e      	beq.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d3a:	2b05      	cmp	r3, #5
 8009d3c:	d820      	bhi.n	8009d80 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8009d3e:	a201      	add	r2, pc, #4	; (adr r2, 8009d44 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8009d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d44:	08009d87 	.word	0x08009d87
 8009d48:	08009d5d 	.word	0x08009d5d
 8009d4c:	08009d6f 	.word	0x08009d6f
 8009d50:	08009d87 	.word	0x08009d87
 8009d54:	08009d87 	.word	0x08009d87
 8009d58:	08009d87 	.word	0x08009d87
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	3304      	adds	r3, #4
 8009d60:	2101      	movs	r1, #1
 8009d62:	4618      	mov	r0, r3
 8009d64:	f001 fbda 	bl	800b51c <RCCEx_PLL2_Config>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009d6c:	e00c      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	3324      	adds	r3, #36	; 0x24
 8009d72:	2101      	movs	r1, #1
 8009d74:	4618      	mov	r0, r3
 8009d76:	f001 fc83 	bl	800b680 <RCCEx_PLL3_Config>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009d7e:	e003      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	75fb      	strb	r3, [r7, #23]
      break;
 8009d84:	e000      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8009d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d110      	bne.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009d8e:	4b05      	ldr	r3, [pc, #20]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d92:	f023 0207 	bic.w	r2, r3, #7
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d9a:	4902      	ldr	r1, [pc, #8]	; (8009da4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	654b      	str	r3, [r1, #84]	; 0x54
 8009da0:	e008      	b.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8009da2:	bf00      	nop
 8009da4:	58024400 	.word	0x58024400
 8009da8:	58024800 	.word	0x58024800
 8009dac:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009db0:	7dfb      	ldrb	r3, [r7, #23]
 8009db2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 0304 	and.w	r3, r3, #4
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d039      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dc6:	2b05      	cmp	r3, #5
 8009dc8:	d820      	bhi.n	8009e0c <HAL_RCCEx_PeriphCLKConfig+0x934>
 8009dca:	a201      	add	r2, pc, #4	; (adr r2, 8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8009dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd0:	08009e13 	.word	0x08009e13
 8009dd4:	08009de9 	.word	0x08009de9
 8009dd8:	08009dfb 	.word	0x08009dfb
 8009ddc:	08009e13 	.word	0x08009e13
 8009de0:	08009e13 	.word	0x08009e13
 8009de4:	08009e13 	.word	0x08009e13
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	3304      	adds	r3, #4
 8009dec:	2101      	movs	r1, #1
 8009dee:	4618      	mov	r0, r3
 8009df0:	f001 fb94 	bl	800b51c <RCCEx_PLL2_Config>
 8009df4:	4603      	mov	r3, r0
 8009df6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009df8:	e00c      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	3324      	adds	r3, #36	; 0x24
 8009dfe:	2101      	movs	r1, #1
 8009e00:	4618      	mov	r0, r3
 8009e02:	f001 fc3d 	bl	800b680 <RCCEx_PLL3_Config>
 8009e06:	4603      	mov	r3, r0
 8009e08:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009e0a:	e003      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	75fb      	strb	r3, [r7, #23]
      break;
 8009e10:	e000      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8009e12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e14:	7dfb      	ldrb	r3, [r7, #23]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d10a      	bne.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009e1a:	4bb7      	ldr	r3, [pc, #732]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e1e:	f023 0207 	bic.w	r2, r3, #7
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e28:	49b3      	ldr	r1, [pc, #716]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	658b      	str	r3, [r1, #88]	; 0x58
 8009e2e:	e001      	b.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e30:	7dfb      	ldrb	r3, [r7, #23]
 8009e32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f003 0320 	and.w	r3, r3, #32
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d04b      	beq.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009e4a:	d02e      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8009e4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009e50:	d828      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e56:	d02a      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8009e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e5c:	d822      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009e5e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009e62:	d026      	beq.n	8009eb2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8009e64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009e68:	d81c      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e6e:	d010      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8009e70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e74:	d816      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d01d      	beq.n	8009eb6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8009e7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e7e:	d111      	bne.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	3304      	adds	r3, #4
 8009e84:	2100      	movs	r1, #0
 8009e86:	4618      	mov	r0, r3
 8009e88:	f001 fb48 	bl	800b51c <RCCEx_PLL2_Config>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009e90:	e012      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	3324      	adds	r3, #36	; 0x24
 8009e96:	2102      	movs	r1, #2
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f001 fbf1 	bl	800b680 <RCCEx_PLL3_Config>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009ea2:	e009      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ea8:	e006      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009eaa:	bf00      	nop
 8009eac:	e004      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009eae:	bf00      	nop
 8009eb0:	e002      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009eb2:	bf00      	nop
 8009eb4:	e000      	b.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009eb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10a      	bne.n	8009ed4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009ebe:	4b8e      	ldr	r3, [pc, #568]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ec2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ecc:	498a      	ldr	r1, [pc, #552]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	654b      	str	r3, [r1, #84]	; 0x54
 8009ed2:	e001      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ed4:	7dfb      	ldrb	r3, [r7, #23]
 8009ed6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d04b      	beq.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009eea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009eee:	d02e      	beq.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8009ef0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009ef4:	d828      	bhi.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009efa:	d02a      	beq.n	8009f52 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8009efc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f00:	d822      	bhi.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009f02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f06:	d026      	beq.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8009f08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f0c:	d81c      	bhi.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f12:	d010      	beq.n	8009f36 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8009f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f18:	d816      	bhi.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d01d      	beq.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8009f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f22:	d111      	bne.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	3304      	adds	r3, #4
 8009f28:	2100      	movs	r1, #0
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f001 faf6 	bl	800b51c <RCCEx_PLL2_Config>
 8009f30:	4603      	mov	r3, r0
 8009f32:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009f34:	e012      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	3324      	adds	r3, #36	; 0x24
 8009f3a:	2102      	movs	r1, #2
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f001 fb9f 	bl	800b680 <RCCEx_PLL3_Config>
 8009f42:	4603      	mov	r3, r0
 8009f44:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009f46:	e009      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	75fb      	strb	r3, [r7, #23]
      break;
 8009f4c:	e006      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009f4e:	bf00      	nop
 8009f50:	e004      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009f52:	bf00      	nop
 8009f54:	e002      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009f56:	bf00      	nop
 8009f58:	e000      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009f5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f5c:	7dfb      	ldrb	r3, [r7, #23]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d10a      	bne.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009f62:	4b65      	ldr	r3, [pc, #404]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f66:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f70:	4961      	ldr	r1, [pc, #388]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009f72:	4313      	orrs	r3, r2
 8009f74:	658b      	str	r3, [r1, #88]	; 0x58
 8009f76:	e001      	b.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f78:	7dfb      	ldrb	r3, [r7, #23]
 8009f7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d04b      	beq.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009f8e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009f92:	d02e      	beq.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8009f94:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009f98:	d828      	bhi.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009f9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f9e:	d02a      	beq.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8009fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fa4:	d822      	bhi.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009fa6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009faa:	d026      	beq.n	8009ffa <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8009fac:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009fb0:	d81c      	bhi.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009fb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009fb6:	d010      	beq.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8009fb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009fbc:	d816      	bhi.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d01d      	beq.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8009fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fc6:	d111      	bne.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	3304      	adds	r3, #4
 8009fcc:	2100      	movs	r1, #0
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f001 faa4 	bl	800b51c <RCCEx_PLL2_Config>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009fd8:	e012      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	3324      	adds	r3, #36	; 0x24
 8009fde:	2102      	movs	r1, #2
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f001 fb4d 	bl	800b680 <RCCEx_PLL3_Config>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009fea:	e009      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009fec:	2301      	movs	r3, #1
 8009fee:	75fb      	strb	r3, [r7, #23]
      break;
 8009ff0:	e006      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009ff2:	bf00      	nop
 8009ff4:	e004      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009ff6:	bf00      	nop
 8009ff8:	e002      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009ffa:	bf00      	nop
 8009ffc:	e000      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009ffe:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a000:	7dfb      	ldrb	r3, [r7, #23]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10a      	bne.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a006:	4b3c      	ldr	r3, [pc, #240]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a00a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a014:	4938      	ldr	r1, [pc, #224]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a016:	4313      	orrs	r3, r2
 800a018:	658b      	str	r3, [r1, #88]	; 0x58
 800a01a:	e001      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a01c:	7dfb      	ldrb	r3, [r7, #23]
 800a01e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0308 	and.w	r3, r3, #8
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d01a      	beq.n	800a062 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a036:	d10a      	bne.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	3324      	adds	r3, #36	; 0x24
 800a03c:	2102      	movs	r1, #2
 800a03e:	4618      	mov	r0, r3
 800a040:	f001 fb1e 	bl	800b680 <RCCEx_PLL3_Config>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a04e:	4b2a      	ldr	r3, [pc, #168]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a052:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a05c:	4926      	ldr	r1, [pc, #152]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a05e:	4313      	orrs	r3, r2
 800a060:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0310 	and.w	r3, r3, #16
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d01a      	beq.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a074:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a078:	d10a      	bne.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	3324      	adds	r3, #36	; 0x24
 800a07e:	2102      	movs	r1, #2
 800a080:	4618      	mov	r0, r3
 800a082:	f001 fafd 	bl	800b680 <RCCEx_PLL3_Config>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d001      	beq.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a090:	4b19      	ldr	r3, [pc, #100]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a094:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a09e:	4916      	ldr	r1, [pc, #88]	; (800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d036      	beq.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a0b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a0ba:	d01f      	beq.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800a0bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a0c0:	d817      	bhi.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d003      	beq.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800a0c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0ca:	d009      	beq.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800a0cc:	e011      	b.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	3304      	adds	r3, #4
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 fa21 	bl	800b51c <RCCEx_PLL2_Config>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a0de:	e00e      	b.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	3324      	adds	r3, #36	; 0x24
 800a0e4:	2102      	movs	r1, #2
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f001 faca 	bl	800b680 <RCCEx_PLL3_Config>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a0f0:	e005      	b.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f6:	e002      	b.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800a0f8:	58024400 	.word	0x58024400
      break;
 800a0fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0fe:	7dfb      	ldrb	r3, [r7, #23]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d10a      	bne.n	800a11a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a104:	4b93      	ldr	r3, [pc, #588]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a108:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a112:	4990      	ldr	r1, [pc, #576]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a114:	4313      	orrs	r3, r2
 800a116:	658b      	str	r3, [r1, #88]	; 0x58
 800a118:	e001      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a11a:	7dfb      	ldrb	r3, [r7, #23]
 800a11c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a126:	2b00      	cmp	r3, #0
 800a128:	d033      	beq.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a130:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a134:	d01c      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800a136:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a13a:	d816      	bhi.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800a13c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a140:	d003      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800a142:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a146:	d007      	beq.n	800a158 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800a148:	e00f      	b.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a14a:	4b82      	ldr	r3, [pc, #520]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a14e:	4a81      	ldr	r2, [pc, #516]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a154:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800a156:	e00c      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	3324      	adds	r3, #36	; 0x24
 800a15c:	2101      	movs	r1, #1
 800a15e:	4618      	mov	r0, r3
 800a160:	f001 fa8e 	bl	800b680 <RCCEx_PLL3_Config>
 800a164:	4603      	mov	r3, r0
 800a166:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800a168:	e003      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	75fb      	strb	r3, [r7, #23]
      break;
 800a16e:	e000      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800a170:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a172:	7dfb      	ldrb	r3, [r7, #23]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d10a      	bne.n	800a18e <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a178:	4b76      	ldr	r3, [pc, #472]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a17a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a17c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a186:	4973      	ldr	r1, [pc, #460]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	654b      	str	r3, [r1, #84]	; 0x54
 800a18c:	e001      	b.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a18e:	7dfb      	ldrb	r3, [r7, #23]
 800a190:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d029      	beq.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d003      	beq.n	800a1ae <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800a1a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1aa:	d007      	beq.n	800a1bc <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800a1ac:	e00f      	b.n	800a1ce <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1ae:	4b69      	ldr	r3, [pc, #420]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b2:	4a68      	ldr	r2, [pc, #416]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a1b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a1ba:	e00b      	b.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	3304      	adds	r3, #4
 800a1c0:	2102      	movs	r1, #2
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f001 f9aa 	bl	800b51c <RCCEx_PLL2_Config>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a1cc:	e002      	b.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	75fb      	strb	r3, [r7, #23]
      break;
 800a1d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a1d4:	7dfb      	ldrb	r3, [r7, #23]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d109      	bne.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a1da:	4b5e      	ldr	r3, [pc, #376]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1e6:	495b      	ldr	r1, [pc, #364]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a1ec:	e001      	b.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ee:	7dfb      	ldrb	r3, [r7, #23]
 800a1f0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00a      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	3324      	adds	r3, #36	; 0x24
 800a202:	2102      	movs	r1, #2
 800a204:	4618      	mov	r0, r3
 800a206:	f001 fa3b 	bl	800b680 <RCCEx_PLL3_Config>
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d030      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a224:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a228:	d017      	beq.n	800a25a <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800a22a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a22e:	d811      	bhi.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a234:	d013      	beq.n	800a25e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800a236:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a23a:	d80b      	bhi.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d010      	beq.n	800a262 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800a240:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a244:	d106      	bne.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a246:	4b43      	ldr	r3, [pc, #268]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a24a:	4a42      	ldr	r2, [pc, #264]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a24c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a250:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a252:	e007      	b.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a254:	2301      	movs	r3, #1
 800a256:	75fb      	strb	r3, [r7, #23]
      break;
 800a258:	e004      	b.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a25a:	bf00      	nop
 800a25c:	e002      	b.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a25e:	bf00      	nop
 800a260:	e000      	b.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a262:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a264:	7dfb      	ldrb	r3, [r7, #23]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d109      	bne.n	800a27e <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a26a:	4b3a      	ldr	r3, [pc, #232]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a26c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a26e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a276:	4937      	ldr	r1, [pc, #220]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a278:	4313      	orrs	r3, r2
 800a27a:	654b      	str	r3, [r1, #84]	; 0x54
 800a27c:	e001      	b.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a27e:	7dfb      	ldrb	r3, [r7, #23]
 800a280:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d008      	beq.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a28e:	4b31      	ldr	r3, [pc, #196]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a290:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a292:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a29a:	492e      	ldr	r1, [pc, #184]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a29c:	4313      	orrs	r3, r2
 800a29e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d009      	beq.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a2ac:	4b29      	ldr	r3, [pc, #164]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a2ba:	4926      	ldr	r1, [pc, #152]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d008      	beq.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a2cc:	4b21      	ldr	r3, [pc, #132]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a2d8:	491e      	ldr	r1, [pc, #120]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00d      	beq.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a2ea:	4b1a      	ldr	r3, [pc, #104]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	4a19      	ldr	r2, [pc, #100]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a2f4:	6113      	str	r3, [r2, #16]
 800a2f6:	4b17      	ldr	r3, [pc, #92]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a2f8:	691a      	ldr	r2, [r3, #16]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a300:	4914      	ldr	r1, [pc, #80]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a302:	4313      	orrs	r3, r2
 800a304:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	da08      	bge.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a30e:	4b11      	ldr	r3, [pc, #68]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a312:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a31a:	490e      	ldr	r1, [pc, #56]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a31c:	4313      	orrs	r3, r2
 800a31e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d009      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a32c:	4b09      	ldr	r3, [pc, #36]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a32e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a330:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a33a:	4906      	ldr	r1, [pc, #24]	; (800a354 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a33c:	4313      	orrs	r3, r2
 800a33e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800a340:	7dbb      	ldrb	r3, [r7, #22]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d101      	bne.n	800a34a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800a346:	2300      	movs	r3, #0
 800a348:	e000      	b.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	58024400 	.word	0x58024400

0800a358 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b090      	sub	sp, #64	; 0x40
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a366:	f040 8095 	bne.w	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800a36a:	4bae      	ldr	r3, [pc, #696]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a36c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a36e:	f003 0307 	and.w	r3, r3, #7
 800a372:	633b      	str	r3, [r7, #48]	; 0x30
 800a374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a376:	2b04      	cmp	r3, #4
 800a378:	f200 8088 	bhi.w	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800a37c:	a201      	add	r2, pc, #4	; (adr r2, 800a384 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800a37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a382:	bf00      	nop
 800a384:	0800a399 	.word	0x0800a399
 800a388:	0800a3c1 	.word	0x0800a3c1
 800a38c:	0800a3e9 	.word	0x0800a3e9
 800a390:	0800a485 	.word	0x0800a485
 800a394:	0800a411 	.word	0x0800a411

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a398:	4ba2      	ldr	r3, [pc, #648]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a3a4:	d108      	bne.n	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 ff64 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a3b4:	f000 bc95 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3bc:	f000 bc91 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3c0:	4b98      	ldr	r3, [pc, #608]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a3cc:	d108      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3ce:	f107 0318 	add.w	r3, r7, #24
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f000 fca8 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a3dc:	f000 bc81 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3e4:	f000 bc7d 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3e8:	4b8e      	ldr	r3, [pc, #568]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a3f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a3f4:	d108      	bne.n	800a408 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3f6:	f107 030c 	add.w	r3, r7, #12
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f000 fde8 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a404:	f000 bc6d 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a408:	2300      	movs	r3, #0
 800a40a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a40c:	f000 bc69 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a410:	4b84      	ldr	r3, [pc, #528]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a414:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a418:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a41a:	4b82      	ldr	r3, [pc, #520]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 0304 	and.w	r3, r3, #4
 800a422:	2b04      	cmp	r3, #4
 800a424:	d10c      	bne.n	800a440 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d109      	bne.n	800a440 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a42c:	4b7d      	ldr	r3, [pc, #500]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	08db      	lsrs	r3, r3, #3
 800a432:	f003 0303 	and.w	r3, r3, #3
 800a436:	4a7c      	ldr	r2, [pc, #496]	; (800a628 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a438:	fa22 f303 	lsr.w	r3, r2, r3
 800a43c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a43e:	e01f      	b.n	800a480 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a440:	4b78      	ldr	r3, [pc, #480]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a448:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a44c:	d106      	bne.n	800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800a44e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a450:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a454:	d102      	bne.n	800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a456:	4b75      	ldr	r3, [pc, #468]	; (800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a458:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a45a:	e011      	b.n	800a480 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a45c:	4b71      	ldr	r3, [pc, #452]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a468:	d106      	bne.n	800a478 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800a46a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a46c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a470:	d102      	bne.n	800a478 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a472:	4b6f      	ldr	r3, [pc, #444]	; (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a474:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a476:	e003      	b.n	800a480 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a478:	2300      	movs	r3, #0
 800a47a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a47c:	f000 bc31 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a480:	f000 bc2f 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a484:	4b6b      	ldr	r3, [pc, #428]	; (800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a486:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a488:	f000 bc2b 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a48c:	2300      	movs	r3, #0
 800a48e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a490:	f000 bc27 	b.w	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a49a:	f040 8095 	bne.w	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800a49e:	4b61      	ldr	r3, [pc, #388]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a4a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4a2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800a4a6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a4ae:	d04d      	beq.n	800a54c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a4b6:	f200 8084 	bhi.w	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4bc:	2bc0      	cmp	r3, #192	; 0xc0
 800a4be:	d07d      	beq.n	800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c2:	2bc0      	cmp	r3, #192	; 0xc0
 800a4c4:	d87d      	bhi.n	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c8:	2b80      	cmp	r3, #128	; 0x80
 800a4ca:	d02d      	beq.n	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800a4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ce:	2b80      	cmp	r3, #128	; 0x80
 800a4d0:	d877      	bhi.n	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d003      	beq.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4da:	2b40      	cmp	r3, #64	; 0x40
 800a4dc:	d012      	beq.n	800a504 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800a4de:	e070      	b.n	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4e0:	4b50      	ldr	r3, [pc, #320]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a4ec:	d107      	bne.n	800a4fe <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fec0 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4fc:	e3f1      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a502:	e3ee      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a504:	4b47      	ldr	r3, [pc, #284]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a50c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a510:	d107      	bne.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a512:	f107 0318 	add.w	r3, r7, #24
 800a516:	4618      	mov	r0, r3
 800a518:	f000 fc06 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a520:	e3df      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a522:	2300      	movs	r3, #0
 800a524:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a526:	e3dc      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a528:	4b3e      	ldr	r3, [pc, #248]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a530:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a534:	d107      	bne.n	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a536:	f107 030c 	add.w	r3, r7, #12
 800a53a:	4618      	mov	r0, r3
 800a53c:	f000 fd48 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a544:	e3cd      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a546:	2300      	movs	r3, #0
 800a548:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a54a:	e3ca      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a54c:	4b35      	ldr	r3, [pc, #212]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a54e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a550:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a554:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a556:	4b33      	ldr	r3, [pc, #204]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f003 0304 	and.w	r3, r3, #4
 800a55e:	2b04      	cmp	r3, #4
 800a560:	d10c      	bne.n	800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800a562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a564:	2b00      	cmp	r3, #0
 800a566:	d109      	bne.n	800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a568:	4b2e      	ldr	r3, [pc, #184]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	08db      	lsrs	r3, r3, #3
 800a56e:	f003 0303 	and.w	r3, r3, #3
 800a572:	4a2d      	ldr	r2, [pc, #180]	; (800a628 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a574:	fa22 f303 	lsr.w	r3, r2, r3
 800a578:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a57a:	e01e      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a57c:	4b29      	ldr	r3, [pc, #164]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a584:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a588:	d106      	bne.n	800a598 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800a58a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a58c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a590:	d102      	bne.n	800a598 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a592:	4b26      	ldr	r3, [pc, #152]	; (800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a594:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a596:	e010      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a598:	4b22      	ldr	r3, [pc, #136]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a5a4:	d106      	bne.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800a5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5ac:	d102      	bne.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a5ae:	4b20      	ldr	r3, [pc, #128]	; (800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a5b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5b2:	e002      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a5b8:	e393      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a5ba:	e392      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a5bc:	4b1d      	ldr	r3, [pc, #116]	; (800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a5be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5c0:	e38f      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5c6:	e38c      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5ce:	f040 80a7 	bne.w	800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800a5d2:	4b14      	ldr	r3, [pc, #80]	; (800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5d6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a5da:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a5e2:	d05f      	beq.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a5ea:	f200 8096 	bhi.w	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a5f4:	f000 808e 	beq.w	800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a5fe:	f200 808c 	bhi.w	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a604:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a608:	d03a      	beq.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800a60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a610:	f200 8083 	bhi.w	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a616:	2b00      	cmp	r3, #0
 800a618:	d00e      	beq.n	800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 800a61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a620:	d01c      	beq.n	800a65c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800a622:	e07a      	b.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a624:	58024400 	.word	0x58024400
 800a628:	03d09000 	.word	0x03d09000
 800a62c:	003d0900 	.word	0x003d0900
 800a630:	017d7840 	.word	0x017d7840
 800a634:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a638:	4baa      	ldr	r3, [pc, #680]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a640:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a644:	d107      	bne.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 fe14 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a652:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a654:	e345      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a656:	2300      	movs	r3, #0
 800a658:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a65a:	e342      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a65c:	4ba1      	ldr	r3, [pc, #644]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a664:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a668:	d107      	bne.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a66a:	f107 0318 	add.w	r3, r7, #24
 800a66e:	4618      	mov	r0, r3
 800a670:	f000 fb5a 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a678:	e333      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a67a:	2300      	movs	r3, #0
 800a67c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a67e:	e330      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a680:	4b98      	ldr	r3, [pc, #608]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a688:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a68c:	d107      	bne.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a68e:	f107 030c 	add.w	r3, r7, #12
 800a692:	4618      	mov	r0, r3
 800a694:	f000 fc9c 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a69c:	e321      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a6a2:	e31e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a6a4:	4b8f      	ldr	r3, [pc, #572]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a6ac:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6ae:	4b8d      	ldr	r3, [pc, #564]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 0304 	and.w	r3, r3, #4
 800a6b6:	2b04      	cmp	r3, #4
 800a6b8:	d10c      	bne.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800a6ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d109      	bne.n	800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a6c0:	4b88      	ldr	r3, [pc, #544]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	08db      	lsrs	r3, r3, #3
 800a6c6:	f003 0303 	and.w	r3, r3, #3
 800a6ca:	4a87      	ldr	r2, [pc, #540]	; (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a6cc:	fa22 f303 	lsr.w	r3, r2, r3
 800a6d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6d2:	e01e      	b.n	800a712 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6d4:	4b83      	ldr	r3, [pc, #524]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6e0:	d106      	bne.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800a6e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a6e8:	d102      	bne.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a6ea:	4b80      	ldr	r3, [pc, #512]	; (800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a6ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6ee:	e010      	b.n	800a712 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6f0:	4b7c      	ldr	r3, [pc, #496]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6fc:	d106      	bne.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800a6fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a700:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a704:	d102      	bne.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a706:	4b7a      	ldr	r3, [pc, #488]	; (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a708:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a70a:	e002      	b.n	800a712 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a70c:	2300      	movs	r3, #0
 800a70e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a710:	e2e7      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a712:	e2e6      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a714:	4b77      	ldr	r3, [pc, #476]	; (800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a716:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a718:	e2e3      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a71a:	2300      	movs	r3, #0
 800a71c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a71e:	e2e0      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a726:	f040 809c 	bne.w	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800a72a:	4b6e      	ldr	r3, [pc, #440]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a72c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a72e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a732:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a736:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a73a:	d054      	beq.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 800a73c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a742:	f200 808b 	bhi.w	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a748:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a74c:	f000 8083 	beq.w	800a856 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800a750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a752:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a756:	f200 8081 	bhi.w	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a760:	d02f      	beq.n	800a7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800a762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a764:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a768:	d878      	bhi.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d004      	beq.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800a770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a772:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a776:	d012      	beq.n	800a79e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800a778:	e070      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a77a:	4b5a      	ldr	r3, [pc, #360]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a782:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a786:	d107      	bne.n	800a798 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a78c:	4618      	mov	r0, r3
 800a78e:	f000 fd73 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a794:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a796:	e2a4      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a798:	2300      	movs	r3, #0
 800a79a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a79c:	e2a1      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a79e:	4b51      	ldr	r3, [pc, #324]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a7a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a7aa:	d107      	bne.n	800a7bc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7ac:	f107 0318 	add.w	r3, r7, #24
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f000 fab9 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7b6:	69bb      	ldr	r3, [r7, #24]
 800a7b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800a7ba:	e292      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7c0:	e28f      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7c2:	4b48      	ldr	r3, [pc, #288]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a7ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7ce:	d107      	bne.n	800a7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7d0:	f107 030c 	add.w	r3, r7, #12
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f000 fbfb 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a7de:	e280      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7e4:	e27d      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a7e6:	4b3f      	ldr	r3, [pc, #252]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a7ee:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7f0:	4b3c      	ldr	r3, [pc, #240]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 0304 	and.w	r3, r3, #4
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d10c      	bne.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 800a7fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d109      	bne.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a802:	4b38      	ldr	r3, [pc, #224]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	08db      	lsrs	r3, r3, #3
 800a808:	f003 0303 	and.w	r3, r3, #3
 800a80c:	4a36      	ldr	r2, [pc, #216]	; (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a80e:	fa22 f303 	lsr.w	r3, r2, r3
 800a812:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a814:	e01e      	b.n	800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a816:	4b33      	ldr	r3, [pc, #204]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a81e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a822:	d106      	bne.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800a824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a82a:	d102      	bne.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a82c:	4b2f      	ldr	r3, [pc, #188]	; (800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a82e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a830:	e010      	b.n	800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a832:	4b2c      	ldr	r3, [pc, #176]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a83a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a83e:	d106      	bne.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800a840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a842:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a846:	d102      	bne.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a848:	4b29      	ldr	r3, [pc, #164]	; (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a84a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a84c:	e002      	b.n	800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a84e:	2300      	movs	r3, #0
 800a850:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a852:	e246      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a854:	e245      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a856:	4b27      	ldr	r3, [pc, #156]	; (800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a858:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a85a:	e242      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a860:	e23f      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a868:	f040 80a8 	bne.w	800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800a86c:	4b1d      	ldr	r3, [pc, #116]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a86e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a870:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a874:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a87c:	d060      	beq.n	800a940 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800a87e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a880:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a884:	f200 8097 	bhi.w	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a88a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a88e:	f000 808f 	beq.w	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800a892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a894:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a898:	f200 808d 	bhi.w	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a89c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a89e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8a2:	d03b      	beq.n	800a91c <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 800a8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8aa:	f200 8084 	bhi.w	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d004      	beq.n	800a8be <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800a8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8ba:	d01d      	beq.n	800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 800a8bc:	e07b      	b.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8be:	4b09      	ldr	r3, [pc, #36]	; (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a8c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a8ca:	d107      	bne.n	800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 fcd1 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a8da:	e202      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a8e0:	e1ff      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a8e2:	bf00      	nop
 800a8e4:	58024400 	.word	0x58024400
 800a8e8:	03d09000 	.word	0x03d09000
 800a8ec:	003d0900 	.word	0x003d0900
 800a8f0:	017d7840 	.word	0x017d7840
 800a8f4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a8f8:	4ba3      	ldr	r3, [pc, #652]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a900:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a904:	d107      	bne.n	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a906:	f107 0318 	add.w	r3, r7, #24
 800a90a:	4618      	mov	r0, r3
 800a90c:	f000 fa0c 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a914:	e1e5      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a916:	2300      	movs	r3, #0
 800a918:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a91a:	e1e2      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a91c:	4b9a      	ldr	r3, [pc, #616]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a928:	d107      	bne.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a92a:	f107 030c 	add.w	r3, r7, #12
 800a92e:	4618      	mov	r0, r3
 800a930:	f000 fb4e 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a938:	e1d3      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a93a:	2300      	movs	r3, #0
 800a93c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a93e:	e1d0      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a940:	4b91      	ldr	r3, [pc, #580]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a944:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a948:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a94a:	4b8f      	ldr	r3, [pc, #572]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f003 0304 	and.w	r3, r3, #4
 800a952:	2b04      	cmp	r3, #4
 800a954:	d10c      	bne.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800a956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d109      	bne.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a95c:	4b8a      	ldr	r3, [pc, #552]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	08db      	lsrs	r3, r3, #3
 800a962:	f003 0303 	and.w	r3, r3, #3
 800a966:	4a89      	ldr	r2, [pc, #548]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a968:	fa22 f303 	lsr.w	r3, r2, r3
 800a96c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a96e:	e01e      	b.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a970:	4b85      	ldr	r3, [pc, #532]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a978:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a97c:	d106      	bne.n	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 800a97e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a980:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a984:	d102      	bne.n	800a98c <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a986:	4b82      	ldr	r3, [pc, #520]	; (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800a988:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a98a:	e010      	b.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a98c:	4b7e      	ldr	r3, [pc, #504]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a994:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a998:	d106      	bne.n	800a9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a99a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a99c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9a0:	d102      	bne.n	800a9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a9a2:	4b7c      	ldr	r3, [pc, #496]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a9a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9a6:	e002      	b.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a9ac:	e199      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a9ae:	e198      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a9b0:	4b79      	ldr	r3, [pc, #484]	; (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800a9b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9b4:	e195      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9ba:	e192      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a9c2:	d173      	bne.n	800aaac <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800a9c4:	4b70      	ldr	r3, [pc, #448]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a9c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a9cc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a9ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a9d4:	d02f      	beq.n	800aa36 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800a9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a9dc:	d863      	bhi.n	800aaa6 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800a9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d004      	beq.n	800a9ee <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800a9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a9ea:	d012      	beq.n	800aa12 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 800a9ec:	e05b      	b.n	800aaa6 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9ee:	4b66      	ldr	r3, [pc, #408]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9fa:	d107      	bne.n	800aa0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9fc:	f107 0318 	add.w	r3, r7, #24
 800aa00:	4618      	mov	r0, r3
 800aa02:	f000 f991 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aa0a:	e16a      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa10:	e167      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa12:	4b5d      	ldr	r3, [pc, #372]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa1e:	d107      	bne.n	800aa30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa20:	f107 030c 	add.w	r3, r7, #12
 800aa24:	4618      	mov	r0, r3
 800aa26:	f000 fad3 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aa2e:	e158      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800aa30:	2300      	movs	r3, #0
 800aa32:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa34:	e155      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800aa36:	4b54      	ldr	r3, [pc, #336]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aa3e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa40:	4b51      	ldr	r3, [pc, #324]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f003 0304 	and.w	r3, r3, #4
 800aa48:	2b04      	cmp	r3, #4
 800aa4a:	d10c      	bne.n	800aa66 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 800aa4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d109      	bne.n	800aa66 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa52:	4b4d      	ldr	r3, [pc, #308]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	08db      	lsrs	r3, r3, #3
 800aa58:	f003 0303 	and.w	r3, r3, #3
 800aa5c:	4a4b      	ldr	r2, [pc, #300]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa5e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa64:	e01e      	b.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa66:	4b48      	ldr	r3, [pc, #288]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa72:	d106      	bne.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800aa74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa7a:	d102      	bne.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800aa7c:	4b44      	ldr	r3, [pc, #272]	; (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800aa7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa80:	e010      	b.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa82:	4b41      	ldr	r3, [pc, #260]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa8e:	d106      	bne.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800aa90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa96:	d102      	bne.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800aa98:	4b3e      	ldr	r3, [pc, #248]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800aa9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa9c:	e002      	b.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800aaa2:	e11e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aaa4:	e11d      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aaaa:	e11a      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aab2:	d133      	bne.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800aab4:	4b34      	ldr	r3, [pc, #208]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aabc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800aabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d004      	beq.n	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800aac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aaca:	d012      	beq.n	800aaf2 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800aacc:	e023      	b.n	800ab16 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aace:	4b2e      	ldr	r3, [pc, #184]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aad6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aada:	d107      	bne.n	800aaec <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aadc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aae0:	4618      	mov	r0, r3
 800aae2:	f000 fbc9 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aaea:	e0fa      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aaec:	2300      	movs	r3, #0
 800aaee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aaf0:	e0f7      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aaf2:	4b25      	ldr	r3, [pc, #148]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aafa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aafe:	d107      	bne.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab00:	f107 0318 	add.w	r3, r7, #24
 800ab04:	4618      	mov	r0, r3
 800ab06:	f000 f90f 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ab0e:	e0e8      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab10:	2300      	movs	r3, #0
 800ab12:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab14:	e0e5      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800ab16:	2300      	movs	r3, #0
 800ab18:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab1a:	e0e2      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab22:	f040 808f 	bne.w	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800ab26:	4b18      	ldr	r3, [pc, #96]	; (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800ab28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab2a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800ab2e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ab30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ab36:	d075      	beq.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 800ab38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ab3e:	d87e      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ab40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab46:	d060      	beq.n	800ac0a <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800ab48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab4e:	d876      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ab50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ab56:	d045      	beq.n	800abe4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 800ab58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ab5e:	d86e      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ab60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab66:	d02b      	beq.n	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 800ab68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab6e:	d866      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800ab70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d004      	beq.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800ab76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ab7c:	d00e      	beq.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800ab7e:	e05e      	b.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ab80:	f000 f8bc 	bl	800acfc <HAL_RCCEx_GetD3PCLK1Freq>
 800ab84:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800ab86:	e0ac      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab88:	58024400 	.word	0x58024400
 800ab8c:	03d09000 	.word	0x03d09000
 800ab90:	003d0900 	.word	0x003d0900
 800ab94:	017d7840 	.word	0x017d7840
 800ab98:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab9c:	4b53      	ldr	r3, [pc, #332]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aba4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aba8:	d107      	bne.n	800abba <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abaa:	f107 0318 	add.w	r3, r7, #24
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 f8ba 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800abb8:	e093      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abba:	2300      	movs	r3, #0
 800abbc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800abbe:	e090      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abc0:	4b4a      	ldr	r3, [pc, #296]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800abc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800abcc:	d107      	bne.n	800abde <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abce:	f107 030c 	add.w	r3, r7, #12
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 f9fc 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800abdc:	e081      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abde:	2300      	movs	r3, #0
 800abe0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800abe2:	e07e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abe4:	4b41      	ldr	r3, [pc, #260]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 0304 	and.w	r3, r3, #4
 800abec:	2b04      	cmp	r3, #4
 800abee:	d109      	bne.n	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800abf0:	4b3e      	ldr	r3, [pc, #248]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	08db      	lsrs	r3, r3, #3
 800abf6:	f003 0303 	and.w	r3, r3, #3
 800abfa:	4a3d      	ldr	r2, [pc, #244]	; (800acf0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800abfc:	fa22 f303 	lsr.w	r3, r2, r3
 800ac00:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ac02:	e06e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac04:	2300      	movs	r3, #0
 800ac06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac08:	e06b      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ac0a:	4b38      	ldr	r3, [pc, #224]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac16:	d102      	bne.n	800ac1e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 800ac18:	4b36      	ldr	r3, [pc, #216]	; (800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800ac1a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ac1c:	e061      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac22:	e05e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac24:	4b31      	ldr	r3, [pc, #196]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ac30:	d102      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800ac32:	4b31      	ldr	r3, [pc, #196]	; (800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ac34:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ac36:	e054      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac3c:	e051      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac42:	e04e      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac4a:	d148      	bne.n	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800ac4c:	4b27      	ldr	r3, [pc, #156]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ac54:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ac56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac5c:	d02a      	beq.n	800acb4 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800ac5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac64:	d838      	bhi.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800ac66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d004      	beq.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800ac6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac72:	d00d      	beq.n	800ac90 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800ac74:	e030      	b.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac76:	4b1d      	ldr	r3, [pc, #116]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ac82:	d102      	bne.n	800ac8a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 800ac84:	4b1c      	ldr	r3, [pc, #112]	; (800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ac86:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ac88:	e02b      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ac8e:	e028      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac90:	4b16      	ldr	r3, [pc, #88]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac9c:	d107      	bne.n	800acae <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aca2:	4618      	mov	r0, r3
 800aca4:	f000 fae8 	bl	800b278 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acaa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800acac:	e019      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acae:	2300      	movs	r3, #0
 800acb0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acb2:	e016      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acb4:	4b0d      	ldr	r3, [pc, #52]	; (800acec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acc0:	d107      	bne.n	800acd2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acc2:	f107 0318 	add.w	r3, r7, #24
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 f82e 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800acd0:	e007      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acd6:	e004      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800acd8:	2300      	movs	r3, #0
 800acda:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800acdc:	e001      	b.n	800ace2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800acde:	2300      	movs	r3, #0
 800ace0:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800ace2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3740      	adds	r7, #64	; 0x40
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	58024400 	.word	0x58024400
 800acf0:	03d09000 	.word	0x03d09000
 800acf4:	003d0900 	.word	0x003d0900
 800acf8:	017d7840 	.word	0x017d7840

0800acfc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ad00:	f7fe fb8e 	bl	8009420 <HAL_RCC_GetHCLKFreq>
 800ad04:	4602      	mov	r2, r0
 800ad06:	4b06      	ldr	r3, [pc, #24]	; (800ad20 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ad08:	6a1b      	ldr	r3, [r3, #32]
 800ad0a:	091b      	lsrs	r3, r3, #4
 800ad0c:	f003 0307 	and.w	r3, r3, #7
 800ad10:	4904      	ldr	r1, [pc, #16]	; (800ad24 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ad12:	5ccb      	ldrb	r3, [r1, r3]
 800ad14:	f003 031f 	and.w	r3, r3, #31
 800ad18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	58024400 	.word	0x58024400
 800ad24:	08023dc4 	.word	0x08023dc4

0800ad28 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b089      	sub	sp, #36	; 0x24
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad30:	4ba1      	ldr	r3, [pc, #644]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad34:	f003 0303 	and.w	r3, r3, #3
 800ad38:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800ad3a:	4b9f      	ldr	r3, [pc, #636]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad3e:	0b1b      	lsrs	r3, r3, #12
 800ad40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad44:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ad46:	4b9c      	ldr	r3, [pc, #624]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad4a:	091b      	lsrs	r3, r3, #4
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800ad52:	4b99      	ldr	r3, [pc, #612]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad56:	08db      	lsrs	r3, r3, #3
 800ad58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad5c:	693a      	ldr	r2, [r7, #16]
 800ad5e:	fb02 f303 	mul.w	r3, r2, r3
 800ad62:	ee07 3a90 	vmov	s15, r3
 800ad66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 8111 	beq.w	800af98 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	2b02      	cmp	r3, #2
 800ad7a:	f000 8083 	beq.w	800ae84 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ad7e:	69bb      	ldr	r3, [r7, #24]
 800ad80:	2b02      	cmp	r3, #2
 800ad82:	f200 80a1 	bhi.w	800aec8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d003      	beq.n	800ad94 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d056      	beq.n	800ae40 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ad92:	e099      	b.n	800aec8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad94:	4b88      	ldr	r3, [pc, #544]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 0320 	and.w	r3, r3, #32
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d02d      	beq.n	800adfc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ada0:	4b85      	ldr	r3, [pc, #532]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	08db      	lsrs	r3, r3, #3
 800ada6:	f003 0303 	and.w	r3, r3, #3
 800adaa:	4a84      	ldr	r2, [pc, #528]	; (800afbc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800adac:	fa22 f303 	lsr.w	r3, r2, r3
 800adb0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	ee07 3a90 	vmov	s15, r3
 800adb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adbc:	697b      	ldr	r3, [r7, #20]
 800adbe:	ee07 3a90 	vmov	s15, r3
 800adc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800adca:	4b7b      	ldr	r3, [pc, #492]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800add2:	ee07 3a90 	vmov	s15, r3
 800add6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adda:	ed97 6a03 	vldr	s12, [r7, #12]
 800adde:	eddf 5a78 	vldr	s11, [pc, #480]	; 800afc0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ade2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ade6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800adee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adf6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800adfa:	e087      	b.n	800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	ee07 3a90 	vmov	s15, r3
 800ae02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae06:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ae0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae0e:	4b6a      	ldr	r3, [pc, #424]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae16:	ee07 3a90 	vmov	s15, r3
 800ae1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae22:	eddf 5a67 	vldr	s11, [pc, #412]	; 800afc0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ae3e:	e065      	b.n	800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	ee07 3a90 	vmov	s15, r3
 800ae46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae4a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800afc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ae4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae52:	4b59      	ldr	r3, [pc, #356]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae5a:	ee07 3a90 	vmov	s15, r3
 800ae5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae62:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae66:	eddf 5a56 	vldr	s11, [pc, #344]	; 800afc0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ae76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ae82:	e043      	b.n	800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	ee07 3a90 	vmov	s15, r3
 800ae8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae8e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ae92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae96:	4b48      	ldr	r3, [pc, #288]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae9e:	ee07 3a90 	vmov	s15, r3
 800aea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aea6:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeaa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800afc0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aeae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aeb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aeba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aec2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aec6:	e021      	b.n	800af0c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	ee07 3a90 	vmov	s15, r3
 800aece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aed2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800afc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800aed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aeda:	4b37      	ldr	r3, [pc, #220]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aee2:	ee07 3a90 	vmov	s15, r3
 800aee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeea:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeee:	eddf 5a34 	vldr	s11, [pc, #208]	; 800afc0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aefa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aefe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af06:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af0a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800af0c:	4b2a      	ldr	r3, [pc, #168]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af10:	0a5b      	lsrs	r3, r3, #9
 800af12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af16:	ee07 3a90 	vmov	s15, r3
 800af1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af22:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af26:	edd7 6a07 	vldr	s13, [r7, #28]
 800af2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af32:	ee17 2a90 	vmov	r2, s15
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800af3a:	4b1f      	ldr	r3, [pc, #124]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af3e:	0c1b      	lsrs	r3, r3, #16
 800af40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af44:	ee07 3a90 	vmov	s15, r3
 800af48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af50:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af54:	edd7 6a07 	vldr	s13, [r7, #28]
 800af58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af60:	ee17 2a90 	vmov	r2, s15
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800af68:	4b13      	ldr	r3, [pc, #76]	; (800afb8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af6c:	0e1b      	lsrs	r3, r3, #24
 800af6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af72:	ee07 3a90 	vmov	s15, r3
 800af76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af82:	edd7 6a07 	vldr	s13, [r7, #28]
 800af86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af8e:	ee17 2a90 	vmov	r2, s15
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800af96:	e008      	b.n	800afaa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2200      	movs	r2, #0
 800afa2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	609a      	str	r2, [r3, #8]
}
 800afaa:	bf00      	nop
 800afac:	3724      	adds	r7, #36	; 0x24
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	58024400 	.word	0x58024400
 800afbc:	03d09000 	.word	0x03d09000
 800afc0:	46000000 	.word	0x46000000
 800afc4:	4c742400 	.word	0x4c742400
 800afc8:	4a742400 	.word	0x4a742400
 800afcc:	4bbebc20 	.word	0x4bbebc20

0800afd0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b089      	sub	sp, #36	; 0x24
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afd8:	4ba1      	ldr	r3, [pc, #644]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afdc:	f003 0303 	and.w	r3, r3, #3
 800afe0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800afe2:	4b9f      	ldr	r3, [pc, #636]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afe6:	0d1b      	lsrs	r3, r3, #20
 800afe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800afec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800afee:	4b9c      	ldr	r3, [pc, #624]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aff2:	0a1b      	lsrs	r3, r3, #8
 800aff4:	f003 0301 	and.w	r3, r3, #1
 800aff8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800affa:	4b99      	ldr	r3, [pc, #612]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800affc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800affe:	08db      	lsrs	r3, r3, #3
 800b000:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	fb02 f303 	mul.w	r3, r2, r3
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b012:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f000 8111 	beq.w	800b240 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	2b02      	cmp	r3, #2
 800b022:	f000 8083 	beq.w	800b12c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b026:	69bb      	ldr	r3, [r7, #24]
 800b028:	2b02      	cmp	r3, #2
 800b02a:	f200 80a1 	bhi.w	800b170 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d003      	beq.n	800b03c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b034:	69bb      	ldr	r3, [r7, #24]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d056      	beq.n	800b0e8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b03a:	e099      	b.n	800b170 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b03c:	4b88      	ldr	r3, [pc, #544]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f003 0320 	and.w	r3, r3, #32
 800b044:	2b00      	cmp	r3, #0
 800b046:	d02d      	beq.n	800b0a4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b048:	4b85      	ldr	r3, [pc, #532]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	08db      	lsrs	r3, r3, #3
 800b04e:	f003 0303 	and.w	r3, r3, #3
 800b052:	4a84      	ldr	r2, [pc, #528]	; (800b264 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b054:	fa22 f303 	lsr.w	r3, r2, r3
 800b058:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	ee07 3a90 	vmov	s15, r3
 800b060:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	ee07 3a90 	vmov	s15, r3
 800b06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b072:	4b7b      	ldr	r3, [pc, #492]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b07a:	ee07 3a90 	vmov	s15, r3
 800b07e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b082:	ed97 6a03 	vldr	s12, [r7, #12]
 800b086:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b268 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b08a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b08e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b092:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b09a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b09e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b0a2:	e087      	b.n	800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	ee07 3a90 	vmov	s15, r3
 800b0aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0ae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b0b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0b6:	4b6a      	ldr	r3, [pc, #424]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0be:	ee07 3a90 	vmov	s15, r3
 800b0c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0ca:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b268 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b0ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b0da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b0e6:	e065      	b.n	800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	ee07 3a90 	vmov	s15, r3
 800b0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0f2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b270 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b0f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0fa:	4b59      	ldr	r3, [pc, #356]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b102:	ee07 3a90 	vmov	s15, r3
 800b106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b10a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b10e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b268 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b11a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b11e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b122:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b126:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b12a:	e043      	b.n	800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	ee07 3a90 	vmov	s15, r3
 800b132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b136:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b13a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b13e:	4b48      	ldr	r3, [pc, #288]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b146:	ee07 3a90 	vmov	s15, r3
 800b14a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b14e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b152:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b268 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b15a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b15e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b16a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b16e:	e021      	b.n	800b1b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	ee07 3a90 	vmov	s15, r3
 800b176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b17a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b270 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b17e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b182:	4b37      	ldr	r3, [pc, #220]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b18a:	ee07 3a90 	vmov	s15, r3
 800b18e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b192:	ed97 6a03 	vldr	s12, [r7, #12]
 800b196:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b268 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b19a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b19e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b1b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800b1b4:	4b2a      	ldr	r3, [pc, #168]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b8:	0a5b      	lsrs	r3, r3, #9
 800b1ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b1be:	ee07 3a90 	vmov	s15, r3
 800b1c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b1ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1da:	ee17 2a90 	vmov	r2, s15
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800b1e2:	4b1f      	ldr	r3, [pc, #124]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e6:	0c1b      	lsrs	r3, r3, #16
 800b1e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b1ec:	ee07 3a90 	vmov	s15, r3
 800b1f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b1f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b208:	ee17 2a90 	vmov	r2, s15
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800b210:	4b13      	ldr	r3, [pc, #76]	; (800b260 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b214:	0e1b      	lsrs	r3, r3, #24
 800b216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b21a:	ee07 3a90 	vmov	s15, r3
 800b21e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b222:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b226:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b22a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b22e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b236:	ee17 2a90 	vmov	r2, s15
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b23e:	e008      	b.n	800b252 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2200      	movs	r2, #0
 800b244:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2200      	movs	r2, #0
 800b24a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2200      	movs	r2, #0
 800b250:	609a      	str	r2, [r3, #8]
}
 800b252:	bf00      	nop
 800b254:	3724      	adds	r7, #36	; 0x24
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	58024400 	.word	0x58024400
 800b264:	03d09000 	.word	0x03d09000
 800b268:	46000000 	.word	0x46000000
 800b26c:	4c742400 	.word	0x4c742400
 800b270:	4a742400 	.word	0x4a742400
 800b274:	4bbebc20 	.word	0x4bbebc20

0800b278 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800b278:	b480      	push	{r7}
 800b27a:	b089      	sub	sp, #36	; 0x24
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b280:	4ba0      	ldr	r3, [pc, #640]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b284:	f003 0303 	and.w	r3, r3, #3
 800b288:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b28a:	4b9e      	ldr	r3, [pc, #632]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b28c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b28e:	091b      	lsrs	r3, r3, #4
 800b290:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b294:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b296:	4b9b      	ldr	r3, [pc, #620]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b29a:	f003 0301 	and.w	r3, r3, #1
 800b29e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b2a0:	4b98      	ldr	r3, [pc, #608]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a4:	08db      	lsrs	r3, r3, #3
 800b2a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b2aa:	693a      	ldr	r2, [r7, #16]
 800b2ac:	fb02 f303 	mul.w	r3, r2, r3
 800b2b0:	ee07 3a90 	vmov	s15, r3
 800b2b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2b8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f000 8111 	beq.w	800b4e6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	2b02      	cmp	r3, #2
 800b2c8:	f000 8083 	beq.w	800b3d2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b2cc:	69bb      	ldr	r3, [r7, #24]
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	f200 80a1 	bhi.w	800b416 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d003      	beq.n	800b2e2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d056      	beq.n	800b38e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b2e0:	e099      	b.n	800b416 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2e2:	4b88      	ldr	r3, [pc, #544]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	f003 0320 	and.w	r3, r3, #32
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d02d      	beq.n	800b34a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b2ee:	4b85      	ldr	r3, [pc, #532]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	08db      	lsrs	r3, r3, #3
 800b2f4:	f003 0303 	and.w	r3, r3, #3
 800b2f8:	4a83      	ldr	r2, [pc, #524]	; (800b508 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b2fa:	fa22 f303 	lsr.w	r3, r2, r3
 800b2fe:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	ee07 3a90 	vmov	s15, r3
 800b306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	ee07 3a90 	vmov	s15, r3
 800b310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b314:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b318:	4b7a      	ldr	r3, [pc, #488]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b31a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b320:	ee07 3a90 	vmov	s15, r3
 800b324:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b328:	ed97 6a03 	vldr	s12, [r7, #12]
 800b32c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b50c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b330:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b334:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b338:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b33c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b340:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b344:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b348:	e087      	b.n	800b45a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	ee07 3a90 	vmov	s15, r3
 800b350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b354:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b358:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b35c:	4b69      	ldr	r3, [pc, #420]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b364:	ee07 3a90 	vmov	s15, r3
 800b368:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b36c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b370:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b50c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b374:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b378:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b37c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b380:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b384:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b388:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b38c:	e065      	b.n	800b45a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	ee07 3a90 	vmov	s15, r3
 800b394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b398:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b514 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b39c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3a0:	4b58      	ldr	r3, [pc, #352]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3a8:	ee07 3a90 	vmov	s15, r3
 800b3ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3b4:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b50c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b3b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b3c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b3d0:	e043      	b.n	800b45a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	ee07 3a90 	vmov	s15, r3
 800b3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3dc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b3e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3e4:	4b47      	ldr	r3, [pc, #284]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3ec:	ee07 3a90 	vmov	s15, r3
 800b3f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3f8:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b50c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b3fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b400:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b404:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b408:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b40c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b410:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b414:	e021      	b.n	800b45a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	ee07 3a90 	vmov	s15, r3
 800b41c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b420:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b424:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b428:	4b36      	ldr	r3, [pc, #216]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b42a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b42c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b430:	ee07 3a90 	vmov	s15, r3
 800b434:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b438:	ed97 6a03 	vldr	s12, [r7, #12]
 800b43c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b50c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b440:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b444:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b448:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b44c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b450:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b454:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b458:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b45a:	4b2a      	ldr	r3, [pc, #168]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b45e:	0a5b      	lsrs	r3, r3, #9
 800b460:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b464:	ee07 3a90 	vmov	s15, r3
 800b468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b46c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b470:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b474:	edd7 6a07 	vldr	s13, [r7, #28]
 800b478:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b47c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b480:	ee17 2a90 	vmov	r2, s15
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800b488:	4b1e      	ldr	r3, [pc, #120]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b48a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b48c:	0c1b      	lsrs	r3, r3, #16
 800b48e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b492:	ee07 3a90 	vmov	s15, r3
 800b496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b49a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b49e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4ae:	ee17 2a90 	vmov	r2, s15
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800b4b6:	4b13      	ldr	r3, [pc, #76]	; (800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4ba:	0e1b      	lsrs	r3, r3, #24
 800b4bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4c0:	ee07 3a90 	vmov	s15, r3
 800b4c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b4cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4d0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4dc:	ee17 2a90 	vmov	r2, s15
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b4e4:	e008      	b.n	800b4f8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	609a      	str	r2, [r3, #8]
}
 800b4f8:	bf00      	nop
 800b4fa:	3724      	adds	r7, #36	; 0x24
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr
 800b504:	58024400 	.word	0x58024400
 800b508:	03d09000 	.word	0x03d09000
 800b50c:	46000000 	.word	0x46000000
 800b510:	4c742400 	.word	0x4c742400
 800b514:	4a742400 	.word	0x4a742400
 800b518:	4bbebc20 	.word	0x4bbebc20

0800b51c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b526:	2300      	movs	r3, #0
 800b528:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b52a:	4b53      	ldr	r3, [pc, #332]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b52c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b52e:	f003 0303 	and.w	r3, r3, #3
 800b532:	2b03      	cmp	r3, #3
 800b534:	d101      	bne.n	800b53a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	e099      	b.n	800b66e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b53a:	4b4f      	ldr	r3, [pc, #316]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	4a4e      	ldr	r2, [pc, #312]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b540:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b544:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b546:	f7f7 fd0d 	bl	8002f64 <HAL_GetTick>
 800b54a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b54c:	e008      	b.n	800b560 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b54e:	f7f7 fd09 	bl	8002f64 <HAL_GetTick>
 800b552:	4602      	mov	r2, r0
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	1ad3      	subs	r3, r2, r3
 800b558:	2b02      	cmp	r3, #2
 800b55a:	d901      	bls.n	800b560 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b55c:	2303      	movs	r3, #3
 800b55e:	e086      	b.n	800b66e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b560:	4b45      	ldr	r3, [pc, #276]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d1f0      	bne.n	800b54e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b56c:	4b42      	ldr	r3, [pc, #264]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b570:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	031b      	lsls	r3, r3, #12
 800b57a:	493f      	ldr	r1, [pc, #252]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b57c:	4313      	orrs	r3, r2
 800b57e:	628b      	str	r3, [r1, #40]	; 0x28
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	3b01      	subs	r3, #1
 800b586:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	3b01      	subs	r3, #1
 800b590:	025b      	lsls	r3, r3, #9
 800b592:	b29b      	uxth	r3, r3
 800b594:	431a      	orrs	r2, r3
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	68db      	ldr	r3, [r3, #12]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	041b      	lsls	r3, r3, #16
 800b59e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b5a2:	431a      	orrs	r2, r3
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	691b      	ldr	r3, [r3, #16]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	061b      	lsls	r3, r3, #24
 800b5ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b5b0:	4931      	ldr	r1, [pc, #196]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b5b6:	4b30      	ldr	r3, [pc, #192]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	695b      	ldr	r3, [r3, #20]
 800b5c2:	492d      	ldr	r1, [pc, #180]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b5c8:	4b2b      	ldr	r3, [pc, #172]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5cc:	f023 0220 	bic.w	r2, r3, #32
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	699b      	ldr	r3, [r3, #24]
 800b5d4:	4928      	ldr	r1, [pc, #160]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b5da:	4b27      	ldr	r3, [pc, #156]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5de:	4a26      	ldr	r2, [pc, #152]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5e0:	f023 0310 	bic.w	r3, r3, #16
 800b5e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b5e6:	4b24      	ldr	r3, [pc, #144]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b5ea:	4b24      	ldr	r3, [pc, #144]	; (800b67c <RCCEx_PLL2_Config+0x160>)
 800b5ec:	4013      	ands	r3, r2
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	69d2      	ldr	r2, [r2, #28]
 800b5f2:	00d2      	lsls	r2, r2, #3
 800b5f4:	4920      	ldr	r1, [pc, #128]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b5fa:	4b1f      	ldr	r3, [pc, #124]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b5fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5fe:	4a1e      	ldr	r2, [pc, #120]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b600:	f043 0310 	orr.w	r3, r3, #16
 800b604:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d106      	bne.n	800b61a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b60c:	4b1a      	ldr	r3, [pc, #104]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b60e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b610:	4a19      	ldr	r2, [pc, #100]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b612:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b616:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b618:	e00f      	b.n	800b63a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d106      	bne.n	800b62e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b620:	4b15      	ldr	r3, [pc, #84]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b624:	4a14      	ldr	r2, [pc, #80]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b62a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b62c:	e005      	b.n	800b63a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b62e:	4b12      	ldr	r3, [pc, #72]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b632:	4a11      	ldr	r2, [pc, #68]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b634:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b638:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b63a:	4b0f      	ldr	r3, [pc, #60]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a0e      	ldr	r2, [pc, #56]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b640:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b644:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b646:	f7f7 fc8d 	bl	8002f64 <HAL_GetTick>
 800b64a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b64c:	e008      	b.n	800b660 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b64e:	f7f7 fc89 	bl	8002f64 <HAL_GetTick>
 800b652:	4602      	mov	r2, r0
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	1ad3      	subs	r3, r2, r3
 800b658:	2b02      	cmp	r3, #2
 800b65a:	d901      	bls.n	800b660 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b65c:	2303      	movs	r3, #3
 800b65e:	e006      	b.n	800b66e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b660:	4b05      	ldr	r3, [pc, #20]	; (800b678 <RCCEx_PLL2_Config+0x15c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d0f0      	beq.n	800b64e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b66c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3710      	adds	r7, #16
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	58024400 	.word	0x58024400
 800b67c:	ffff0007 	.word	0xffff0007

0800b680 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b68a:	2300      	movs	r3, #0
 800b68c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b68e:	4b53      	ldr	r3, [pc, #332]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b692:	f003 0303 	and.w	r3, r3, #3
 800b696:	2b03      	cmp	r3, #3
 800b698:	d101      	bne.n	800b69e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	e099      	b.n	800b7d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b69e:	4b4f      	ldr	r3, [pc, #316]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a4e      	ldr	r2, [pc, #312]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b6a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b6a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6aa:	f7f7 fc5b 	bl	8002f64 <HAL_GetTick>
 800b6ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6b0:	e008      	b.n	800b6c4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b6b2:	f7f7 fc57 	bl	8002f64 <HAL_GetTick>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	1ad3      	subs	r3, r2, r3
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d901      	bls.n	800b6c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b6c0:	2303      	movs	r3, #3
 800b6c2:	e086      	b.n	800b7d2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6c4:	4b45      	ldr	r3, [pc, #276]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d1f0      	bne.n	800b6b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b6d0:	4b42      	ldr	r3, [pc, #264]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b6d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6d4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	051b      	lsls	r3, r3, #20
 800b6de:	493f      	ldr	r1, [pc, #252]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	628b      	str	r3, [r1, #40]	; 0x28
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	685b      	ldr	r3, [r3, #4]
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	025b      	lsls	r3, r3, #9
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	431a      	orrs	r2, r3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	3b01      	subs	r3, #1
 800b700:	041b      	lsls	r3, r3, #16
 800b702:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b706:	431a      	orrs	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	691b      	ldr	r3, [r3, #16]
 800b70c:	3b01      	subs	r3, #1
 800b70e:	061b      	lsls	r3, r3, #24
 800b710:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b714:	4931      	ldr	r1, [pc, #196]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b716:	4313      	orrs	r3, r2
 800b718:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b71a:	4b30      	ldr	r3, [pc, #192]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b71c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b71e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	695b      	ldr	r3, [r3, #20]
 800b726:	492d      	ldr	r1, [pc, #180]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b728:	4313      	orrs	r3, r2
 800b72a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b72c:	4b2b      	ldr	r3, [pc, #172]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b72e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b730:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	699b      	ldr	r3, [r3, #24]
 800b738:	4928      	ldr	r1, [pc, #160]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b73a:	4313      	orrs	r3, r2
 800b73c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b73e:	4b27      	ldr	r3, [pc, #156]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b742:	4a26      	ldr	r2, [pc, #152]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b744:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b748:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b74a:	4b24      	ldr	r3, [pc, #144]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b74c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b74e:	4b24      	ldr	r3, [pc, #144]	; (800b7e0 <RCCEx_PLL3_Config+0x160>)
 800b750:	4013      	ands	r3, r2
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	69d2      	ldr	r2, [r2, #28]
 800b756:	00d2      	lsls	r2, r2, #3
 800b758:	4920      	ldr	r1, [pc, #128]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b75a:	4313      	orrs	r3, r2
 800b75c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b75e:	4b1f      	ldr	r3, [pc, #124]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b762:	4a1e      	ldr	r2, [pc, #120]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b768:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d106      	bne.n	800b77e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b770:	4b1a      	ldr	r3, [pc, #104]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b774:	4a19      	ldr	r2, [pc, #100]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b776:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b77a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b77c:	e00f      	b.n	800b79e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	2b01      	cmp	r3, #1
 800b782:	d106      	bne.n	800b792 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b784:	4b15      	ldr	r3, [pc, #84]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b788:	4a14      	ldr	r2, [pc, #80]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b78a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b78e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b790:	e005      	b.n	800b79e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b792:	4b12      	ldr	r3, [pc, #72]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b796:	4a11      	ldr	r2, [pc, #68]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b798:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b79c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b79e:	4b0f      	ldr	r3, [pc, #60]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	4a0e      	ldr	r2, [pc, #56]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b7a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b7a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7aa:	f7f7 fbdb 	bl	8002f64 <HAL_GetTick>
 800b7ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7b0:	e008      	b.n	800b7c4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b7b2:	f7f7 fbd7 	bl	8002f64 <HAL_GetTick>
 800b7b6:	4602      	mov	r2, r0
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	1ad3      	subs	r3, r2, r3
 800b7bc:	2b02      	cmp	r3, #2
 800b7be:	d901      	bls.n	800b7c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b7c0:	2303      	movs	r3, #3
 800b7c2:	e006      	b.n	800b7d2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7c4:	4b05      	ldr	r3, [pc, #20]	; (800b7dc <RCCEx_PLL3_Config+0x15c>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d0f0      	beq.n	800b7b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b7d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	3710      	adds	r7, #16
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}
 800b7da:	bf00      	nop
 800b7dc:	58024400 	.word	0x58024400
 800b7e0:	ffff0007 	.word	0xffff0007

0800b7e4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	e04d      	b.n	800b892 <HAL_RNG_Init+0xae>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	7a5b      	ldrb	r3, [r3, #9]
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d105      	bne.n	800b80c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f7f6 fa38 	bl	8001c7c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2202      	movs	r2, #2
 800b810:	725a      	strb	r2, [r3, #9]
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f023 0120 	bic.w	r1, r3, #32
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	685a      	ldr	r2, [r3, #4]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	430a      	orrs	r2, r1
 800b826:	601a      	str	r2, [r3, #0]
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f042 0204 	orr.w	r2, r2, #4
 800b836:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b842:	2b40      	cmp	r3, #64	; 0x40
 800b844:	d104      	bne.n	800b850 <HAL_RNG_Init+0x6c>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2204      	movs	r2, #4
 800b84a:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 800b84c:	2301      	movs	r3, #1
 800b84e:	e020      	b.n	800b892 <HAL_RNG_Init+0xae>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 800b850:	f7f7 fb88 	bl	8002f64 <HAL_GetTick>
 800b854:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800b856:	e00e      	b.n	800b876 <HAL_RNG_Init+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800b858:	f7f7 fb84 	bl	8002f64 <HAL_GetTick>
 800b85c:	4602      	mov	r2, r0
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	1ad3      	subs	r3, r2, r3
 800b862:	2b02      	cmp	r3, #2
 800b864:	d907      	bls.n	800b876 <HAL_RNG_Init+0x92>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2204      	movs	r2, #4
 800b86a:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2202      	movs	r2, #2
 800b870:	60da      	str	r2, [r3, #12]
      return HAL_ERROR;
 800b872:	2301      	movs	r3, #1
 800b874:	e00d      	b.n	800b892 <HAL_RNG_Init+0xae>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	f003 0304 	and.w	r3, r3, #4
 800b880:	2b04      	cmp	r3, #4
 800b882:	d0e9      	beq.n	800b858 <HAL_RNG_Init+0x74>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2201      	movs	r2, #1
 800b888:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800b890:	2300      	movs	r3, #0
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b084      	sub	sp, #16
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
 800b8a2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	7a1b      	ldrb	r3, [r3, #8]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d101      	bne.n	800b8b4 <HAL_RNG_GenerateRandomNumber+0x1a>
 800b8b0:	2302      	movs	r3, #2
 800b8b2:	e03d      	b.n	800b930 <HAL_RNG_GenerateRandomNumber+0x96>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	7a5b      	ldrb	r3, [r3, #9]
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d12c      	bne.n	800b91e <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2202      	movs	r2, #2
 800b8c8:	725a      	strb	r2, [r3, #9]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 800b8ca:	f7f7 fb4b 	bl	8002f64 <HAL_GetTick>
 800b8ce:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b8d0:	e011      	b.n	800b8f6 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800b8d2:	f7f7 fb47 	bl	8002f64 <HAL_GetTick>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	1ad3      	subs	r3, r2, r3
 800b8dc:	2b02      	cmp	r3, #2
 800b8de:	d90a      	bls.n	800b8f6 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2202      	movs	r2, #2
 800b8ea:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	721a      	strb	r2, [r3, #8]
        return HAL_ERROR;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	e01c      	b.n	800b930 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	f003 0301 	and.w	r3, r3, #1
 800b900:	2b01      	cmp	r3, #1
 800b902:	d1e6      	bne.n	800b8d2 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	689a      	ldr	r2, [r3, #8]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	611a      	str	r2, [r3, #16]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	691a      	ldr	r2, [r3, #16]
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	725a      	strb	r2, [r3, #9]
 800b91c:	e004      	b.n	800b928 <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2204      	movs	r2, #4
 800b922:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 800b924:	2301      	movs	r3, #1
 800b926:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2200      	movs	r2, #0
 800b92c:	721a      	strb	r2, [r3, #8]

  return status;
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b086      	sub	sp, #24
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	60f8      	str	r0, [r7, #12]
 800b940:	60b9      	str	r1, [r7, #8]
 800b942:	607a      	str	r2, [r7, #4]
 800b944:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	2b02      	cmp	r3, #2
 800b94a:	d904      	bls.n	800b956 <HAL_SAI_InitProtocol+0x1e>
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	3b03      	subs	r3, #3
 800b950:	2b01      	cmp	r3, #1
 800b952:	d812      	bhi.n	800b97a <HAL_SAI_InitProtocol+0x42>
 800b954:	e008      	b.n	800b968 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	68b9      	ldr	r1, [r7, #8]
 800b95c:	68f8      	ldr	r0, [r7, #12]
 800b95e:	f000 fb7d 	bl	800c05c <SAI_InitI2S>
 800b962:	4603      	mov	r3, r0
 800b964:	75fb      	strb	r3, [r7, #23]
      break;
 800b966:	e00b      	b.n	800b980 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	687a      	ldr	r2, [r7, #4]
 800b96c:	68b9      	ldr	r1, [r7, #8]
 800b96e:	68f8      	ldr	r0, [r7, #12]
 800b970:	f000 fc26 	bl	800c1c0 <SAI_InitPCM>
 800b974:	4603      	mov	r3, r0
 800b976:	75fb      	strb	r3, [r7, #23]
      break;
 800b978:	e002      	b.n	800b980 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800b97a:	2301      	movs	r3, #1
 800b97c:	75fb      	strb	r3, [r7, #23]
      break;
 800b97e:	bf00      	nop
  }

  if (status == HAL_OK)
 800b980:	7dfb      	ldrb	r3, [r7, #23]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d104      	bne.n	800b990 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800b986:	68f8      	ldr	r0, [r7, #12]
 800b988:	f000 f808 	bl	800b99c <HAL_SAI_Init>
 800b98c:	4603      	mov	r3, r0
 800b98e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b990:	7dfb      	ldrb	r3, [r7, #23]
}
 800b992:	4618      	mov	r0, r3
 800b994:	3718      	adds	r7, #24
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}
	...

0800b99c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b08a      	sub	sp, #40	; 0x28
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d101      	bne.n	800b9ae <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e283      	b.n	800beb6 <HAL_SAI_Init+0x51a>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800b9ae:	f7f7 fb09 	bl	8002fc4 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	d113      	bne.n	800b9e4 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a94      	ldr	r2, [pc, #592]	; (800bc14 <HAL_SAI_Init+0x278>)
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d004      	beq.n	800b9d0 <HAL_SAI_Init+0x34>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a93      	ldr	r2, [pc, #588]	; (800bc18 <HAL_SAI_Init+0x27c>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d107      	bne.n	800b9e0 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d103      	bne.n	800b9e0 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d001      	beq.n	800b9e4 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	e268      	b.n	800beb6 <HAL_SAI_Init+0x51a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4a8a      	ldr	r2, [pc, #552]	; (800bc14 <HAL_SAI_Init+0x278>)
 800b9ea:	4293      	cmp	r3, r2
 800b9ec:	d004      	beq.n	800b9f8 <HAL_SAI_Init+0x5c>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4a8a      	ldr	r2, [pc, #552]	; (800bc1c <HAL_SAI_Init+0x280>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d102      	bne.n	800b9fe <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800b9f8:	4b89      	ldr	r3, [pc, #548]	; (800bc20 <HAL_SAI_Init+0x284>)
 800b9fa:	61bb      	str	r3, [r7, #24]
 800b9fc:	e028      	b.n	800ba50 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4a88      	ldr	r2, [pc, #544]	; (800bc24 <HAL_SAI_Init+0x288>)
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d004      	beq.n	800ba12 <HAL_SAI_Init+0x76>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a86      	ldr	r2, [pc, #536]	; (800bc28 <HAL_SAI_Init+0x28c>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d102      	bne.n	800ba18 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800ba12:	4b86      	ldr	r3, [pc, #536]	; (800bc2c <HAL_SAI_Init+0x290>)
 800ba14:	61bb      	str	r3, [r7, #24]
 800ba16:	e01b      	b.n	800ba50 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a84      	ldr	r2, [pc, #528]	; (800bc30 <HAL_SAI_Init+0x294>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d004      	beq.n	800ba2c <HAL_SAI_Init+0x90>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a83      	ldr	r2, [pc, #524]	; (800bc34 <HAL_SAI_Init+0x298>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d102      	bne.n	800ba32 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800ba2c:	4b82      	ldr	r3, [pc, #520]	; (800bc38 <HAL_SAI_Init+0x29c>)
 800ba2e:	61bb      	str	r3, [r7, #24]
 800ba30:	e00e      	b.n	800ba50 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	4a78      	ldr	r2, [pc, #480]	; (800bc18 <HAL_SAI_Init+0x27c>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d004      	beq.n	800ba46 <HAL_SAI_Init+0xaa>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a7e      	ldr	r2, [pc, #504]	; (800bc3c <HAL_SAI_Init+0x2a0>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d102      	bne.n	800ba4c <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800ba46:	4b7e      	ldr	r3, [pc, #504]	; (800bc40 <HAL_SAI_Init+0x2a4>)
 800ba48:	61bb      	str	r3, [r7, #24]
 800ba4a:	e001      	b.n	800ba50 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e232      	b.n	800beb6 <HAL_SAI_Init+0x51a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d106      	bne.n	800ba6a <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f7f6 f977 	bl	8001d58 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 fc62 	bl	800c334 <SAI_Disable>
 800ba70:	4603      	mov	r3, r0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d001      	beq.n	800ba7a <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800ba76:	2301      	movs	r3, #1
 800ba78:	e21d      	b.n	800beb6 <HAL_SAI_Init+0x51a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2202      	movs	r2, #2
 800ba7e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	68db      	ldr	r3, [r3, #12]
 800ba86:	2b02      	cmp	r3, #2
 800ba88:	d00c      	beq.n	800baa4 <HAL_SAI_Init+0x108>
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d80d      	bhi.n	800baaa <HAL_SAI_Init+0x10e>
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <HAL_SAI_Init+0xfc>
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d003      	beq.n	800ba9e <HAL_SAI_Init+0x102>
 800ba96:	e008      	b.n	800baaa <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800ba9c:	e008      	b.n	800bab0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ba9e:	2310      	movs	r3, #16
 800baa0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800baa2:	e005      	b.n	800bab0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800baa4:	2320      	movs	r3, #32
 800baa6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800baa8:	e002      	b.n	800bab0 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800baaa:	2300      	movs	r3, #0
 800baac:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800baae:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	689b      	ldr	r3, [r3, #8]
 800bab4:	2b05      	cmp	r3, #5
 800bab6:	d832      	bhi.n	800bb1e <HAL_SAI_Init+0x182>
 800bab8:	a201      	add	r2, pc, #4	; (adr r2, 800bac0 <HAL_SAI_Init+0x124>)
 800baba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800babe:	bf00      	nop
 800bac0:	0800bad9 	.word	0x0800bad9
 800bac4:	0800badf 	.word	0x0800badf
 800bac8:	0800bae7 	.word	0x0800bae7
 800bacc:	0800baef 	.word	0x0800baef
 800bad0:	0800baff 	.word	0x0800baff
 800bad4:	0800bb0f 	.word	0x0800bb0f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800bad8:	2300      	movs	r3, #0
 800bada:	61fb      	str	r3, [r7, #28]
      break;
 800badc:	e022      	b.n	800bb24 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800bade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bae2:	61fb      	str	r3, [r7, #28]
      break;
 800bae4:	e01e      	b.n	800bb24 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800bae6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800baea:	61fb      	str	r3, [r7, #28]
      break;
 800baec:	e01a      	b.n	800bb24 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800baee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800baf2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800baf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baf6:	f043 0301 	orr.w	r3, r3, #1
 800bafa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800bafc:	e012      	b.n	800bb24 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800bafe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bb02:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800bb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb06:	f043 0302 	orr.w	r3, r3, #2
 800bb0a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800bb0c:	e00a      	b.n	800bb24 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800bb0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bb12:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800bb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb16:	f043 0303 	orr.w	r3, r3, #3
 800bb1a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800bb1c:	e002      	b.n	800bb24 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	61fb      	str	r3, [r7, #28]
      break;
 800bb22:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb28:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6a1b      	ldr	r3, [r3, #32]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 80ba 	beq.w	800bca8 <HAL_SAI_Init+0x30c>
  {
    uint32_t freq = 0;
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a35      	ldr	r2, [pc, #212]	; (800bc14 <HAL_SAI_Init+0x278>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d004      	beq.n	800bb4c <HAL_SAI_Init+0x1b0>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a35      	ldr	r2, [pc, #212]	; (800bc1c <HAL_SAI_Init+0x280>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d104      	bne.n	800bb56 <HAL_SAI_Init+0x1ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800bb4c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bb50:	f7fe fc02 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 800bb54:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4a32      	ldr	r2, [pc, #200]	; (800bc24 <HAL_SAI_Init+0x288>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d004      	beq.n	800bb6a <HAL_SAI_Init+0x1ce>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4a30      	ldr	r2, [pc, #192]	; (800bc28 <HAL_SAI_Init+0x28c>)
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d104      	bne.n	800bb74 <HAL_SAI_Init+0x1d8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800bb6a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800bb6e:	f7fe fbf3 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 800bb72:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	4a2d      	ldr	r2, [pc, #180]	; (800bc30 <HAL_SAI_Init+0x294>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d004      	beq.n	800bb88 <HAL_SAI_Init+0x1ec>
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a2c      	ldr	r2, [pc, #176]	; (800bc34 <HAL_SAI_Init+0x298>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d104      	bne.n	800bb92 <HAL_SAI_Init+0x1f6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800bb88:	f44f 7000 	mov.w	r0, #512	; 0x200
 800bb8c:	f7fe fbe4 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 800bb90:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a20      	ldr	r2, [pc, #128]	; (800bc18 <HAL_SAI_Init+0x27c>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d104      	bne.n	800bba6 <HAL_SAI_Init+0x20a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800bb9c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800bba0:	f7fe fbda 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 800bba4:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a24      	ldr	r2, [pc, #144]	; (800bc3c <HAL_SAI_Init+0x2a0>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d104      	bne.n	800bbba <HAL_SAI_Init+0x21e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800bbb0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800bbb4:	f7fe fbd0 	bl	800a358 <HAL_RCCEx_GetPeriphCLKFreq>
 800bbb8:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	699b      	ldr	r3, [r3, #24]
 800bbbe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bbc2:	d120      	bne.n	800bc06 <HAL_SAI_Init+0x26a>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbc8:	2b04      	cmp	r3, #4
 800bbca:	d102      	bne.n	800bbd2 <HAL_SAI_Init+0x236>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 800bbcc:	2340      	movs	r3, #64	; 0x40
 800bbce:	60fb      	str	r3, [r7, #12]
 800bbd0:	e00a      	b.n	800bbe8 <HAL_SAI_Init+0x24c>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbd6:	2b08      	cmp	r3, #8
 800bbd8:	d103      	bne.n	800bbe2 <HAL_SAI_Init+0x246>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 800bbda:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbde:	60fb      	str	r3, [r7, #12]
 800bbe0:	e002      	b.n	800bbe8 <HAL_SAI_Init+0x24c>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe6:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	4613      	mov	r3, r2
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	4413      	add	r3, r2
 800bbf0:	005b      	lsls	r3, r3, #1
 800bbf2:	4619      	mov	r1, r3
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6a1b      	ldr	r3, [r3, #32]
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	fb02 f303 	mul.w	r3, r2, r3
 800bbfe:	fbb1 f3f3 	udiv	r3, r1, r3
 800bc02:	613b      	str	r3, [r7, #16]
 800bc04:	e02f      	b.n	800bc66 <HAL_SAI_Init+0x2ca>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bc0e:	d119      	bne.n	800bc44 <HAL_SAI_Init+0x2a8>
 800bc10:	2302      	movs	r3, #2
 800bc12:	e018      	b.n	800bc46 <HAL_SAI_Init+0x2aa>
 800bc14:	40015804 	.word	0x40015804
 800bc18:	58005404 	.word	0x58005404
 800bc1c:	40015824 	.word	0x40015824
 800bc20:	40015800 	.word	0x40015800
 800bc24:	40015c04 	.word	0x40015c04
 800bc28:	40015c24 	.word	0x40015c24
 800bc2c:	40015c00 	.word	0x40015c00
 800bc30:	40016004 	.word	0x40016004
 800bc34:	40016024 	.word	0x40016024
 800bc38:	40016000 	.word	0x40016000
 800bc3c:	58005424 	.word	0x58005424
 800bc40:	58005400 	.word	0x58005400
 800bc44:	2301      	movs	r3, #1
 800bc46:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800bc48:	697a      	ldr	r2, [r7, #20]
 800bc4a:	4613      	mov	r3, r2
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	4413      	add	r3, r2
 800bc50:	005b      	lsls	r3, r3, #1
 800bc52:	4619      	mov	r1, r3
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6a1b      	ldr	r3, [r3, #32]
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	fb02 f303 	mul.w	r3, r2, r3
 800bc5e:	021b      	lsls	r3, r3, #8
 800bc60:	fbb1 f3f3 	udiv	r3, r1, r3
 800bc64:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	4a95      	ldr	r2, [pc, #596]	; (800bec0 <HAL_SAI_Init+0x524>)
 800bc6a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc6e:	08da      	lsrs	r2, r3, #3
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800bc74:	6939      	ldr	r1, [r7, #16]
 800bc76:	4b92      	ldr	r3, [pc, #584]	; (800bec0 <HAL_SAI_Init+0x524>)
 800bc78:	fba3 2301 	umull	r2, r3, r3, r1
 800bc7c:	08da      	lsrs	r2, r3, #3
 800bc7e:	4613      	mov	r3, r2
 800bc80:	009b      	lsls	r3, r3, #2
 800bc82:	4413      	add	r3, r2
 800bc84:	005b      	lsls	r3, r3, #1
 800bc86:	1aca      	subs	r2, r1, r3
 800bc88:	2a08      	cmp	r2, #8
 800bc8a:	d904      	bls.n	800bc96 <HAL_SAI_Init+0x2fa>
    {
      hsai->Init.Mckdiv += 1U;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc90:	1c5a      	adds	r2, r3, #1
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc9a:	2b04      	cmp	r3, #4
 800bc9c:	d104      	bne.n	800bca8 <HAL_SAI_Init+0x30c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca2:	085a      	lsrs	r2, r3, #1
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d003      	beq.n	800bcb8 <HAL_SAI_Init+0x31c>
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	2b02      	cmp	r3, #2
 800bcb6:	d109      	bne.n	800bccc <HAL_SAI_Init+0x330>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d101      	bne.n	800bcc4 <HAL_SAI_Init+0x328>
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	e001      	b.n	800bcc8 <HAL_SAI_Init+0x32c>
 800bcc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bcc8:	623b      	str	r3, [r7, #32]
 800bcca:	e008      	b.n	800bcde <HAL_SAI_Init+0x342>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d102      	bne.n	800bcda <HAL_SAI_Init+0x33e>
 800bcd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bcd8:	e000      	b.n	800bcdc <HAL_SAI_Init+0x340>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800bcde:	f7f7 f971 	bl	8002fc4 <HAL_GetREVID>
 800bce2:	4603      	mov	r3, r0
 800bce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bce8:	d331      	bcc.n	800bd4e <HAL_SAI_Init+0x3b2>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	6819      	ldr	r1, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	4b73      	ldr	r3, [pc, #460]	; (800bec4 <HAL_SAI_Init+0x528>)
 800bcf6:	400b      	ands	r3, r1
 800bcf8:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	6819      	ldr	r1, [r3, #0]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685a      	ldr	r2, [r3, #4]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd08:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bd0e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd14:	431a      	orrs	r2, r3
 800bd16:	6a3b      	ldr	r3, [r7, #32]
 800bd18:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bd1a:	69fb      	ldr	r3, [r7, #28]
 800bd1c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bd22:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	695b      	ldr	r3, [r3, #20]
 800bd28:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd2e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd34:	051b      	lsls	r3, r3, #20
 800bd36:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bd3c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	691b      	ldr	r3, [r3, #16]
 800bd42:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	430a      	orrs	r2, r1
 800bd4a:	601a      	str	r2, [r3, #0]
 800bd4c:	e02d      	b.n	800bdaa <HAL_SAI_Init+0x40e>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	6819      	ldr	r1, [r3, #0]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681a      	ldr	r2, [r3, #0]
 800bd58:	4b5b      	ldr	r3, [pc, #364]	; (800bec8 <HAL_SAI_Init+0x52c>)
 800bd5a:	400b      	ands	r3, r1
 800bd5c:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	6819      	ldr	r1, [r3, #0]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	685a      	ldr	r2, [r3, #4]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd6c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bd72:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd78:	431a      	orrs	r2, r3
 800bd7a:	6a3b      	ldr	r3, [r7, #32]
 800bd7c:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bd7e:	69fb      	ldr	r3, [r7, #28]
 800bd80:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bd86:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	695b      	ldr	r3, [r3, #20]
 800bd8c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bd92:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd98:	051b      	lsls	r3, r3, #20
 800bd9a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bda0:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	430a      	orrs	r2, r1
 800bda8:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	6859      	ldr	r1, [r3, #4]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	4b45      	ldr	r3, [pc, #276]	; (800becc <HAL_SAI_Init+0x530>)
 800bdb6:	400b      	ands	r3, r1
 800bdb8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	6859      	ldr	r1, [r3, #4]
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	69da      	ldr	r2, [r3, #28]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdc8:	431a      	orrs	r2, r3
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdce:	431a      	orrs	r2, r3
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	430a      	orrs	r2, r1
 800bdd6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	6899      	ldr	r1, [r3, #8]
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	4b3b      	ldr	r3, [pc, #236]	; (800bed0 <HAL_SAI_Init+0x534>)
 800bde4:	400b      	ands	r3, r1
 800bde6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	6899      	ldr	r1, [r3, #8]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdf2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bdf8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 800bdfe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 800be04:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be0a:	3b01      	subs	r3, #1
 800be0c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800be0e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	430a      	orrs	r2, r1
 800be16:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	68d9      	ldr	r1, [r3, #12]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681a      	ldr	r2, [r3, #0]
 800be22:	f24f 0320 	movw	r3, #61472	; 0xf020
 800be26:	400b      	ands	r3, r1
 800be28:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	68d9      	ldr	r1, [r3, #12]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800be38:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be3e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800be40:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be46:	3b01      	subs	r3, #1
 800be48:	021b      	lsls	r3, r3, #8
 800be4a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	430a      	orrs	r2, r1
 800be52:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	4a1e      	ldr	r2, [pc, #120]	; (800bed4 <HAL_SAI_Init+0x538>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d004      	beq.n	800be68 <HAL_SAI_Init+0x4cc>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	4a1d      	ldr	r2, [pc, #116]	; (800bed8 <HAL_SAI_Init+0x53c>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d119      	bne.n	800be9c <HAL_SAI_Init+0x500>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800be68:	69bb      	ldr	r3, [r7, #24]
 800be6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be6c:	f023 0201 	bic.w	r2, r3, #1
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	d10e      	bne.n	800be9c <HAL_SAI_Init+0x500>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be86:	3b01      	subs	r3, #1
 800be88:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800be8a:	431a      	orrs	r2, r3
 800be8c:	69bb      	ldr	r3, [r7, #24]
 800be8e:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be94:	f043 0201 	orr.w	r2, r3, #1
 800be98:	69bb      	ldr	r3, [r7, #24]
 800be9a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2201      	movs	r2, #1
 800bea8:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 800beb4:	2300      	movs	r3, #0
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3728      	adds	r7, #40	; 0x28
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}
 800bebe:	bf00      	nop
 800bec0:	cccccccd 	.word	0xcccccccd
 800bec4:	f005c010 	.word	0xf005c010
 800bec8:	f805c010 	.word	0xf805c010
 800becc:	ffff1ff0 	.word	0xffff1ff0
 800bed0:	fff88000 	.word	0xfff88000
 800bed4:	40015804 	.word	0x40015804
 800bed8:	58005404 	.word	0x58005404

0800bedc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b086      	sub	sp, #24
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	4613      	mov	r3, r2
 800bee8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800beea:	f7f7 f83b 	bl	8002f64 <HAL_GetTick>
 800beee:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d002      	beq.n	800befc <HAL_SAI_Transmit_DMA+0x20>
 800bef6:	88fb      	ldrh	r3, [r7, #6]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d101      	bne.n	800bf00 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800befc:	2301      	movs	r3, #1
 800befe:	e098      	b.n	800c032 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	f040 8091 	bne.w	800c030 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d101      	bne.n	800bf1c <HAL_SAI_Transmit_DMA+0x40>
 800bf18:	2302      	movs	r3, #2
 800bf1a:	e08a      	b.n	800c032 <HAL_SAI_Transmit_DMA+0x156>
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	68ba      	ldr	r2, [r7, #8]
 800bf28:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	88fa      	ldrh	r2, [r7, #6]
 800bf2e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	88fa      	ldrh	r2, [r7, #6]
 800bf36:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2212      	movs	r2, #18
 800bf46:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf50:	4a3a      	ldr	r2, [pc, #232]	; (800c03c <HAL_SAI_Transmit_DMA+0x160>)
 800bf52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf5a:	4a39      	ldr	r2, [pc, #228]	; (800c040 <HAL_SAI_Transmit_DMA+0x164>)
 800bf5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf64:	4a37      	ldr	r2, [pc, #220]	; (800c044 <HAL_SAI_Transmit_DMA+0x168>)
 800bf66:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bf6e:	2200      	movs	r2, #0
 800bf70:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	331c      	adds	r3, #28
 800bf84:	461a      	mov	r2, r3
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 800bf8c:	f7f8 fed4 	bl	8004d38 <HAL_DMA_Start_IT>
 800bf90:	4603      	mov	r3, r0
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d005      	beq.n	800bfa2 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	e047      	b.n	800c032 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	68f8      	ldr	r0, [r7, #12]
 800bfa6:	f000 f98d 	bl	800c2c4 <SAI_InterruptFlag>
 800bfaa:	4601      	mov	r1, r0
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	691a      	ldr	r2, [r3, #16]
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	430a      	orrs	r2, r1
 800bfb8:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800bfc8:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bfca:	e015      	b.n	800bff8 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800bfcc:	f7f6 ffca 	bl	8002f64 <HAL_GetTick>
 800bfd0:	4602      	mov	r2, r0
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	1ad3      	subs	r3, r2, r3
 800bfd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bfda:	d90d      	bls.n	800bff8 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bfe2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

        return HAL_TIMEOUT;
 800bff4:	2303      	movs	r3, #3
 800bff6:	e01c      	b.n	800c032 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	695b      	ldr	r3, [r3, #20]
 800bffe:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c002:	2b00      	cmp	r3, #0
 800c004:	d0e2      	beq.n	800bfcc <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c010:	2b00      	cmp	r3, #0
 800c012:	d107      	bne.n	800c024 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800c022:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2200      	movs	r2, #0
 800c028:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 800c02c:	2300      	movs	r3, #0
 800c02e:	e000      	b.n	800c032 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800c030:	2302      	movs	r3, #2
  }
}
 800c032:	4618      	mov	r0, r3
 800c034:	3718      	adds	r7, #24
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	0800c409 	.word	0x0800c409
 800c040:	0800c3a9 	.word	0x0800c3a9
 800c044:	0800c425 	.word	0x0800c425

0800c048 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800c048:	b480      	push	{r7}
 800c04a:	b083      	sub	sp, #12
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800c050:	bf00      	nop
 800c052:	370c      	adds	r7, #12
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr

0800c05c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b087      	sub	sp, #28
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	607a      	str	r2, [r7, #4]
 800c068:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c06a:	2300      	movs	r3, #0
 800c06c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	2200      	movs	r2, #0
 800c072:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2200      	movs	r2, #0
 800c078:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d003      	beq.n	800c08a <SAI_InitI2S+0x2e>
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	2b02      	cmp	r3, #2
 800c088:	d103      	bne.n	800c092 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2200      	movs	r2, #0
 800c08e:	651a      	str	r2, [r3, #80]	; 0x50
 800c090:	e002      	b.n	800c098 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2201      	movs	r2, #1
 800c096:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c09e:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c0a6:	675a      	str	r2, [r3, #116]	; 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	683a      	ldr	r2, [r7, #0]
 800c0b2:	671a      	str	r2, [r3, #112]	; 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	f003 0301 	and.w	r3, r3, #1
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d001      	beq.n	800c0c2 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e077      	b.n	800c1b2 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d107      	bne.n	800c0d8 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	661a      	str	r2, [r3, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800c0d4:	665a      	str	r2, [r3, #100]	; 0x64
 800c0d6:	e006      	b.n	800c0e6 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c0de:	661a      	str	r2, [r3, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	665a      	str	r2, [r3, #100]	; 0x64
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2b03      	cmp	r3, #3
 800c0ea:	d84f      	bhi.n	800c18c <SAI_InitI2S+0x130>
 800c0ec:	a201      	add	r2, pc, #4	; (adr r2, 800c0f4 <SAI_InitI2S+0x98>)
 800c0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0f2:	bf00      	nop
 800c0f4:	0800c105 	.word	0x0800c105
 800c0f8:	0800c127 	.word	0x0800c127
 800c0fc:	0800c149 	.word	0x0800c149
 800c100:	0800c16b 	.word	0x0800c16b

  /* Frame definition */
  switch (datasize)
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2280      	movs	r2, #128	; 0x80
 800c108:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	085b      	lsrs	r3, r3, #1
 800c10e:	015a      	lsls	r2, r3, #5
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	085b      	lsrs	r3, r3, #1
 800c118:	011a      	lsls	r2, r3, #4
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2240      	movs	r2, #64	; 0x40
 800c122:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c124:	e035      	b.n	800c192 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2280      	movs	r2, #128	; 0x80
 800c12a:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	085b      	lsrs	r3, r3, #1
 800c130:	019a      	lsls	r2, r3, #6
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	085b      	lsrs	r3, r3, #1
 800c13a:	015a      	lsls	r2, r3, #5
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	2280      	movs	r2, #128	; 0x80
 800c144:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c146:	e024      	b.n	800c192 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	22c0      	movs	r2, #192	; 0xc0
 800c14c:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	085b      	lsrs	r3, r3, #1
 800c152:	019a      	lsls	r2, r3, #6
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	085b      	lsrs	r3, r3, #1
 800c15c:	015a      	lsls	r2, r3, #5
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2280      	movs	r2, #128	; 0x80
 800c166:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c168:	e013      	b.n	800c192 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	22e0      	movs	r2, #224	; 0xe0
 800c16e:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	085b      	lsrs	r3, r3, #1
 800c174:	019a      	lsls	r2, r3, #6
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	085b      	lsrs	r3, r3, #1
 800c17e:	015a      	lsls	r2, r3, #5
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2280      	movs	r2, #128	; 0x80
 800c188:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c18a:	e002      	b.n	800c192 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800c18c:	2301      	movs	r3, #1
 800c18e:	75fb      	strb	r3, [r7, #23]
      break;
 800c190:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	2b02      	cmp	r3, #2
 800c196:	d10b      	bne.n	800c1b0 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2b01      	cmp	r3, #1
 800c19c:	d102      	bne.n	800c1a4 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2210      	movs	r2, #16
 800c1a2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2b02      	cmp	r3, #2
 800c1a8:	d102      	bne.n	800c1b0 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2208      	movs	r2, #8
 800c1ae:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }
  return status;
 800c1b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	371c      	adds	r7, #28
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1bc:	4770      	bx	lr
 800c1be:	bf00      	nop

0800c1c0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b087      	sub	sp, #28
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	607a      	str	r2, [r7, #4]
 800c1cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d003      	beq.n	800c1ee <SAI_InitPCM+0x2e>
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	2b02      	cmp	r3, #2
 800c1ec:	d103      	bne.n	800c1f6 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	651a      	str	r2, [r3, #80]	; 0x50
 800c1f4:	e002      	b.n	800c1fc <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	2200      	movs	r2, #0
 800c200:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c208:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800c210:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2200      	movs	r2, #0
 800c216:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	683a      	ldr	r2, [r7, #0]
 800c21c:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c224:	675a      	str	r2, [r3, #116]	; 0x74

  if (protocol == SAI_PCM_SHORT)
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	2b04      	cmp	r3, #4
 800c22a:	d103      	bne.n	800c234 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2201      	movs	r2, #1
 800c230:	659a      	str	r2, [r3, #88]	; 0x58
 800c232:	e002      	b.n	800c23a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	220d      	movs	r2, #13
 800c238:	659a      	str	r2, [r3, #88]	; 0x58
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2b03      	cmp	r3, #3
 800c23e:	d837      	bhi.n	800c2b0 <SAI_InitPCM+0xf0>
 800c240:	a201      	add	r2, pc, #4	; (adr r2, 800c248 <SAI_InitPCM+0x88>)
 800c242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c246:	bf00      	nop
 800c248:	0800c259 	.word	0x0800c259
 800c24c:	0800c26f 	.word	0x0800c26f
 800c250:	0800c285 	.word	0x0800c285
 800c254:	0800c29b 	.word	0x0800c29b
  }

  switch (datasize)
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	2280      	movs	r2, #128	; 0x80
 800c25c:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	011a      	lsls	r2, r3, #4
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	2240      	movs	r2, #64	; 0x40
 800c26a:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c26c:	e023      	b.n	800c2b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2280      	movs	r2, #128	; 0x80
 800c272:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	015a      	lsls	r2, r3, #5
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2280      	movs	r2, #128	; 0x80
 800c280:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c282:	e018      	b.n	800c2b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	22c0      	movs	r2, #192	; 0xc0
 800c288:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	015a      	lsls	r2, r3, #5
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2280      	movs	r2, #128	; 0x80
 800c296:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c298:	e00d      	b.n	800c2b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	22e0      	movs	r2, #224	; 0xe0
 800c29e:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	015a      	lsls	r2, r3, #5
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	2280      	movs	r2, #128	; 0x80
 800c2ac:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800c2ae:	e002      	b.n	800c2b6 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	75fb      	strb	r3, [r7, #23]
      break;
 800c2b4:	bf00      	nop
  }

  return status;
 800c2b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	371c      	adds	r7, #28
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b085      	sub	sp, #20
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800c2d4:	78fb      	ldrb	r3, [r7, #3]
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	d103      	bne.n	800c2e2 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	f043 0308 	orr.w	r3, r3, #8
 800c2e0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2e6:	2b08      	cmp	r3, #8
 800c2e8:	d10b      	bne.n	800c302 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c2ee:	2b03      	cmp	r3, #3
 800c2f0:	d003      	beq.n	800c2fa <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	685b      	ldr	r3, [r3, #4]
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d103      	bne.n	800c302 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f043 0310 	orr.w	r3, r3, #16
 800c300:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	685b      	ldr	r3, [r3, #4]
 800c306:	2b03      	cmp	r3, #3
 800c308:	d003      	beq.n	800c312 <SAI_InterruptFlag+0x4e>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	2b02      	cmp	r3, #2
 800c310:	d104      	bne.n	800c31c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c318:	60fb      	str	r3, [r7, #12]
 800c31a:	e003      	b.n	800c324 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f043 0304 	orr.w	r3, r3, #4
 800c322:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800c324:	68fb      	ldr	r3, [r7, #12]
}
 800c326:	4618      	mov	r0, r3
 800c328:	3714      	adds	r7, #20
 800c32a:	46bd      	mov	sp, r7
 800c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c330:	4770      	bx	lr
	...

0800c334 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c334:	b480      	push	{r7}
 800c336:	b085      	sub	sp, #20
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800c33c:	4b18      	ldr	r3, [pc, #96]	; (800c3a0 <SAI_Disable+0x6c>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a18      	ldr	r2, [pc, #96]	; (800c3a4 <SAI_Disable+0x70>)
 800c342:	fba2 2303 	umull	r2, r3, r2, r3
 800c346:	0b1b      	lsrs	r3, r3, #12
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c34c:	2300      	movs	r3, #0
 800c34e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	681a      	ldr	r2, [r3, #0]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c35e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d10a      	bne.n	800c37c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c36c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 800c376:	2303      	movs	r3, #3
 800c378:	72fb      	strb	r3, [r7, #11]
      break;
 800c37a:	e009      	b.n	800c390 <SAI_Disable+0x5c>
    }
    count--;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	3b01      	subs	r3, #1
 800c380:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d1e7      	bne.n	800c360 <SAI_Disable+0x2c>

  return status;
 800c390:	7afb      	ldrb	r3, [r7, #11]
}
 800c392:	4618      	mov	r0, r3
 800c394:	3714      	adds	r7, #20
 800c396:	46bd      	mov	sp, r7
 800c398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39c:	4770      	bx	lr
 800c39e:	bf00      	nop
 800c3a0:	24000400 	.word	0x24000400
 800c3a4:	95cbec1b 	.word	0x95cbec1b

0800c3a8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3b4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3be:	d01c      	beq.n	800c3fa <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	681a      	ldr	r2, [r3, #0]
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800c3d6:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c3d8:	2100      	movs	r1, #0
 800c3da:	68f8      	ldr	r0, [r7, #12]
 800c3dc:	f7ff ff72 	bl	800c2c4 <SAI_InterruptFlag>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	43d9      	mvns	r1, r3
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	691a      	ldr	r2, [r3, #16]
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	400a      	ands	r2, r1
 800c3f0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800c3fa:	68f8      	ldr	r0, [r7, #12]
 800c3fc:	f00d fe3a 	bl	801a074 <HAL_SAI_TxCpltCallback>
#endif
}
 800c400:	bf00      	nop
 800c402:	3710      	adds	r7, #16
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c414:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800c416:	68f8      	ldr	r0, [r7, #12]
 800c418:	f00d fe22 	bl	801a060 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800c41c:	bf00      	nop
 800c41e:	3710      	adds	r7, #16
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b084      	sub	sp, #16
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c430:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7f9 fe14 	bl	8006060 <HAL_DMA_GetError>
 800c438:	4603      	mov	r3, r0
 800c43a:	2b02      	cmp	r3, #2
 800c43c:	d01d      	beq.n	800c47a <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c444:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800c45c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	f7ff ff68 	bl	800c334 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2201      	movs	r2, #1
 800c468:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	2200      	movs	r2, #0
 800c470:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f7ff fde7 	bl	800c048 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800c47a:	bf00      	nop
 800c47c:	3710      	adds	r7, #16
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
	...

0800c484 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800c48c:	2300      	movs	r3, #0
 800c48e:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d101      	bne.n	800c49a <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800c496:	2301      	movs	r3, #1
 800c498:	e0eb      	b.n	800c672 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2200      	movs	r2, #0
 800c49e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a75      	ldr	r2, [pc, #468]	; (800c67c <HAL_SPI_Init+0x1f8>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d00f      	beq.n	800c4ca <HAL_SPI_Init+0x46>
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	4a74      	ldr	r2, [pc, #464]	; (800c680 <HAL_SPI_Init+0x1fc>)
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d00a      	beq.n	800c4ca <HAL_SPI_Init+0x46>
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	4a72      	ldr	r2, [pc, #456]	; (800c684 <HAL_SPI_Init+0x200>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d005      	beq.n	800c4ca <HAL_SPI_Init+0x46>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	68db      	ldr	r3, [r3, #12]
 800c4c2:	2b0f      	cmp	r3, #15
 800c4c4:	d901      	bls.n	800c4ca <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	e0d3      	b.n	800c672 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f001 f888 	bl	800d5e0 <SPI_GetPacketSize>
 800c4d0:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	4a69      	ldr	r2, [pc, #420]	; (800c67c <HAL_SPI_Init+0x1f8>)
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	d00c      	beq.n	800c4f6 <HAL_SPI_Init+0x72>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	4a67      	ldr	r2, [pc, #412]	; (800c680 <HAL_SPI_Init+0x1fc>)
 800c4e2:	4293      	cmp	r3, r2
 800c4e4:	d007      	beq.n	800c4f6 <HAL_SPI_Init+0x72>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	4a66      	ldr	r2, [pc, #408]	; (800c684 <HAL_SPI_Init+0x200>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d002      	beq.n	800c4f6 <HAL_SPI_Init+0x72>
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	2b08      	cmp	r3, #8
 800c4f4:	d811      	bhi.n	800c51a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c4fa:	4a60      	ldr	r2, [pc, #384]	; (800c67c <HAL_SPI_Init+0x1f8>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d009      	beq.n	800c514 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a5e      	ldr	r2, [pc, #376]	; (800c680 <HAL_SPI_Init+0x1fc>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d004      	beq.n	800c514 <HAL_SPI_Init+0x90>
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4a5d      	ldr	r2, [pc, #372]	; (800c684 <HAL_SPI_Init+0x200>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d104      	bne.n	800c51e <HAL_SPI_Init+0x9a>
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	2b10      	cmp	r3, #16
 800c518:	d901      	bls.n	800c51e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800c51a:	2301      	movs	r3, #1
 800c51c:	e0a9      	b.n	800c672 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c524:	b2db      	uxtb	r3, r3
 800c526:	2b00      	cmp	r3, #0
 800c528:	d106      	bne.n	800c538 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f7f5 fd1c 	bl	8001f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2202      	movs	r2, #2
 800c53c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	681a      	ldr	r2, [r3, #0]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f022 0201 	bic.w	r2, r2, #1
 800c54e:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	699b      	ldr	r3, [r3, #24]
 800c554:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c558:	d119      	bne.n	800c58e <HAL_SPI_Init+0x10a>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	685b      	ldr	r3, [r3, #4]
 800c55e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c562:	d103      	bne.n	800c56c <HAL_SPI_Init+0xe8>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d008      	beq.n	800c57e <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10c      	bne.n	800c58e <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c578:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c57c:	d107      	bne.n	800c58e <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	681a      	ldr	r2, [r3, #0]
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c58c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	69da      	ldr	r2, [r3, #28]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c596:	431a      	orrs	r2, r3
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	431a      	orrs	r2, r3
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5a0:	ea42 0103 	orr.w	r1, r2, r3
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	68da      	ldr	r2, [r3, #12]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	430a      	orrs	r2, r1
 800c5ae:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b8:	431a      	orrs	r2, r3
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5be:	431a      	orrs	r2, r3
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	699b      	ldr	r3, [r3, #24]
 800c5c4:	431a      	orrs	r2, r3
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	691b      	ldr	r3, [r3, #16]
 800c5ca:	431a      	orrs	r2, r3
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	695b      	ldr	r3, [r3, #20]
 800c5d0:	431a      	orrs	r2, r3
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6a1b      	ldr	r3, [r3, #32]
 800c5d6:	431a      	orrs	r2, r3
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	685b      	ldr	r3, [r3, #4]
 800c5dc:	431a      	orrs	r2, r3
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5e2:	431a      	orrs	r2, r3
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	431a      	orrs	r2, r3
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5ee:	ea42 0103 	orr.w	r1, r2, r3
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	430a      	orrs	r2, r1
 800c5fc:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	685b      	ldr	r3, [r3, #4]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d113      	bne.n	800c62e <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	689b      	ldr	r3, [r3, #8]
 800c60c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c618:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	689b      	ldr	r3, [r3, #8]
 800c620:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c62c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f022 0201 	bic.w	r2, r2, #1
 800c63c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	685b      	ldr	r3, [r3, #4]
 800c642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c646:	2b00      	cmp	r3, #0
 800c648:	d00a      	beq.n	800c660 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	430a      	orrs	r2, r1
 800c65e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2200      	movs	r2, #0
 800c664:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2201      	movs	r2, #1
 800c66c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800c670:	2300      	movs	r3, #0
}
 800c672:	4618      	mov	r0, r3
 800c674:	3710      	adds	r7, #16
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	40013000 	.word	0x40013000
 800c680:	40003800 	.word	0x40003800
 800c684:	40003c00 	.word	0x40003c00

0800c688 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b08a      	sub	sp, #40	; 0x28
 800c68c:	af02      	add	r7, sp, #8
 800c68e:	60f8      	str	r0, [r7, #12]
 800c690:	60b9      	str	r1, [r7, #8]
 800c692:	603b      	str	r3, [r7, #0]
 800c694:	4613      	mov	r3, r2
 800c696:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	3320      	adds	r3, #32
 800c69e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d101      	bne.n	800c6b2 <HAL_SPI_Transmit+0x2a>
 800c6ae:	2302      	movs	r3, #2
 800c6b0:	e1d7      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	2201      	movs	r2, #1
 800c6b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c6ba:	f7f6 fc53 	bl	8002f64 <HAL_GetTick>
 800c6be:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	d007      	beq.n	800c6dc <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800c6cc:	2302      	movs	r3, #2
 800c6ce:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c6d8:	7efb      	ldrb	r3, [r7, #27]
 800c6da:	e1c2      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d002      	beq.n	800c6e8 <HAL_SPI_Transmit+0x60>
 800c6e2:	88fb      	ldrh	r3, [r7, #6]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d107      	bne.n	800c6f8 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800c6f4:	7efb      	ldrb	r3, [r7, #27]
 800c6f6:	e1b4      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2203      	movs	r2, #3
 800c6fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	68ba      	ldr	r2, [r7, #8]
 800c70c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	88fa      	ldrh	r2, [r7, #6]
 800c712:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	88fa      	ldrh	r2, [r7, #6]
 800c71a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2200      	movs	r2, #0
 800c728:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2200      	movs	r2, #0
 800c730:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	2200      	movs	r2, #0
 800c738:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	2200      	movs	r2, #0
 800c73e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800c748:	d107      	bne.n	800c75a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c758:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	685a      	ldr	r2, [r3, #4]
 800c760:	4b96      	ldr	r3, [pc, #600]	; (800c9bc <HAL_SPI_Transmit+0x334>)
 800c762:	4013      	ands	r3, r2
 800c764:	88f9      	ldrh	r1, [r7, #6]
 800c766:	68fa      	ldr	r2, [r7, #12]
 800c768:	6812      	ldr	r2, [r2, #0]
 800c76a:	430b      	orrs	r3, r1
 800c76c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f042 0201 	orr.w	r2, r2, #1
 800c77c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	685b      	ldr	r3, [r3, #4]
 800c782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c786:	d107      	bne.n	800c798 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681a      	ldr	r2, [r3, #0]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c796:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	68db      	ldr	r3, [r3, #12]
 800c79c:	2b0f      	cmp	r3, #15
 800c79e:	d947      	bls.n	800c830 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c7a0:	e03f      	b.n	800c822 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	695b      	ldr	r3, [r3, #20]
 800c7a8:	f003 0302 	and.w	r3, r3, #2
 800c7ac:	2b02      	cmp	r3, #2
 800c7ae:	d114      	bne.n	800c7da <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	6812      	ldr	r2, [r2, #0]
 800c7ba:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7c0:	1d1a      	adds	r2, r3, #4
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c7cc:	b29b      	uxth	r3, r3
 800c7ce:	3b01      	subs	r3, #1
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c7d8:	e023      	b.n	800c822 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7da:	f7f6 fbc3 	bl	8002f64 <HAL_GetTick>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	1ad3      	subs	r3, r2, r3
 800c7e4:	683a      	ldr	r2, [r7, #0]
 800c7e6:	429a      	cmp	r2, r3
 800c7e8:	d803      	bhi.n	800c7f2 <HAL_SPI_Transmit+0x16a>
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c7f0:	d102      	bne.n	800c7f8 <HAL_SPI_Transmit+0x170>
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d114      	bne.n	800c822 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c7f8:	68f8      	ldr	r0, [r7, #12]
 800c7fa:	f000 fe23 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	2200      	movs	r2, #0
 800c802:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c80c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2201      	movs	r2, #1
 800c81a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	e11f      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c828:	b29b      	uxth	r3, r3
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1b9      	bne.n	800c7a2 <HAL_SPI_Transmit+0x11a>
 800c82e:	e0f2      	b.n	800ca16 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	68db      	ldr	r3, [r3, #12]
 800c834:	2b07      	cmp	r3, #7
 800c836:	f240 80e7 	bls.w	800ca08 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c83a:	e05d      	b.n	800c8f8 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	695b      	ldr	r3, [r3, #20]
 800c842:	f003 0302 	and.w	r3, r3, #2
 800c846:	2b02      	cmp	r3, #2
 800c848:	d132      	bne.n	800c8b0 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c850:	b29b      	uxth	r3, r3
 800c852:	2b01      	cmp	r3, #1
 800c854:	d918      	bls.n	800c888 <HAL_SPI_Transmit+0x200>
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d014      	beq.n	800c888 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	6812      	ldr	r2, [r2, #0]
 800c868:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c86e:	1d1a      	adds	r2, r3, #4
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	3b02      	subs	r3, #2
 800c87e:	b29a      	uxth	r2, r3
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c886:	e037      	b.n	800c8f8 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c88c:	881a      	ldrh	r2, [r3, #0]
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c896:	1c9a      	adds	r2, r3, #2
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	3b01      	subs	r3, #1
 800c8a6:	b29a      	uxth	r2, r3
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c8ae:	e023      	b.n	800c8f8 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c8b0:	f7f6 fb58 	bl	8002f64 <HAL_GetTick>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	1ad3      	subs	r3, r2, r3
 800c8ba:	683a      	ldr	r2, [r7, #0]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d803      	bhi.n	800c8c8 <HAL_SPI_Transmit+0x240>
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8c6:	d102      	bne.n	800c8ce <HAL_SPI_Transmit+0x246>
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d114      	bne.n	800c8f8 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c8ce:	68f8      	ldr	r0, [r7, #12]
 800c8d0:	f000 fdb8 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c8e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2201      	movs	r2, #1
 800c8f0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	e0b4      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c8fe:	b29b      	uxth	r3, r3
 800c900:	2b00      	cmp	r3, #0
 800c902:	d19b      	bne.n	800c83c <HAL_SPI_Transmit+0x1b4>
 800c904:	e087      	b.n	800ca16 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	695b      	ldr	r3, [r3, #20]
 800c90c:	f003 0302 	and.w	r3, r3, #2
 800c910:	2b02      	cmp	r3, #2
 800c912:	d155      	bne.n	800c9c0 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c91a:	b29b      	uxth	r3, r3
 800c91c:	2b03      	cmp	r3, #3
 800c91e:	d918      	bls.n	800c952 <HAL_SPI_Transmit+0x2ca>
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c924:	2b40      	cmp	r3, #64	; 0x40
 800c926:	d914      	bls.n	800c952 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	6812      	ldr	r2, [r2, #0]
 800c932:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c938:	1d1a      	adds	r2, r3, #4
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c944:	b29b      	uxth	r3, r3
 800c946:	3b04      	subs	r3, #4
 800c948:	b29a      	uxth	r2, r3
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c950:	e05a      	b.n	800ca08 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c958:	b29b      	uxth	r3, r3
 800c95a:	2b01      	cmp	r3, #1
 800c95c:	d917      	bls.n	800c98e <HAL_SPI_Transmit+0x306>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c962:	2b00      	cmp	r3, #0
 800c964:	d013      	beq.n	800c98e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c96a:	881a      	ldrh	r2, [r3, #0]
 800c96c:	69fb      	ldr	r3, [r7, #28]
 800c96e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c974:	1c9a      	adds	r2, r3, #2
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c980:	b29b      	uxth	r3, r3
 800c982:	3b02      	subs	r3, #2
 800c984:	b29a      	uxth	r2, r3
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c98c:	e03c      	b.n	800ca08 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	3320      	adds	r3, #32
 800c998:	7812      	ldrb	r2, [r2, #0]
 800c99a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9a0:	1c5a      	adds	r2, r3, #1
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	3b01      	subs	r3, #1
 800c9b0:	b29a      	uxth	r2, r3
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800c9b8:	e026      	b.n	800ca08 <HAL_SPI_Transmit+0x380>
 800c9ba:	bf00      	nop
 800c9bc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c9c0:	f7f6 fad0 	bl	8002f64 <HAL_GetTick>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	1ad3      	subs	r3, r2, r3
 800c9ca:	683a      	ldr	r2, [r7, #0]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d803      	bhi.n	800c9d8 <HAL_SPI_Transmit+0x350>
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9d6:	d102      	bne.n	800c9de <HAL_SPI_Transmit+0x356>
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d114      	bne.n	800ca08 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c9de:	68f8      	ldr	r0, [r7, #12]
 800c9e0:	f000 fd30 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c9f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800ca04:	2301      	movs	r3, #1
 800ca06:	e02c      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ca0e:	b29b      	uxth	r3, r3
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f47f af78 	bne.w	800c906 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	9300      	str	r3, [sp, #0]
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	2108      	movs	r1, #8
 800ca20:	68f8      	ldr	r0, [r7, #12]
 800ca22:	f000 fdaf 	bl	800d584 <SPI_WaitOnFlagUntilTimeout>
 800ca26:	4603      	mov	r3, r0
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d007      	beq.n	800ca3c <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ca32:	f043 0220 	orr.w	r2, r3, #32
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ca3c:	68f8      	ldr	r0, [r7, #12]
 800ca3e:	f000 fd01 	bl	800d444 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2200      	movs	r2, #0
 800ca46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	2201      	movs	r2, #1
 800ca4e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d001      	beq.n	800ca60 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e000      	b.n	800ca62 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800ca60:	7efb      	ldrb	r3, [r7, #27]
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3720      	adds	r7, #32
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	bf00      	nop

0800ca6c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b08a      	sub	sp, #40	; 0x28
 800ca70:	af02      	add	r7, sp, #8
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	603b      	str	r3, [r7, #0]
 800ca78:	4613      	mov	r3, r2
 800ca7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	3330      	adds	r3, #48	; 0x30
 800ca86:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ca90:	d112      	bne.n	800cab8 <HAL_SPI_Receive+0x4c>
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	689b      	ldr	r3, [r3, #8]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d10e      	bne.n	800cab8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	2204      	movs	r2, #4
 800ca9e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800caa2:	88fa      	ldrh	r2, [r7, #6]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	9300      	str	r3, [sp, #0]
 800caa8:	4613      	mov	r3, r2
 800caaa:	68ba      	ldr	r2, [r7, #8]
 800caac:	68b9      	ldr	r1, [r7, #8]
 800caae:	68f8      	ldr	r0, [r7, #12]
 800cab0:	f000 f9ce 	bl	800ce50 <HAL_SPI_TransmitReceive>
 800cab4:	4603      	mov	r3, r0
 800cab6:	e1c7      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d101      	bne.n	800cac6 <HAL_SPI_Receive+0x5a>
 800cac2:	2302      	movs	r3, #2
 800cac4:	e1c0      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2201      	movs	r2, #1
 800caca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cace:	f7f6 fa49 	bl	8002f64 <HAL_GetTick>
 800cad2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d007      	beq.n	800caf0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800cae0:	2302      	movs	r3, #2
 800cae2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2200      	movs	r2, #0
 800cae8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800caec:	7ffb      	ldrb	r3, [r7, #31]
 800caee:	e1ab      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d002      	beq.n	800cafc <HAL_SPI_Receive+0x90>
 800caf6:	88fb      	ldrh	r3, [r7, #6]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d107      	bne.n	800cb0c <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800cafc:	2301      	movs	r3, #1
 800cafe:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	2200      	movs	r2, #0
 800cb04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800cb08:	7ffb      	ldrb	r3, [r7, #31]
 800cb0a:	e19d      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2204      	movs	r2, #4
 800cb10:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2200      	movs	r2, #0
 800cb18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	68ba      	ldr	r2, [r7, #8]
 800cb20:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	88fa      	ldrh	r2, [r7, #6]
 800cb26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	88fa      	ldrh	r2, [r7, #6]
 800cb2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2200      	movs	r2, #0
 800cb36:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2200      	movs	r2, #0
 800cb44:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	2200      	movs	r2, #0
 800cb52:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	689b      	ldr	r3, [r3, #8]
 800cb58:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800cb5c:	d107      	bne.n	800cb6e <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	681a      	ldr	r2, [r3, #0]
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cb6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	685a      	ldr	r2, [r3, #4]
 800cb74:	4b94      	ldr	r3, [pc, #592]	; (800cdc8 <HAL_SPI_Receive+0x35c>)
 800cb76:	4013      	ands	r3, r2
 800cb78:	88f9      	ldrh	r1, [r7, #6]
 800cb7a:	68fa      	ldr	r2, [r7, #12]
 800cb7c:	6812      	ldr	r2, [r2, #0]
 800cb7e:	430b      	orrs	r3, r1
 800cb80:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f042 0201 	orr.w	r2, r2, #1
 800cb90:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	685b      	ldr	r3, [r3, #4]
 800cb96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cb9a:	d107      	bne.n	800cbac <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbaa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	2b0f      	cmp	r3, #15
 800cbb2:	d948      	bls.n	800cc46 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800cbb4:	e040      	b.n	800cc38 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	695a      	ldr	r2, [r3, #20]
 800cbbc:	f248 0308 	movw	r3, #32776	; 0x8008
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d014      	beq.n	800cbf0 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681a      	ldr	r2, [r3, #0]
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cbce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cbd0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cbd6:	1d1a      	adds	r2, r3, #4
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	3b01      	subs	r3, #1
 800cbe6:	b29a      	uxth	r2, r3
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800cbee:	e023      	b.n	800cc38 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cbf0:	f7f6 f9b8 	bl	8002f64 <HAL_GetTick>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	1ad3      	subs	r3, r2, r3
 800cbfa:	683a      	ldr	r2, [r7, #0]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d803      	bhi.n	800cc08 <HAL_SPI_Receive+0x19c>
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc06:	d102      	bne.n	800cc0e <HAL_SPI_Receive+0x1a2>
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d114      	bne.n	800cc38 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800cc0e:	68f8      	ldr	r0, [r7, #12]
 800cc10:	f000 fc18 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2200      	movs	r2, #0
 800cc18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	2201      	movs	r2, #1
 800cc30:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800cc34:	2301      	movs	r3, #1
 800cc36:	e107      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1b8      	bne.n	800cbb6 <HAL_SPI_Receive+0x14a>
 800cc44:	e0ed      	b.n	800ce22 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	68db      	ldr	r3, [r3, #12]
 800cc4a:	2b07      	cmp	r3, #7
 800cc4c:	f240 80e2 	bls.w	800ce14 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800cc50:	e05b      	b.n	800cd0a <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	695b      	ldr	r3, [r3, #20]
 800cc58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d030      	beq.n	800ccc2 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	695b      	ldr	r3, [r3, #20]
 800cc66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d014      	beq.n	800cc98 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681a      	ldr	r2, [r3, #0]
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cc78:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc7e:	1d1a      	adds	r2, r3, #4
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cc8a:	b29b      	uxth	r3, r3
 800cc8c:	3b02      	subs	r3, #2
 800cc8e:	b29a      	uxth	r2, r3
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800cc96:	e038      	b.n	800cd0a <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc9c:	69ba      	ldr	r2, [r7, #24]
 800cc9e:	8812      	ldrh	r2, [r2, #0]
 800cca0:	b292      	uxth	r2, r2
 800cca2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cca8:	1c9a      	adds	r2, r3, #2
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ccb4:	b29b      	uxth	r3, r3
 800ccb6:	3b01      	subs	r3, #1
 800ccb8:	b29a      	uxth	r2, r3
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ccc0:	e023      	b.n	800cd0a <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ccc2:	f7f6 f94f 	bl	8002f64 <HAL_GetTick>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	1ad3      	subs	r3, r2, r3
 800cccc:	683a      	ldr	r2, [r7, #0]
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d803      	bhi.n	800ccda <HAL_SPI_Receive+0x26e>
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ccd8:	d102      	bne.n	800cce0 <HAL_SPI_Receive+0x274>
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d114      	bne.n	800cd0a <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800cce0:	68f8      	ldr	r0, [r7, #12]
 800cce2:	f000 fbaf 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	2200      	movs	r2, #0
 800ccea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccf4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	2201      	movs	r2, #1
 800cd02:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800cd06:	2301      	movs	r3, #1
 800cd08:	e09e      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d19d      	bne.n	800cc52 <HAL_SPI_Receive+0x1e6>
 800cd16:	e084      	b.n	800ce22 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	695b      	ldr	r3, [r3, #20]
 800cd1e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d052      	beq.n	800cdcc <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	695b      	ldr	r3, [r3, #20]
 800cd2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d014      	beq.n	800cd5e <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681a      	ldr	r2, [r3, #0]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cd3e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd44:	1d1a      	adds	r2, r3, #4
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cd50:	b29b      	uxth	r3, r3
 800cd52:	3b04      	subs	r3, #4
 800cd54:	b29a      	uxth	r2, r3
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800cd5c:	e05a      	b.n	800ce14 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	695b      	ldr	r3, [r3, #20]
 800cd64:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800cd68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cd6c:	d914      	bls.n	800cd98 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd72:	69ba      	ldr	r2, [r7, #24]
 800cd74:	8812      	ldrh	r2, [r2, #0]
 800cd76:	b292      	uxth	r2, r2
 800cd78:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cd7e:	1c9a      	adds	r2, r3, #2
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	3b02      	subs	r3, #2
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800cd96:	e03d      	b.n	800ce14 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cda4:	7812      	ldrb	r2, [r2, #0]
 800cda6:	b2d2      	uxtb	r2, r2
 800cda8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cdae:	1c5a      	adds	r2, r3, #1
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800cdba:	b29b      	uxth	r3, r3
 800cdbc:	3b01      	subs	r3, #1
 800cdbe:	b29a      	uxth	r2, r3
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800cdc6:	e025      	b.n	800ce14 <HAL_SPI_Receive+0x3a8>
 800cdc8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cdcc:	f7f6 f8ca 	bl	8002f64 <HAL_GetTick>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	1ad3      	subs	r3, r2, r3
 800cdd6:	683a      	ldr	r2, [r7, #0]
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d803      	bhi.n	800cde4 <HAL_SPI_Receive+0x378>
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cde2:	d102      	bne.n	800cdea <HAL_SPI_Receive+0x37e>
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d114      	bne.n	800ce14 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800cdea:	68f8      	ldr	r0, [r7, #12]
 800cdec:	f000 fb2a 	bl	800d444 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cdfe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800ce10:	2301      	movs	r3, #1
 800ce12:	e019      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ce1a:	b29b      	uxth	r3, r3
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	f47f af7b 	bne.w	800cd18 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ce22:	68f8      	ldr	r0, [r7, #12]
 800ce24:	f000 fb0e 	bl	800d444 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	2201      	movs	r2, #1
 800ce34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d001      	beq.n	800ce46 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800ce42:	2301      	movs	r3, #1
 800ce44:	e000      	b.n	800ce48 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800ce46:	7ffb      	ldrb	r3, [r7, #31]
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3720      	adds	r7, #32
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b08e      	sub	sp, #56	; 0x38
 800ce54:	af02      	add	r7, sp, #8
 800ce56:	60f8      	str	r0, [r7, #12]
 800ce58:	60b9      	str	r1, [r7, #8]
 800ce5a:	607a      	str	r2, [r7, #4]
 800ce5c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	3320      	adds	r3, #32
 800ce6a:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	3330      	adds	r3, #48	; 0x30
 800ce72:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d101      	bne.n	800ce82 <HAL_SPI_TransmitReceive+0x32>
 800ce7e:	2302      	movs	r3, #2
 800ce80:	e2ce      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	2201      	movs	r2, #1
 800ce86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce8a:	f7f6 f86b 	bl	8002f64 <HAL_GetTick>
 800ce8e:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800ce90:	887b      	ldrh	r3, [r7, #2]
 800ce92:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800ce94:	887b      	ldrh	r3, [r7, #2]
 800ce96:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ce9e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cea6:	7efb      	ldrb	r3, [r7, #27]
 800cea8:	2b01      	cmp	r3, #1
 800ceaa:	d014      	beq.n	800ced6 <HAL_SPI_TransmitReceive+0x86>
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ceb2:	d106      	bne.n	800cec2 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	689b      	ldr	r3, [r3, #8]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d102      	bne.n	800cec2 <HAL_SPI_TransmitReceive+0x72>
 800cebc:	7efb      	ldrb	r3, [r7, #27]
 800cebe:	2b04      	cmp	r3, #4
 800cec0:	d009      	beq.n	800ced6 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800cec2:	2302      	movs	r3, #2
 800cec4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2200      	movs	r2, #0
 800cecc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ced0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ced4:	e2a4      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d005      	beq.n	800cee8 <HAL_SPI_TransmitReceive+0x98>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d002      	beq.n	800cee8 <HAL_SPI_TransmitReceive+0x98>
 800cee2:	887b      	ldrh	r3, [r7, #2]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d109      	bne.n	800cefc <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800cee8:	2301      	movs	r3, #1
 800ceea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2200      	movs	r2, #0
 800cef2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800cef6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cefa:	e291      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800cf02:	b2db      	uxtb	r3, r3
 800cf04:	2b04      	cmp	r3, #4
 800cf06:	d003      	beq.n	800cf10 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2205      	movs	r2, #5
 800cf0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	2200      	movs	r2, #0
 800cf14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	887a      	ldrh	r2, [r7, #2]
 800cf22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	887a      	ldrh	r2, [r7, #2]
 800cf2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	68ba      	ldr	r2, [r7, #8]
 800cf32:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	887a      	ldrh	r2, [r7, #2]
 800cf38:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	887a      	ldrh	r2, [r7, #2]
 800cf40:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2200      	movs	r2, #0
 800cf48:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	685a      	ldr	r2, [r3, #4]
 800cf56:	4b9f      	ldr	r3, [pc, #636]	; (800d1d4 <HAL_SPI_TransmitReceive+0x384>)
 800cf58:	4013      	ands	r3, r2
 800cf5a:	8879      	ldrh	r1, [r7, #2]
 800cf5c:	68fa      	ldr	r2, [r7, #12]
 800cf5e:	6812      	ldr	r2, [r2, #0]
 800cf60:	430b      	orrs	r3, r1
 800cf62:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f042 0201 	orr.w	r2, r2, #1
 800cf72:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cf7c:	d107      	bne.n	800cf8e <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	681a      	ldr	r2, [r3, #0]
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	2b0f      	cmp	r3, #15
 800cf94:	d970      	bls.n	800d078 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cf96:	e068      	b.n	800d06a <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	695b      	ldr	r3, [r3, #20]
 800cf9e:	f003 0302 	and.w	r3, r3, #2
 800cfa2:	2b02      	cmp	r3, #2
 800cfa4:	d11a      	bne.n	800cfdc <HAL_SPI_TransmitReceive+0x18c>
 800cfa6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d017      	beq.n	800cfdc <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	6812      	ldr	r2, [r2, #0]
 800cfb6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cfbc:	1d1a      	adds	r2, r3, #4
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	b29a      	uxth	r2, r3
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800cfda:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	695a      	ldr	r2, [r3, #20]
 800cfe2:	f248 0308 	movw	r3, #32776	; 0x8008
 800cfe6:	4013      	ands	r3, r2
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d01a      	beq.n	800d022 <HAL_SPI_TransmitReceive+0x1d2>
 800cfec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d017      	beq.n	800d022 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cffa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cffc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d002:	1d1a      	adds	r2, r3, #4
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d00e:	b29b      	uxth	r3, r3
 800d010:	3b01      	subs	r3, #1
 800d012:	b29a      	uxth	r2, r3
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d020:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d022:	f7f5 ff9f 	bl	8002f64 <HAL_GetTick>
 800d026:	4602      	mov	r2, r0
 800d028:	69fb      	ldr	r3, [r7, #28]
 800d02a:	1ad3      	subs	r3, r2, r3
 800d02c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d02e:	429a      	cmp	r2, r3
 800d030:	d803      	bhi.n	800d03a <HAL_SPI_TransmitReceive+0x1ea>
 800d032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d034:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d038:	d102      	bne.n	800d040 <HAL_SPI_TransmitReceive+0x1f0>
 800d03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d114      	bne.n	800d06a <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800d040:	68f8      	ldr	r0, [r7, #12]
 800d042:	f000 f9ff 	bl	800d444 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	2200      	movs	r2, #0
 800d04a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d054:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	2201      	movs	r2, #1
 800d062:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800d066:	2301      	movs	r3, #1
 800d068:	e1da      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d06a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d193      	bne.n	800cf98 <HAL_SPI_TransmitReceive+0x148>
 800d070:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d072:	2b00      	cmp	r3, #0
 800d074:	d190      	bne.n	800cf98 <HAL_SPI_TransmitReceive+0x148>
 800d076:	e1ac      	b.n	800d3d2 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	68db      	ldr	r3, [r3, #12]
 800d07c:	2b07      	cmp	r3, #7
 800d07e:	f240 81a0 	bls.w	800d3c2 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d082:	e0a9      	b.n	800d1d8 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	695b      	ldr	r3, [r3, #20]
 800d08a:	f003 0302 	and.w	r3, r3, #2
 800d08e:	2b02      	cmp	r3, #2
 800d090:	d139      	bne.n	800d106 <HAL_SPI_TransmitReceive+0x2b6>
 800d092:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d094:	2b00      	cmp	r3, #0
 800d096:	d036      	beq.n	800d106 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d098:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d09a:	2b01      	cmp	r3, #1
 800d09c:	d91c      	bls.n	800d0d8 <HAL_SPI_TransmitReceive+0x288>
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d018      	beq.n	800d0d8 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	6812      	ldr	r2, [r2, #0]
 800d0b0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d0b6:	1d1a      	adds	r2, r3, #4
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d0c2:	b29b      	uxth	r3, r3
 800d0c4:	3b02      	subs	r3, #2
 800d0c6:	b29a      	uxth	r2, r3
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d0d4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d0d6:	e016      	b.n	800d106 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d0dc:	881a      	ldrh	r2, [r3, #0]
 800d0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d0e6:	1c9a      	adds	r2, r3, #2
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d0f2:	b29b      	uxth	r3, r3
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	b29a      	uxth	r2, r3
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d104:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	695b      	ldr	r3, [r3, #20]
 800d10c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d110:	2b00      	cmp	r3, #0
 800d112:	d03a      	beq.n	800d18a <HAL_SPI_TransmitReceive+0x33a>
 800d114:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d116:	2b00      	cmp	r3, #0
 800d118:	d037      	beq.n	800d18a <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	695b      	ldr	r3, [r3, #20]
 800d120:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d124:	2b00      	cmp	r3, #0
 800d126:	d018      	beq.n	800d15a <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d130:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d132:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d138:	1d1a      	adds	r2, r3, #4
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d144:	b29b      	uxth	r3, r3
 800d146:	3b02      	subs	r3, #2
 800d148:	b29a      	uxth	r2, r3
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d156:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d158:	e017      	b.n	800d18a <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d15e:	6a3a      	ldr	r2, [r7, #32]
 800d160:	8812      	ldrh	r2, [r2, #0]
 800d162:	b292      	uxth	r2, r2
 800d164:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d16a:	1c9a      	adds	r2, r3, #2
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d176:	b29b      	uxth	r3, r3
 800d178:	3b01      	subs	r3, #1
 800d17a:	b29a      	uxth	r2, r3
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d188:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d18a:	f7f5 feeb 	bl	8002f64 <HAL_GetTick>
 800d18e:	4602      	mov	r2, r0
 800d190:	69fb      	ldr	r3, [r7, #28]
 800d192:	1ad3      	subs	r3, r2, r3
 800d194:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d196:	429a      	cmp	r2, r3
 800d198:	d803      	bhi.n	800d1a2 <HAL_SPI_TransmitReceive+0x352>
 800d19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d19c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d1a0:	d102      	bne.n	800d1a8 <HAL_SPI_TransmitReceive+0x358>
 800d1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d117      	bne.n	800d1d8 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800d1a8:	68f8      	ldr	r0, [r7, #12]
 800d1aa:	f000 f94b 	bl	800d444 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d1bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	e126      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
 800d1d2:	bf00      	nop
 800d1d4:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d1d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	f47f af52 	bne.w	800d084 <HAL_SPI_TransmitReceive+0x234>
 800d1e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	f47f af4e 	bne.w	800d084 <HAL_SPI_TransmitReceive+0x234>
 800d1e8:	e0f3      	b.n	800d3d2 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	695b      	ldr	r3, [r3, #20]
 800d1f0:	f003 0302 	and.w	r3, r3, #2
 800d1f4:	2b02      	cmp	r3, #2
 800d1f6:	d15a      	bne.n	800d2ae <HAL_SPI_TransmitReceive+0x45e>
 800d1f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d057      	beq.n	800d2ae <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800d1fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d200:	2b03      	cmp	r3, #3
 800d202:	d91c      	bls.n	800d23e <HAL_SPI_TransmitReceive+0x3ee>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d208:	2b40      	cmp	r3, #64	; 0x40
 800d20a:	d918      	bls.n	800d23e <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	6812      	ldr	r2, [r2, #0]
 800d216:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d21c:	1d1a      	adds	r2, r3, #4
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d228:	b29b      	uxth	r3, r3
 800d22a:	3b04      	subs	r3, #4
 800d22c:	b29a      	uxth	r2, r3
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d23a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d23c:	e037      	b.n	800d2ae <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d23e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d240:	2b01      	cmp	r3, #1
 800d242:	d91b      	bls.n	800d27c <HAL_SPI_TransmitReceive+0x42c>
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d017      	beq.n	800d27c <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d250:	881a      	ldrh	r2, [r3, #0]
 800d252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d254:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d25a:	1c9a      	adds	r2, r3, #2
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d266:	b29b      	uxth	r3, r3
 800d268:	3b02      	subs	r3, #2
 800d26a:	b29a      	uxth	r2, r3
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d278:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d27a:	e018      	b.n	800d2ae <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	3320      	adds	r3, #32
 800d286:	7812      	ldrb	r2, [r2, #0]
 800d288:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d28e:	1c5a      	adds	r2, r3, #1
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	3b01      	subs	r3, #1
 800d29e:	b29a      	uxth	r2, r3
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d2ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	695b      	ldr	r3, [r3, #20]
 800d2b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d05e      	beq.n	800d37a <HAL_SPI_TransmitReceive+0x52a>
 800d2bc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d05b      	beq.n	800d37a <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	695b      	ldr	r3, [r3, #20]
 800d2c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d018      	beq.n	800d302 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	681a      	ldr	r2, [r3, #0]
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d2da:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2e0:	1d1a      	adds	r2, r3, #4
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	3b04      	subs	r3, #4
 800d2f0:	b29a      	uxth	r2, r3
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d2fe:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d300:	e03b      	b.n	800d37a <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	695b      	ldr	r3, [r3, #20]
 800d308:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800d30c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d310:	d918      	bls.n	800d344 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d316:	6a3a      	ldr	r2, [r7, #32]
 800d318:	8812      	ldrh	r2, [r2, #0]
 800d31a:	b292      	uxth	r2, r2
 800d31c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d322:	1c9a      	adds	r2, r3, #2
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d32e:	b29b      	uxth	r3, r3
 800d330:	3b02      	subs	r3, #2
 800d332:	b29a      	uxth	r2, r3
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d340:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d342:	e01a      	b.n	800d37a <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d350:	7812      	ldrb	r2, [r2, #0]
 800d352:	b2d2      	uxtb	r2, r2
 800d354:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d35a:	1c5a      	adds	r2, r3, #1
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d366:	b29b      	uxth	r3, r3
 800d368:	3b01      	subs	r3, #1
 800d36a:	b29a      	uxth	r2, r3
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d378:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d37a:	f7f5 fdf3 	bl	8002f64 <HAL_GetTick>
 800d37e:	4602      	mov	r2, r0
 800d380:	69fb      	ldr	r3, [r7, #28]
 800d382:	1ad3      	subs	r3, r2, r3
 800d384:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d386:	429a      	cmp	r2, r3
 800d388:	d803      	bhi.n	800d392 <HAL_SPI_TransmitReceive+0x542>
 800d38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d38c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d390:	d102      	bne.n	800d398 <HAL_SPI_TransmitReceive+0x548>
 800d392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d394:	2b00      	cmp	r3, #0
 800d396:	d114      	bne.n	800d3c2 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f000 f853 	bl	800d444 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d3ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2201      	movs	r2, #1
 800d3ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e02e      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d3c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	f47f af10 	bne.w	800d1ea <HAL_SPI_TransmitReceive+0x39a>
 800d3ca:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f47f af0c 	bne.w	800d1ea <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800d3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d4:	9300      	str	r3, [sp, #0]
 800d3d6:	69fb      	ldr	r3, [r7, #28]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	2108      	movs	r1, #8
 800d3dc:	68f8      	ldr	r0, [r7, #12]
 800d3de:	f000 f8d1 	bl	800d584 <SPI_WaitOnFlagUntilTimeout>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d007      	beq.n	800d3f8 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d3ee:	f043 0220 	orr.w	r2, r3, #32
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d3f8:	68f8      	ldr	r0, [r7, #12]
 800d3fa:	f000 f823 	bl	800d444 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2200      	movs	r2, #0
 800d402:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2201      	movs	r2, #1
 800d40a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d414:	2b00      	cmp	r3, #0
 800d416:	d001      	beq.n	800d41c <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800d418:	2301      	movs	r3, #1
 800d41a:	e001      	b.n	800d420 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800d41c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d420:	4618      	mov	r0, r3
 800d422:	3730      	adds	r7, #48	; 0x30
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}

0800d428 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d436:	b2db      	uxtb	r3, r3
}
 800d438:	4618      	mov	r0, r3
 800d43a:	370c      	adds	r7, #12
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr

0800d444 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	695b      	ldr	r3, [r3, #20]
 800d452:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	699a      	ldr	r2, [r3, #24]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f042 0208 	orr.w	r2, r2, #8
 800d462:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	699a      	ldr	r2, [r3, #24]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	f042 0210 	orr.w	r2, r2, #16
 800d472:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	681a      	ldr	r2, [r3, #0]
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f022 0201 	bic.w	r2, r2, #1
 800d482:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	6919      	ldr	r1, [r3, #16]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681a      	ldr	r2, [r3, #0]
 800d48e:	4b3c      	ldr	r3, [pc, #240]	; (800d580 <SPI_CloseTransfer+0x13c>)
 800d490:	400b      	ands	r3, r1
 800d492:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	689a      	ldr	r2, [r3, #8]
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800d4a2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	2b04      	cmp	r3, #4
 800d4ae:	d014      	beq.n	800d4da <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f003 0320 	and.w	r3, r3, #32
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d00f      	beq.n	800d4da <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d4c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	699a      	ldr	r2, [r3, #24]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f042 0220 	orr.w	r2, r2, #32
 800d4d8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	2b03      	cmp	r3, #3
 800d4e4:	d014      	beq.n	800d510 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d00f      	beq.n	800d510 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d4f6:	f043 0204 	orr.w	r2, r3, #4
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	699a      	ldr	r2, [r3, #24]
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d50e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00f      	beq.n	800d53a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d520:	f043 0201 	orr.w	r2, r3, #1
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	699a      	ldr	r2, [r3, #24]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d538:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d540:	2b00      	cmp	r3, #0
 800d542:	d00f      	beq.n	800d564 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d54a:	f043 0208 	orr.w	r2, r3, #8
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	699a      	ldr	r2, [r3, #24]
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d562:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2200      	movs	r2, #0
 800d568:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2200      	movs	r2, #0
 800d570:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800d574:	bf00      	nop
 800d576:	3714      	adds	r7, #20
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr
 800d580:	fffffc90 	.word	0xfffffc90

0800d584 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b084      	sub	sp, #16
 800d588:	af00      	add	r7, sp, #0
 800d58a:	60f8      	str	r0, [r7, #12]
 800d58c:	60b9      	str	r1, [r7, #8]
 800d58e:	603b      	str	r3, [r7, #0]
 800d590:	4613      	mov	r3, r2
 800d592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d594:	e010      	b.n	800d5b8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d596:	f7f5 fce5 	bl	8002f64 <HAL_GetTick>
 800d59a:	4602      	mov	r2, r0
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	1ad3      	subs	r3, r2, r3
 800d5a0:	69ba      	ldr	r2, [r7, #24]
 800d5a2:	429a      	cmp	r2, r3
 800d5a4:	d803      	bhi.n	800d5ae <SPI_WaitOnFlagUntilTimeout+0x2a>
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d5ac:	d102      	bne.n	800d5b4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800d5ae:	69bb      	ldr	r3, [r7, #24]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d101      	bne.n	800d5b8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800d5b4:	2303      	movs	r3, #3
 800d5b6:	e00f      	b.n	800d5d8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	695a      	ldr	r2, [r3, #20]
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	4013      	ands	r3, r2
 800d5c2:	68ba      	ldr	r2, [r7, #8]
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	bf0c      	ite	eq
 800d5c8:	2301      	moveq	r3, #1
 800d5ca:	2300      	movne	r3, #0
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	461a      	mov	r2, r3
 800d5d0:	79fb      	ldrb	r3, [r7, #7]
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	d0df      	beq.n	800d596 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800d5d6:	2300      	movs	r3, #0
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	3710      	adds	r7, #16
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}

0800d5e0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b085      	sub	sp, #20
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5ec:	095b      	lsrs	r3, r3, #5
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	68db      	ldr	r3, [r3, #12]
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	3307      	adds	r3, #7
 800d5fe:	08db      	lsrs	r3, r3, #3
 800d600:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	68fa      	ldr	r2, [r7, #12]
 800d606:	fb02 f303 	mul.w	r3, r2, r3
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3714      	adds	r7, #20
 800d60e:	46bd      	mov	sp, r7
 800d610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d614:	4770      	bx	lr
	...

0800d618 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b084      	sub	sp, #16
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	60f8      	str	r0, [r7, #12]
 800d620:	60b9      	str	r1, [r7, #8]
 800d622:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d101      	bne.n	800d62e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800d62a:	2301      	movs	r3, #1
 800d62c:	e03e      	b.n	800d6ac <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d634:	b2db      	uxtb	r3, r3
 800d636:	2b00      	cmp	r3, #0
 800d638:	d106      	bne.n	800d648 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2200      	movs	r2, #0
 800d63e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800d642:	68f8      	ldr	r0, [r7, #12]
 800d644:	f7f3 fe00 	bl	8001248 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	681a      	ldr	r2, [r3, #0]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	3308      	adds	r3, #8
 800d650:	4619      	mov	r1, r3
 800d652:	4610      	mov	r0, r2
 800d654:	f001 fdd0 	bl	800f1f8 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	6818      	ldr	r0, [r3, #0]
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	461a      	mov	r2, r3
 800d662:	68b9      	ldr	r1, [r7, #8]
 800d664:	f001 fe58 	bl	800f318 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	6858      	ldr	r0, [r3, #4]
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	689a      	ldr	r2, [r3, #8]
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d674:	6879      	ldr	r1, [r7, #4]
 800d676:	f001 fe9f 	bl	800f3b8 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	68fa      	ldr	r2, [r7, #12]
 800d680:	6892      	ldr	r2, [r2, #8]
 800d682:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	68fa      	ldr	r2, [r7, #12]
 800d68c:	6892      	ldr	r2, [r2, #8]
 800d68e:	f041 0101 	orr.w	r1, r1, #1
 800d692:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800d696:	4b07      	ldr	r3, [pc, #28]	; (800d6b4 <HAL_SRAM_Init+0x9c>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a06      	ldr	r2, [pc, #24]	; (800d6b4 <HAL_SRAM_Init+0x9c>)
 800d69c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d6a0:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  return HAL_OK;
 800d6aa:	2300      	movs	r3, #0
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	52004000 	.word	0x52004000

0800d6b8 <HAL_SRAM_Write_8b>:
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer,
                                    uint32_t BufferSize)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b089      	sub	sp, #36	; 0x24
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	60f8      	str	r0, [r7, #12]
 800d6c0:	60b9      	str	r1, [r7, #8]
 800d6c2:	607a      	str	r2, [r7, #4]
 800d6c4:	603b      	str	r3, [r7, #0]
  uint32_t size;
  __IO uint8_t *psramaddress = (uint8_t *)pAddress;
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	61bb      	str	r3, [r7, #24]
  uint8_t *psrcbuff = pSrcBuffer;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	617b      	str	r3, [r7, #20]

  /* Check the SRAM controller state */
  if (hsram->State == HAL_SRAM_STATE_READY)
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d6d4:	b2db      	uxtb	r3, r3
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d12b      	bne.n	800d732 <HAL_SRAM_Write_8b+0x7a>
  {
    /* Process Locked */
    __HAL_LOCK(hsram);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d101      	bne.n	800d6e8 <HAL_SRAM_Write_8b+0x30>
 800d6e4:	2302      	movs	r3, #2
 800d6e6:	e025      	b.n	800d734 <HAL_SRAM_Write_8b+0x7c>
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Update the SRAM controller state */
    hsram->State = HAL_SRAM_STATE_BUSY;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2202      	movs	r2, #2
 800d6f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    /* Write data to memory */
    for (size = BufferSize; size != 0U; size--)
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	61fb      	str	r3, [r7, #28]
 800d6fc:	e00c      	b.n	800d718 <HAL_SRAM_Write_8b+0x60>
    {
      *psramaddress = *psrcbuff;
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	781a      	ldrb	r2, [r3, #0]
 800d702:	69bb      	ldr	r3, [r7, #24]
 800d704:	701a      	strb	r2, [r3, #0]
      psrcbuff++;
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	3301      	adds	r3, #1
 800d70a:	617b      	str	r3, [r7, #20]
      psramaddress++;
 800d70c:	69bb      	ldr	r3, [r7, #24]
 800d70e:	3301      	adds	r3, #1
 800d710:	61bb      	str	r3, [r7, #24]
    for (size = BufferSize; size != 0U; size--)
 800d712:	69fb      	ldr	r3, [r7, #28]
 800d714:	3b01      	subs	r3, #1
 800d716:	61fb      	str	r3, [r7, #28]
 800d718:	69fb      	ldr	r3, [r7, #28]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d1ef      	bne.n	800d6fe <HAL_SRAM_Write_8b+0x46>
    }

    /* Update the SRAM controller state */
    hsram->State = HAL_SRAM_STATE_READY;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	2201      	movs	r2, #1
 800d722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    /* Process unlocked */
    __HAL_UNLOCK(hsram);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2200      	movs	r2, #0
 800d72a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d72e:	2300      	movs	r3, #0
 800d730:	e000      	b.n	800d734 <HAL_SRAM_Write_8b+0x7c>
    return HAL_ERROR;
 800d732:	2301      	movs	r3, #1
}
 800d734:	4618      	mov	r0, r3
 800d736:	3724      	adds	r7, #36	; 0x24
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b082      	sub	sp, #8
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d101      	bne.n	800d752 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	e049      	b.n	800d7e6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d758:	b2db      	uxtb	r3, r3
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d106      	bne.n	800d76c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2200      	movs	r2, #0
 800d762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f7f4 ffde 	bl	8002728 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2202      	movs	r2, #2
 800d770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	3304      	adds	r3, #4
 800d77c:	4619      	mov	r1, r3
 800d77e:	4610      	mov	r0, r2
 800d780:	f000 f8ac 	bl	800d8dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2201      	movs	r2, #1
 800d788:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2201      	movs	r2, #1
 800d790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2201      	movs	r2, #1
 800d7a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2201      	movs	r2, #1
 800d7a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2201      	movs	r2, #1
 800d7b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2201      	movs	r2, #1
 800d7c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2201      	movs	r2, #1
 800d7e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d7e4:	2300      	movs	r3, #0
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3708      	adds	r7, #8
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
	...

0800d7f0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	60f8      	str	r0, [r7, #12]
 800d7f8:	60b9      	str	r1, [r7, #8]
 800d7fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d802:	2b01      	cmp	r3, #1
 800d804:	d101      	bne.n	800d80a <HAL_TIM_OC_ConfigChannel+0x1a>
 800d806:	2302      	movs	r3, #2
 800d808:	e064      	b.n	800d8d4 <HAL_TIM_OC_ConfigChannel+0xe4>
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2201      	movs	r2, #1
 800d80e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2b14      	cmp	r3, #20
 800d816:	d857      	bhi.n	800d8c8 <HAL_TIM_OC_ConfigChannel+0xd8>
 800d818:	a201      	add	r2, pc, #4	; (adr r2, 800d820 <HAL_TIM_OC_ConfigChannel+0x30>)
 800d81a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d81e:	bf00      	nop
 800d820:	0800d875 	.word	0x0800d875
 800d824:	0800d8c9 	.word	0x0800d8c9
 800d828:	0800d8c9 	.word	0x0800d8c9
 800d82c:	0800d8c9 	.word	0x0800d8c9
 800d830:	0800d883 	.word	0x0800d883
 800d834:	0800d8c9 	.word	0x0800d8c9
 800d838:	0800d8c9 	.word	0x0800d8c9
 800d83c:	0800d8c9 	.word	0x0800d8c9
 800d840:	0800d891 	.word	0x0800d891
 800d844:	0800d8c9 	.word	0x0800d8c9
 800d848:	0800d8c9 	.word	0x0800d8c9
 800d84c:	0800d8c9 	.word	0x0800d8c9
 800d850:	0800d89f 	.word	0x0800d89f
 800d854:	0800d8c9 	.word	0x0800d8c9
 800d858:	0800d8c9 	.word	0x0800d8c9
 800d85c:	0800d8c9 	.word	0x0800d8c9
 800d860:	0800d8ad 	.word	0x0800d8ad
 800d864:	0800d8c9 	.word	0x0800d8c9
 800d868:	0800d8c9 	.word	0x0800d8c9
 800d86c:	0800d8c9 	.word	0x0800d8c9
 800d870:	0800d8bb 	.word	0x0800d8bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	68b9      	ldr	r1, [r7, #8]
 800d87a:	4618      	mov	r0, r3
 800d87c:	f000 f8c8 	bl	800da10 <TIM_OC1_SetConfig>
      break;
 800d880:	e023      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	68b9      	ldr	r1, [r7, #8]
 800d888:	4618      	mov	r0, r3
 800d88a:	f000 f951 	bl	800db30 <TIM_OC2_SetConfig>
      break;
 800d88e:	e01c      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	68b9      	ldr	r1, [r7, #8]
 800d896:	4618      	mov	r0, r3
 800d898:	f000 f9d4 	bl	800dc44 <TIM_OC3_SetConfig>
      break;
 800d89c:	e015      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	68b9      	ldr	r1, [r7, #8]
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f000 fa53 	bl	800dd50 <TIM_OC4_SetConfig>
      break;
 800d8aa:	e00e      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	68b9      	ldr	r1, [r7, #8]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f000 fab4 	bl	800de20 <TIM_OC5_SetConfig>
      break;
 800d8b8:	e007      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	68b9      	ldr	r1, [r7, #8]
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f000 fb0f 	bl	800dee4 <TIM_OC6_SetConfig>
      break;
 800d8c6:	e000      	b.n	800d8ca <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 800d8c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d8d2:	2300      	movs	r3, #0
}
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	3710      	adds	r7, #16
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd80      	pop	{r7, pc}

0800d8dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b085      	sub	sp, #20
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
 800d8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	4a40      	ldr	r2, [pc, #256]	; (800d9f0 <TIM_Base_SetConfig+0x114>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d013      	beq.n	800d91c <TIM_Base_SetConfig+0x40>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8fa:	d00f      	beq.n	800d91c <TIM_Base_SetConfig+0x40>
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	4a3d      	ldr	r2, [pc, #244]	; (800d9f4 <TIM_Base_SetConfig+0x118>)
 800d900:	4293      	cmp	r3, r2
 800d902:	d00b      	beq.n	800d91c <TIM_Base_SetConfig+0x40>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	4a3c      	ldr	r2, [pc, #240]	; (800d9f8 <TIM_Base_SetConfig+0x11c>)
 800d908:	4293      	cmp	r3, r2
 800d90a:	d007      	beq.n	800d91c <TIM_Base_SetConfig+0x40>
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	4a3b      	ldr	r2, [pc, #236]	; (800d9fc <TIM_Base_SetConfig+0x120>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d003      	beq.n	800d91c <TIM_Base_SetConfig+0x40>
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	4a3a      	ldr	r2, [pc, #232]	; (800da00 <TIM_Base_SetConfig+0x124>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	d108      	bne.n	800d92e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d922:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	68fa      	ldr	r2, [r7, #12]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	4a2f      	ldr	r2, [pc, #188]	; (800d9f0 <TIM_Base_SetConfig+0x114>)
 800d932:	4293      	cmp	r3, r2
 800d934:	d01f      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d93c:	d01b      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	4a2c      	ldr	r2, [pc, #176]	; (800d9f4 <TIM_Base_SetConfig+0x118>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d017      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	4a2b      	ldr	r2, [pc, #172]	; (800d9f8 <TIM_Base_SetConfig+0x11c>)
 800d94a:	4293      	cmp	r3, r2
 800d94c:	d013      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	4a2a      	ldr	r2, [pc, #168]	; (800d9fc <TIM_Base_SetConfig+0x120>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d00f      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	4a29      	ldr	r2, [pc, #164]	; (800da00 <TIM_Base_SetConfig+0x124>)
 800d95a:	4293      	cmp	r3, r2
 800d95c:	d00b      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	4a28      	ldr	r2, [pc, #160]	; (800da04 <TIM_Base_SetConfig+0x128>)
 800d962:	4293      	cmp	r3, r2
 800d964:	d007      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	4a27      	ldr	r2, [pc, #156]	; (800da08 <TIM_Base_SetConfig+0x12c>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d003      	beq.n	800d976 <TIM_Base_SetConfig+0x9a>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	4a26      	ldr	r2, [pc, #152]	; (800da0c <TIM_Base_SetConfig+0x130>)
 800d972:	4293      	cmp	r3, r2
 800d974:	d108      	bne.n	800d988 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d97c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	68fa      	ldr	r2, [r7, #12]
 800d984:	4313      	orrs	r3, r2
 800d986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	695b      	ldr	r3, [r3, #20]
 800d992:	4313      	orrs	r3, r2
 800d994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	68fa      	ldr	r2, [r7, #12]
 800d99a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d99c:	683b      	ldr	r3, [r7, #0]
 800d99e:	689a      	ldr	r2, [r3, #8]
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	681a      	ldr	r2, [r3, #0]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	4a10      	ldr	r2, [pc, #64]	; (800d9f0 <TIM_Base_SetConfig+0x114>)
 800d9b0:	4293      	cmp	r3, r2
 800d9b2:	d00f      	beq.n	800d9d4 <TIM_Base_SetConfig+0xf8>
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	4a12      	ldr	r2, [pc, #72]	; (800da00 <TIM_Base_SetConfig+0x124>)
 800d9b8:	4293      	cmp	r3, r2
 800d9ba:	d00b      	beq.n	800d9d4 <TIM_Base_SetConfig+0xf8>
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	4a11      	ldr	r2, [pc, #68]	; (800da04 <TIM_Base_SetConfig+0x128>)
 800d9c0:	4293      	cmp	r3, r2
 800d9c2:	d007      	beq.n	800d9d4 <TIM_Base_SetConfig+0xf8>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	4a10      	ldr	r2, [pc, #64]	; (800da08 <TIM_Base_SetConfig+0x12c>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d003      	beq.n	800d9d4 <TIM_Base_SetConfig+0xf8>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	4a0f      	ldr	r2, [pc, #60]	; (800da0c <TIM_Base_SetConfig+0x130>)
 800d9d0:	4293      	cmp	r3, r2
 800d9d2:	d103      	bne.n	800d9dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	691a      	ldr	r2, [r3, #16]
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2201      	movs	r2, #1
 800d9e0:	615a      	str	r2, [r3, #20]
}
 800d9e2:	bf00      	nop
 800d9e4:	3714      	adds	r7, #20
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop
 800d9f0:	40010000 	.word	0x40010000
 800d9f4:	40000400 	.word	0x40000400
 800d9f8:	40000800 	.word	0x40000800
 800d9fc:	40000c00 	.word	0x40000c00
 800da00:	40010400 	.word	0x40010400
 800da04:	40014000 	.word	0x40014000
 800da08:	40014400 	.word	0x40014400
 800da0c:	40014800 	.word	0x40014800

0800da10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da10:	b480      	push	{r7}
 800da12:	b087      	sub	sp, #28
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	6a1b      	ldr	r3, [r3, #32]
 800da1e:	f023 0201 	bic.w	r2, r3, #1
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6a1b      	ldr	r3, [r3, #32]
 800da2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	685b      	ldr	r3, [r3, #4]
 800da30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	699b      	ldr	r3, [r3, #24]
 800da36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800da38:	68fa      	ldr	r2, [r7, #12]
 800da3a:	4b37      	ldr	r3, [pc, #220]	; (800db18 <TIM_OC1_SetConfig+0x108>)
 800da3c:	4013      	ands	r3, r2
 800da3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f023 0303 	bic.w	r3, r3, #3
 800da46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	68fa      	ldr	r2, [r7, #12]
 800da4e:	4313      	orrs	r3, r2
 800da50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	f023 0302 	bic.w	r3, r3, #2
 800da58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	689b      	ldr	r3, [r3, #8]
 800da5e:	697a      	ldr	r2, [r7, #20]
 800da60:	4313      	orrs	r3, r2
 800da62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	4a2d      	ldr	r2, [pc, #180]	; (800db1c <TIM_OC1_SetConfig+0x10c>)
 800da68:	4293      	cmp	r3, r2
 800da6a:	d00f      	beq.n	800da8c <TIM_OC1_SetConfig+0x7c>
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	4a2c      	ldr	r2, [pc, #176]	; (800db20 <TIM_OC1_SetConfig+0x110>)
 800da70:	4293      	cmp	r3, r2
 800da72:	d00b      	beq.n	800da8c <TIM_OC1_SetConfig+0x7c>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	4a2b      	ldr	r2, [pc, #172]	; (800db24 <TIM_OC1_SetConfig+0x114>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d007      	beq.n	800da8c <TIM_OC1_SetConfig+0x7c>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4a2a      	ldr	r2, [pc, #168]	; (800db28 <TIM_OC1_SetConfig+0x118>)
 800da80:	4293      	cmp	r3, r2
 800da82:	d003      	beq.n	800da8c <TIM_OC1_SetConfig+0x7c>
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	4a29      	ldr	r2, [pc, #164]	; (800db2c <TIM_OC1_SetConfig+0x11c>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d10c      	bne.n	800daa6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	f023 0308 	bic.w	r3, r3, #8
 800da92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	68db      	ldr	r3, [r3, #12]
 800da98:	697a      	ldr	r2, [r7, #20]
 800da9a:	4313      	orrs	r3, r2
 800da9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	f023 0304 	bic.w	r3, r3, #4
 800daa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	4a1c      	ldr	r2, [pc, #112]	; (800db1c <TIM_OC1_SetConfig+0x10c>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	d00f      	beq.n	800dace <TIM_OC1_SetConfig+0xbe>
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	4a1b      	ldr	r2, [pc, #108]	; (800db20 <TIM_OC1_SetConfig+0x110>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	d00b      	beq.n	800dace <TIM_OC1_SetConfig+0xbe>
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	4a1a      	ldr	r2, [pc, #104]	; (800db24 <TIM_OC1_SetConfig+0x114>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	d007      	beq.n	800dace <TIM_OC1_SetConfig+0xbe>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	4a19      	ldr	r2, [pc, #100]	; (800db28 <TIM_OC1_SetConfig+0x118>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d003      	beq.n	800dace <TIM_OC1_SetConfig+0xbe>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	4a18      	ldr	r2, [pc, #96]	; (800db2c <TIM_OC1_SetConfig+0x11c>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d111      	bne.n	800daf2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dace:	693b      	ldr	r3, [r7, #16]
 800dad0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dadc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	695b      	ldr	r3, [r3, #20]
 800dae2:	693a      	ldr	r2, [r7, #16]
 800dae4:	4313      	orrs	r3, r2
 800dae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	699b      	ldr	r3, [r3, #24]
 800daec:	693a      	ldr	r2, [r7, #16]
 800daee:	4313      	orrs	r3, r2
 800daf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	693a      	ldr	r2, [r7, #16]
 800daf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	68fa      	ldr	r2, [r7, #12]
 800dafc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	685a      	ldr	r2, [r3, #4]
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	697a      	ldr	r2, [r7, #20]
 800db0a:	621a      	str	r2, [r3, #32]
}
 800db0c:	bf00      	nop
 800db0e:	371c      	adds	r7, #28
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	fffeff8f 	.word	0xfffeff8f
 800db1c:	40010000 	.word	0x40010000
 800db20:	40010400 	.word	0x40010400
 800db24:	40014000 	.word	0x40014000
 800db28:	40014400 	.word	0x40014400
 800db2c:	40014800 	.word	0x40014800

0800db30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db30:	b480      	push	{r7}
 800db32:	b087      	sub	sp, #28
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6a1b      	ldr	r3, [r3, #32]
 800db3e:	f023 0210 	bic.w	r2, r3, #16
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6a1b      	ldr	r3, [r3, #32]
 800db4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	685b      	ldr	r3, [r3, #4]
 800db50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	699b      	ldr	r3, [r3, #24]
 800db56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800db58:	68fa      	ldr	r2, [r7, #12]
 800db5a:	4b34      	ldr	r3, [pc, #208]	; (800dc2c <TIM_OC2_SetConfig+0xfc>)
 800db5c:	4013      	ands	r3, r2
 800db5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	021b      	lsls	r3, r3, #8
 800db6e:	68fa      	ldr	r2, [r7, #12]
 800db70:	4313      	orrs	r3, r2
 800db72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	f023 0320 	bic.w	r3, r3, #32
 800db7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	689b      	ldr	r3, [r3, #8]
 800db80:	011b      	lsls	r3, r3, #4
 800db82:	697a      	ldr	r2, [r7, #20]
 800db84:	4313      	orrs	r3, r2
 800db86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4a29      	ldr	r2, [pc, #164]	; (800dc30 <TIM_OC2_SetConfig+0x100>)
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d003      	beq.n	800db98 <TIM_OC2_SetConfig+0x68>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	4a28      	ldr	r2, [pc, #160]	; (800dc34 <TIM_OC2_SetConfig+0x104>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d10d      	bne.n	800dbb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800db98:	697b      	ldr	r3, [r7, #20]
 800db9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	68db      	ldr	r3, [r3, #12]
 800dba4:	011b      	lsls	r3, r3, #4
 800dba6:	697a      	ldr	r2, [r7, #20]
 800dba8:	4313      	orrs	r3, r2
 800dbaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dbb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	4a1e      	ldr	r2, [pc, #120]	; (800dc30 <TIM_OC2_SetConfig+0x100>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d00f      	beq.n	800dbdc <TIM_OC2_SetConfig+0xac>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	4a1d      	ldr	r2, [pc, #116]	; (800dc34 <TIM_OC2_SetConfig+0x104>)
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	d00b      	beq.n	800dbdc <TIM_OC2_SetConfig+0xac>
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	4a1c      	ldr	r2, [pc, #112]	; (800dc38 <TIM_OC2_SetConfig+0x108>)
 800dbc8:	4293      	cmp	r3, r2
 800dbca:	d007      	beq.n	800dbdc <TIM_OC2_SetConfig+0xac>
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	4a1b      	ldr	r2, [pc, #108]	; (800dc3c <TIM_OC2_SetConfig+0x10c>)
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	d003      	beq.n	800dbdc <TIM_OC2_SetConfig+0xac>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	4a1a      	ldr	r2, [pc, #104]	; (800dc40 <TIM_OC2_SetConfig+0x110>)
 800dbd8:	4293      	cmp	r3, r2
 800dbda:	d113      	bne.n	800dc04 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dbdc:	693b      	ldr	r3, [r7, #16]
 800dbde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dbe2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dbea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	695b      	ldr	r3, [r3, #20]
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	693a      	ldr	r2, [r7, #16]
 800dbf4:	4313      	orrs	r3, r2
 800dbf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	699b      	ldr	r3, [r3, #24]
 800dbfc:	009b      	lsls	r3, r3, #2
 800dbfe:	693a      	ldr	r2, [r7, #16]
 800dc00:	4313      	orrs	r3, r2
 800dc02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	693a      	ldr	r2, [r7, #16]
 800dc08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	68fa      	ldr	r2, [r7, #12]
 800dc0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	685a      	ldr	r2, [r3, #4]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	697a      	ldr	r2, [r7, #20]
 800dc1c:	621a      	str	r2, [r3, #32]
}
 800dc1e:	bf00      	nop
 800dc20:	371c      	adds	r7, #28
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr
 800dc2a:	bf00      	nop
 800dc2c:	feff8fff 	.word	0xfeff8fff
 800dc30:	40010000 	.word	0x40010000
 800dc34:	40010400 	.word	0x40010400
 800dc38:	40014000 	.word	0x40014000
 800dc3c:	40014400 	.word	0x40014400
 800dc40:	40014800 	.word	0x40014800

0800dc44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dc44:	b480      	push	{r7}
 800dc46:	b087      	sub	sp, #28
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6a1b      	ldr	r3, [r3, #32]
 800dc52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6a1b      	ldr	r3, [r3, #32]
 800dc5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	685b      	ldr	r3, [r3, #4]
 800dc64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	69db      	ldr	r3, [r3, #28]
 800dc6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f023 0303 	bic.w	r3, r3, #3
 800dc7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	68fa      	ldr	r2, [r7, #12]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dc8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	689b      	ldr	r3, [r3, #8]
 800dc92:	021b      	lsls	r3, r3, #8
 800dc94:	697a      	ldr	r2, [r7, #20]
 800dc96:	4313      	orrs	r3, r2
 800dc98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	4a27      	ldr	r2, [pc, #156]	; (800dd3c <TIM_OC3_SetConfig+0xf8>)
 800dc9e:	4293      	cmp	r3, r2
 800dca0:	d003      	beq.n	800dcaa <TIM_OC3_SetConfig+0x66>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	4a26      	ldr	r2, [pc, #152]	; (800dd40 <TIM_OC3_SetConfig+0xfc>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d10d      	bne.n	800dcc6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dcb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	021b      	lsls	r3, r3, #8
 800dcb8:	697a      	ldr	r2, [r7, #20]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dcbe:	697b      	ldr	r3, [r7, #20]
 800dcc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dcc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	4a1c      	ldr	r2, [pc, #112]	; (800dd3c <TIM_OC3_SetConfig+0xf8>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d00f      	beq.n	800dcee <TIM_OC3_SetConfig+0xaa>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	4a1b      	ldr	r2, [pc, #108]	; (800dd40 <TIM_OC3_SetConfig+0xfc>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d00b      	beq.n	800dcee <TIM_OC3_SetConfig+0xaa>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	4a1a      	ldr	r2, [pc, #104]	; (800dd44 <TIM_OC3_SetConfig+0x100>)
 800dcda:	4293      	cmp	r3, r2
 800dcdc:	d007      	beq.n	800dcee <TIM_OC3_SetConfig+0xaa>
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	4a19      	ldr	r2, [pc, #100]	; (800dd48 <TIM_OC3_SetConfig+0x104>)
 800dce2:	4293      	cmp	r3, r2
 800dce4:	d003      	beq.n	800dcee <TIM_OC3_SetConfig+0xaa>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	4a18      	ldr	r2, [pc, #96]	; (800dd4c <TIM_OC3_SetConfig+0x108>)
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d113      	bne.n	800dd16 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dcee:	693b      	ldr	r3, [r7, #16]
 800dcf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dcf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dcf6:	693b      	ldr	r3, [r7, #16]
 800dcf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dcfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	695b      	ldr	r3, [r3, #20]
 800dd02:	011b      	lsls	r3, r3, #4
 800dd04:	693a      	ldr	r2, [r7, #16]
 800dd06:	4313      	orrs	r3, r2
 800dd08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	699b      	ldr	r3, [r3, #24]
 800dd0e:	011b      	lsls	r3, r3, #4
 800dd10:	693a      	ldr	r2, [r7, #16]
 800dd12:	4313      	orrs	r3, r2
 800dd14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	693a      	ldr	r2, [r7, #16]
 800dd1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	68fa      	ldr	r2, [r7, #12]
 800dd20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	685a      	ldr	r2, [r3, #4]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	697a      	ldr	r2, [r7, #20]
 800dd2e:	621a      	str	r2, [r3, #32]
}
 800dd30:	bf00      	nop
 800dd32:	371c      	adds	r7, #28
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr
 800dd3c:	40010000 	.word	0x40010000
 800dd40:	40010400 	.word	0x40010400
 800dd44:	40014000 	.word	0x40014000
 800dd48:	40014400 	.word	0x40014400
 800dd4c:	40014800 	.word	0x40014800

0800dd50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd50:	b480      	push	{r7}
 800dd52:	b087      	sub	sp, #28
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	6a1b      	ldr	r3, [r3, #32]
 800dd6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	685b      	ldr	r3, [r3, #4]
 800dd70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	69db      	ldr	r3, [r3, #28]
 800dd76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dd7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dd86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	021b      	lsls	r3, r3, #8
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	4313      	orrs	r3, r2
 800dd92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dd9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	689b      	ldr	r3, [r3, #8]
 800dda0:	031b      	lsls	r3, r3, #12
 800dda2:	693a      	ldr	r2, [r7, #16]
 800dda4:	4313      	orrs	r3, r2
 800dda6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	4a18      	ldr	r2, [pc, #96]	; (800de0c <TIM_OC4_SetConfig+0xbc>)
 800ddac:	4293      	cmp	r3, r2
 800ddae:	d00f      	beq.n	800ddd0 <TIM_OC4_SetConfig+0x80>
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	4a17      	ldr	r2, [pc, #92]	; (800de10 <TIM_OC4_SetConfig+0xc0>)
 800ddb4:	4293      	cmp	r3, r2
 800ddb6:	d00b      	beq.n	800ddd0 <TIM_OC4_SetConfig+0x80>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	4a16      	ldr	r2, [pc, #88]	; (800de14 <TIM_OC4_SetConfig+0xc4>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d007      	beq.n	800ddd0 <TIM_OC4_SetConfig+0x80>
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	4a15      	ldr	r2, [pc, #84]	; (800de18 <TIM_OC4_SetConfig+0xc8>)
 800ddc4:	4293      	cmp	r3, r2
 800ddc6:	d003      	beq.n	800ddd0 <TIM_OC4_SetConfig+0x80>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	4a14      	ldr	r2, [pc, #80]	; (800de1c <TIM_OC4_SetConfig+0xcc>)
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d109      	bne.n	800dde4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ddd0:	697b      	ldr	r3, [r7, #20]
 800ddd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ddd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ddd8:	683b      	ldr	r3, [r7, #0]
 800ddda:	695b      	ldr	r3, [r3, #20]
 800dddc:	019b      	lsls	r3, r3, #6
 800ddde:	697a      	ldr	r2, [r7, #20]
 800dde0:	4313      	orrs	r3, r2
 800dde2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	697a      	ldr	r2, [r7, #20]
 800dde8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	68fa      	ldr	r2, [r7, #12]
 800ddee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	685a      	ldr	r2, [r3, #4]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	693a      	ldr	r2, [r7, #16]
 800ddfc:	621a      	str	r2, [r3, #32]
}
 800ddfe:	bf00      	nop
 800de00:	371c      	adds	r7, #28
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	40010000 	.word	0x40010000
 800de10:	40010400 	.word	0x40010400
 800de14:	40014000 	.word	0x40014000
 800de18:	40014400 	.word	0x40014400
 800de1c:	40014800 	.word	0x40014800

0800de20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800de20:	b480      	push	{r7}
 800de22:	b087      	sub	sp, #28
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6a1b      	ldr	r3, [r3, #32]
 800de2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6a1b      	ldr	r3, [r3, #32]
 800de3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	685b      	ldr	r3, [r3, #4]
 800de40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	4313      	orrs	r3, r2
 800de58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800de60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	689b      	ldr	r3, [r3, #8]
 800de66:	041b      	lsls	r3, r3, #16
 800de68:	693a      	ldr	r2, [r7, #16]
 800de6a:	4313      	orrs	r3, r2
 800de6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	4a17      	ldr	r2, [pc, #92]	; (800ded0 <TIM_OC5_SetConfig+0xb0>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d00f      	beq.n	800de96 <TIM_OC5_SetConfig+0x76>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	4a16      	ldr	r2, [pc, #88]	; (800ded4 <TIM_OC5_SetConfig+0xb4>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d00b      	beq.n	800de96 <TIM_OC5_SetConfig+0x76>
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	4a15      	ldr	r2, [pc, #84]	; (800ded8 <TIM_OC5_SetConfig+0xb8>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d007      	beq.n	800de96 <TIM_OC5_SetConfig+0x76>
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4a14      	ldr	r2, [pc, #80]	; (800dedc <TIM_OC5_SetConfig+0xbc>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d003      	beq.n	800de96 <TIM_OC5_SetConfig+0x76>
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	4a13      	ldr	r2, [pc, #76]	; (800dee0 <TIM_OC5_SetConfig+0xc0>)
 800de92:	4293      	cmp	r3, r2
 800de94:	d109      	bne.n	800deaa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800de9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	695b      	ldr	r3, [r3, #20]
 800dea2:	021b      	lsls	r3, r3, #8
 800dea4:	697a      	ldr	r2, [r7, #20]
 800dea6:	4313      	orrs	r3, r2
 800dea8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	697a      	ldr	r2, [r7, #20]
 800deae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	68fa      	ldr	r2, [r7, #12]
 800deb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	685a      	ldr	r2, [r3, #4]
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	693a      	ldr	r2, [r7, #16]
 800dec2:	621a      	str	r2, [r3, #32]
}
 800dec4:	bf00      	nop
 800dec6:	371c      	adds	r7, #28
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr
 800ded0:	40010000 	.word	0x40010000
 800ded4:	40010400 	.word	0x40010400
 800ded8:	40014000 	.word	0x40014000
 800dedc:	40014400 	.word	0x40014400
 800dee0:	40014800 	.word	0x40014800

0800dee4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b087      	sub	sp, #28
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
 800deec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	6a1b      	ldr	r3, [r3, #32]
 800def2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6a1b      	ldr	r3, [r3, #32]
 800defe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	021b      	lsls	r3, r3, #8
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	4313      	orrs	r3, r2
 800df1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800df20:	693b      	ldr	r3, [r7, #16]
 800df22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800df26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	051b      	lsls	r3, r3, #20
 800df2e:	693a      	ldr	r2, [r7, #16]
 800df30:	4313      	orrs	r3, r2
 800df32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	4a18      	ldr	r2, [pc, #96]	; (800df98 <TIM_OC6_SetConfig+0xb4>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d00f      	beq.n	800df5c <TIM_OC6_SetConfig+0x78>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	4a17      	ldr	r2, [pc, #92]	; (800df9c <TIM_OC6_SetConfig+0xb8>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d00b      	beq.n	800df5c <TIM_OC6_SetConfig+0x78>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	4a16      	ldr	r2, [pc, #88]	; (800dfa0 <TIM_OC6_SetConfig+0xbc>)
 800df48:	4293      	cmp	r3, r2
 800df4a:	d007      	beq.n	800df5c <TIM_OC6_SetConfig+0x78>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	4a15      	ldr	r2, [pc, #84]	; (800dfa4 <TIM_OC6_SetConfig+0xc0>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d003      	beq.n	800df5c <TIM_OC6_SetConfig+0x78>
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	4a14      	ldr	r2, [pc, #80]	; (800dfa8 <TIM_OC6_SetConfig+0xc4>)
 800df58:	4293      	cmp	r3, r2
 800df5a:	d109      	bne.n	800df70 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800df62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	695b      	ldr	r3, [r3, #20]
 800df68:	029b      	lsls	r3, r3, #10
 800df6a:	697a      	ldr	r2, [r7, #20]
 800df6c:	4313      	orrs	r3, r2
 800df6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	697a      	ldr	r2, [r7, #20]
 800df74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	68fa      	ldr	r2, [r7, #12]
 800df7a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	685a      	ldr	r2, [r3, #4]
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	693a      	ldr	r2, [r7, #16]
 800df88:	621a      	str	r2, [r3, #32]
}
 800df8a:	bf00      	nop
 800df8c:	371c      	adds	r7, #28
 800df8e:	46bd      	mov	sp, r7
 800df90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df94:	4770      	bx	lr
 800df96:	bf00      	nop
 800df98:	40010000 	.word	0x40010000
 800df9c:	40010400 	.word	0x40010400
 800dfa0:	40014000 	.word	0x40014000
 800dfa4:	40014400 	.word	0x40014400
 800dfa8:	40014800 	.word	0x40014800

0800dfac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b085      	sub	sp, #20
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
 800dfb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dfbc:	2b01      	cmp	r3, #1
 800dfbe:	d101      	bne.n	800dfc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dfc0:	2302      	movs	r3, #2
 800dfc2:	e068      	b.n	800e096 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2202      	movs	r2, #2
 800dfd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	685b      	ldr	r3, [r3, #4]
 800dfda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	689b      	ldr	r3, [r3, #8]
 800dfe2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4a2e      	ldr	r2, [pc, #184]	; (800e0a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dfea:	4293      	cmp	r3, r2
 800dfec:	d004      	beq.n	800dff8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	4a2d      	ldr	r2, [pc, #180]	; (800e0a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dff4:	4293      	cmp	r3, r2
 800dff6:	d108      	bne.n	800e00a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dffe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	68fa      	ldr	r2, [r7, #12]
 800e006:	4313      	orrs	r3, r2
 800e008:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e010:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	68fa      	ldr	r2, [r7, #12]
 800e018:	4313      	orrs	r3, r2
 800e01a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	68fa      	ldr	r2, [r7, #12]
 800e022:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	4a1e      	ldr	r2, [pc, #120]	; (800e0a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d01d      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e036:	d018      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4a1b      	ldr	r2, [pc, #108]	; (800e0ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d013      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4a1a      	ldr	r2, [pc, #104]	; (800e0b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d00e      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a18      	ldr	r2, [pc, #96]	; (800e0b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d009      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4a13      	ldr	r2, [pc, #76]	; (800e0a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d004      	beq.n	800e06a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4a14      	ldr	r2, [pc, #80]	; (800e0b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d10c      	bne.n	800e084 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e06a:	68bb      	ldr	r3, [r7, #8]
 800e06c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e070:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	689b      	ldr	r3, [r3, #8]
 800e076:	68ba      	ldr	r2, [r7, #8]
 800e078:	4313      	orrs	r3, r2
 800e07a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	68ba      	ldr	r2, [r7, #8]
 800e082:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2201      	movs	r2, #1
 800e088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2200      	movs	r2, #0
 800e090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e094:	2300      	movs	r3, #0
}
 800e096:	4618      	mov	r0, r3
 800e098:	3714      	adds	r7, #20
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	40010000 	.word	0x40010000
 800e0a8:	40010400 	.word	0x40010400
 800e0ac:	40000400 	.word	0x40000400
 800e0b0:	40000800 	.word	0x40000800
 800e0b4:	40000c00 	.word	0x40000c00
 800e0b8:	40001800 	.word	0x40001800

0800e0bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	b085      	sub	sp, #20
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	d101      	bne.n	800e0d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e0d4:	2302      	movs	r3, #2
 800e0d6:	e065      	b.n	800e1a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	2201      	movs	r2, #1
 800e0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	68db      	ldr	r3, [r3, #12]
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	4313      	orrs	r3, r2
 800e0fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	4313      	orrs	r3, r2
 800e108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	4313      	orrs	r3, r2
 800e116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	691b      	ldr	r3, [r3, #16]
 800e122:	4313      	orrs	r3, r2
 800e124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	695b      	ldr	r3, [r3, #20]
 800e130:	4313      	orrs	r3, r2
 800e132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e13e:	4313      	orrs	r3, r2
 800e140:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	699b      	ldr	r3, [r3, #24]
 800e14c:	041b      	lsls	r3, r3, #16
 800e14e:	4313      	orrs	r3, r2
 800e150:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4a16      	ldr	r2, [pc, #88]	; (800e1b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d004      	beq.n	800e166 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4a14      	ldr	r2, [pc, #80]	; (800e1b4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e162:	4293      	cmp	r3, r2
 800e164:	d115      	bne.n	800e192 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e170:	051b      	lsls	r3, r3, #20
 800e172:	4313      	orrs	r3, r2
 800e174:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	69db      	ldr	r3, [r3, #28]
 800e180:	4313      	orrs	r3, r2
 800e182:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	6a1b      	ldr	r3, [r3, #32]
 800e18e:	4313      	orrs	r3, r2
 800e190:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	68fa      	ldr	r2, [r7, #12]
 800e198:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	2200      	movs	r2, #0
 800e19e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e1a2:	2300      	movs	r3, #0
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3714      	adds	r7, #20
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr
 800e1b0:	40010000 	.word	0x40010000
 800e1b4:	40010400 	.word	0x40010400

0800e1b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b082      	sub	sp, #8
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d101      	bne.n	800e1ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e1c6:	2301      	movs	r3, #1
 800e1c8:	e042      	b.n	800e250 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d106      	bne.n	800e1e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f7f4 fc4d 	bl	8002a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2224      	movs	r2, #36	; 0x24
 800e1e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	681a      	ldr	r2, [r3, #0]
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f022 0201 	bic.w	r2, r2, #1
 800e1f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f000 f82c 	bl	800e258 <UART_SetConfig>
 800e200:	4603      	mov	r3, r0
 800e202:	2b01      	cmp	r3, #1
 800e204:	d101      	bne.n	800e20a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800e206:	2301      	movs	r3, #1
 800e208:	e022      	b.n	800e250 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d002      	beq.n	800e218 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f000 fd80 	bl	800ed18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	685a      	ldr	r2, [r3, #4]
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e226:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	689a      	ldr	r2, [r3, #8]
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e236:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	681a      	ldr	r2, [r3, #0]
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	f042 0201 	orr.w	r2, r2, #1
 800e246:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f000 fe07 	bl	800ee5c <UART_CheckIdleState>
 800e24e:	4603      	mov	r3, r0
}
 800e250:	4618      	mov	r0, r3
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e258:	b5b0      	push	{r4, r5, r7, lr}
 800e25a:	b08e      	sub	sp, #56	; 0x38
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e260:	2300      	movs	r3, #0
 800e262:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	689a      	ldr	r2, [r3, #8]
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	691b      	ldr	r3, [r3, #16]
 800e26e:	431a      	orrs	r2, r3
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	695b      	ldr	r3, [r3, #20]
 800e274:	431a      	orrs	r2, r3
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	69db      	ldr	r3, [r3, #28]
 800e27a:	4313      	orrs	r3, r2
 800e27c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	681a      	ldr	r2, [r3, #0]
 800e284:	4bbf      	ldr	r3, [pc, #764]	; (800e584 <UART_SetConfig+0x32c>)
 800e286:	4013      	ands	r3, r2
 800e288:	687a      	ldr	r2, [r7, #4]
 800e28a:	6812      	ldr	r2, [r2, #0]
 800e28c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e28e:	430b      	orrs	r3, r1
 800e290:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	68da      	ldr	r2, [r3, #12]
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	430a      	orrs	r2, r1
 800e2a6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	699b      	ldr	r3, [r3, #24]
 800e2ac:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	4ab5      	ldr	r2, [pc, #724]	; (800e588 <UART_SetConfig+0x330>)
 800e2b4:	4293      	cmp	r3, r2
 800e2b6:	d004      	beq.n	800e2c2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6a1b      	ldr	r3, [r3, #32]
 800e2bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	689a      	ldr	r2, [r3, #8]
 800e2c8:	4bb0      	ldr	r3, [pc, #704]	; (800e58c <UART_SetConfig+0x334>)
 800e2ca:	4013      	ands	r3, r2
 800e2cc:	687a      	ldr	r2, [r7, #4]
 800e2ce:	6812      	ldr	r2, [r2, #0]
 800e2d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e2d2:	430b      	orrs	r3, r1
 800e2d4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2dc:	f023 010f 	bic.w	r1, r3, #15
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	430a      	orrs	r2, r1
 800e2ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	4aa7      	ldr	r2, [pc, #668]	; (800e590 <UART_SetConfig+0x338>)
 800e2f2:	4293      	cmp	r3, r2
 800e2f4:	d176      	bne.n	800e3e4 <UART_SetConfig+0x18c>
 800e2f6:	4ba7      	ldr	r3, [pc, #668]	; (800e594 <UART_SetConfig+0x33c>)
 800e2f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e2fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e2fe:	2b28      	cmp	r3, #40	; 0x28
 800e300:	d86c      	bhi.n	800e3dc <UART_SetConfig+0x184>
 800e302:	a201      	add	r2, pc, #4	; (adr r2, 800e308 <UART_SetConfig+0xb0>)
 800e304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e308:	0800e3ad 	.word	0x0800e3ad
 800e30c:	0800e3dd 	.word	0x0800e3dd
 800e310:	0800e3dd 	.word	0x0800e3dd
 800e314:	0800e3dd 	.word	0x0800e3dd
 800e318:	0800e3dd 	.word	0x0800e3dd
 800e31c:	0800e3dd 	.word	0x0800e3dd
 800e320:	0800e3dd 	.word	0x0800e3dd
 800e324:	0800e3dd 	.word	0x0800e3dd
 800e328:	0800e3b5 	.word	0x0800e3b5
 800e32c:	0800e3dd 	.word	0x0800e3dd
 800e330:	0800e3dd 	.word	0x0800e3dd
 800e334:	0800e3dd 	.word	0x0800e3dd
 800e338:	0800e3dd 	.word	0x0800e3dd
 800e33c:	0800e3dd 	.word	0x0800e3dd
 800e340:	0800e3dd 	.word	0x0800e3dd
 800e344:	0800e3dd 	.word	0x0800e3dd
 800e348:	0800e3bd 	.word	0x0800e3bd
 800e34c:	0800e3dd 	.word	0x0800e3dd
 800e350:	0800e3dd 	.word	0x0800e3dd
 800e354:	0800e3dd 	.word	0x0800e3dd
 800e358:	0800e3dd 	.word	0x0800e3dd
 800e35c:	0800e3dd 	.word	0x0800e3dd
 800e360:	0800e3dd 	.word	0x0800e3dd
 800e364:	0800e3dd 	.word	0x0800e3dd
 800e368:	0800e3c5 	.word	0x0800e3c5
 800e36c:	0800e3dd 	.word	0x0800e3dd
 800e370:	0800e3dd 	.word	0x0800e3dd
 800e374:	0800e3dd 	.word	0x0800e3dd
 800e378:	0800e3dd 	.word	0x0800e3dd
 800e37c:	0800e3dd 	.word	0x0800e3dd
 800e380:	0800e3dd 	.word	0x0800e3dd
 800e384:	0800e3dd 	.word	0x0800e3dd
 800e388:	0800e3cd 	.word	0x0800e3cd
 800e38c:	0800e3dd 	.word	0x0800e3dd
 800e390:	0800e3dd 	.word	0x0800e3dd
 800e394:	0800e3dd 	.word	0x0800e3dd
 800e398:	0800e3dd 	.word	0x0800e3dd
 800e39c:	0800e3dd 	.word	0x0800e3dd
 800e3a0:	0800e3dd 	.word	0x0800e3dd
 800e3a4:	0800e3dd 	.word	0x0800e3dd
 800e3a8:	0800e3d5 	.word	0x0800e3d5
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3b2:	e222      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3b4:	2304      	movs	r3, #4
 800e3b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3ba:	e21e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3bc:	2308      	movs	r3, #8
 800e3be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3c2:	e21a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3c4:	2310      	movs	r3, #16
 800e3c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3ca:	e216      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3cc:	2320      	movs	r3, #32
 800e3ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3d2:	e212      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3d4:	2340      	movs	r3, #64	; 0x40
 800e3d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3da:	e20e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3dc:	2380      	movs	r3, #128	; 0x80
 800e3de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e3e2:	e20a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4a6b      	ldr	r2, [pc, #428]	; (800e598 <UART_SetConfig+0x340>)
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d130      	bne.n	800e450 <UART_SetConfig+0x1f8>
 800e3ee:	4b69      	ldr	r3, [pc, #420]	; (800e594 <UART_SetConfig+0x33c>)
 800e3f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3f2:	f003 0307 	and.w	r3, r3, #7
 800e3f6:	2b05      	cmp	r3, #5
 800e3f8:	d826      	bhi.n	800e448 <UART_SetConfig+0x1f0>
 800e3fa:	a201      	add	r2, pc, #4	; (adr r2, 800e400 <UART_SetConfig+0x1a8>)
 800e3fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e400:	0800e419 	.word	0x0800e419
 800e404:	0800e421 	.word	0x0800e421
 800e408:	0800e429 	.word	0x0800e429
 800e40c:	0800e431 	.word	0x0800e431
 800e410:	0800e439 	.word	0x0800e439
 800e414:	0800e441 	.word	0x0800e441
 800e418:	2300      	movs	r3, #0
 800e41a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e41e:	e1ec      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e420:	2304      	movs	r3, #4
 800e422:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e426:	e1e8      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e428:	2308      	movs	r3, #8
 800e42a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e42e:	e1e4      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e430:	2310      	movs	r3, #16
 800e432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e436:	e1e0      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e438:	2320      	movs	r3, #32
 800e43a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e43e:	e1dc      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e440:	2340      	movs	r3, #64	; 0x40
 800e442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e446:	e1d8      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e448:	2380      	movs	r3, #128	; 0x80
 800e44a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e44e:	e1d4      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a51      	ldr	r2, [pc, #324]	; (800e59c <UART_SetConfig+0x344>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d130      	bne.n	800e4bc <UART_SetConfig+0x264>
 800e45a:	4b4e      	ldr	r3, [pc, #312]	; (800e594 <UART_SetConfig+0x33c>)
 800e45c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e45e:	f003 0307 	and.w	r3, r3, #7
 800e462:	2b05      	cmp	r3, #5
 800e464:	d826      	bhi.n	800e4b4 <UART_SetConfig+0x25c>
 800e466:	a201      	add	r2, pc, #4	; (adr r2, 800e46c <UART_SetConfig+0x214>)
 800e468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e46c:	0800e485 	.word	0x0800e485
 800e470:	0800e48d 	.word	0x0800e48d
 800e474:	0800e495 	.word	0x0800e495
 800e478:	0800e49d 	.word	0x0800e49d
 800e47c:	0800e4a5 	.word	0x0800e4a5
 800e480:	0800e4ad 	.word	0x0800e4ad
 800e484:	2300      	movs	r3, #0
 800e486:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e48a:	e1b6      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e48c:	2304      	movs	r3, #4
 800e48e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e492:	e1b2      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e494:	2308      	movs	r3, #8
 800e496:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e49a:	e1ae      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e49c:	2310      	movs	r3, #16
 800e49e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4a2:	e1aa      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e4a4:	2320      	movs	r3, #32
 800e4a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4aa:	e1a6      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e4ac:	2340      	movs	r3, #64	; 0x40
 800e4ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4b2:	e1a2      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e4b4:	2380      	movs	r3, #128	; 0x80
 800e4b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4ba:	e19e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4a37      	ldr	r2, [pc, #220]	; (800e5a0 <UART_SetConfig+0x348>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d130      	bne.n	800e528 <UART_SetConfig+0x2d0>
 800e4c6:	4b33      	ldr	r3, [pc, #204]	; (800e594 <UART_SetConfig+0x33c>)
 800e4c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4ca:	f003 0307 	and.w	r3, r3, #7
 800e4ce:	2b05      	cmp	r3, #5
 800e4d0:	d826      	bhi.n	800e520 <UART_SetConfig+0x2c8>
 800e4d2:	a201      	add	r2, pc, #4	; (adr r2, 800e4d8 <UART_SetConfig+0x280>)
 800e4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d8:	0800e4f1 	.word	0x0800e4f1
 800e4dc:	0800e4f9 	.word	0x0800e4f9
 800e4e0:	0800e501 	.word	0x0800e501
 800e4e4:	0800e509 	.word	0x0800e509
 800e4e8:	0800e511 	.word	0x0800e511
 800e4ec:	0800e519 	.word	0x0800e519
 800e4f0:	2300      	movs	r3, #0
 800e4f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4f6:	e180      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e4f8:	2304      	movs	r3, #4
 800e4fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e4fe:	e17c      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e500:	2308      	movs	r3, #8
 800e502:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e506:	e178      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e508:	2310      	movs	r3, #16
 800e50a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e50e:	e174      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e510:	2320      	movs	r3, #32
 800e512:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e516:	e170      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e518:	2340      	movs	r3, #64	; 0x40
 800e51a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e51e:	e16c      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e520:	2380      	movs	r3, #128	; 0x80
 800e522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e526:	e168      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a1d      	ldr	r2, [pc, #116]	; (800e5a4 <UART_SetConfig+0x34c>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d142      	bne.n	800e5b8 <UART_SetConfig+0x360>
 800e532:	4b18      	ldr	r3, [pc, #96]	; (800e594 <UART_SetConfig+0x33c>)
 800e534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e536:	f003 0307 	and.w	r3, r3, #7
 800e53a:	2b05      	cmp	r3, #5
 800e53c:	d838      	bhi.n	800e5b0 <UART_SetConfig+0x358>
 800e53e:	a201      	add	r2, pc, #4	; (adr r2, 800e544 <UART_SetConfig+0x2ec>)
 800e540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e544:	0800e55d 	.word	0x0800e55d
 800e548:	0800e565 	.word	0x0800e565
 800e54c:	0800e56d 	.word	0x0800e56d
 800e550:	0800e575 	.word	0x0800e575
 800e554:	0800e57d 	.word	0x0800e57d
 800e558:	0800e5a9 	.word	0x0800e5a9
 800e55c:	2300      	movs	r3, #0
 800e55e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e562:	e14a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e564:	2304      	movs	r3, #4
 800e566:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e56a:	e146      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e56c:	2308      	movs	r3, #8
 800e56e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e572:	e142      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e574:	2310      	movs	r3, #16
 800e576:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e57a:	e13e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e57c:	2320      	movs	r3, #32
 800e57e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e582:	e13a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e584:	cfff69f3 	.word	0xcfff69f3
 800e588:	58000c00 	.word	0x58000c00
 800e58c:	11fff4ff 	.word	0x11fff4ff
 800e590:	40011000 	.word	0x40011000
 800e594:	58024400 	.word	0x58024400
 800e598:	40004400 	.word	0x40004400
 800e59c:	40004800 	.word	0x40004800
 800e5a0:	40004c00 	.word	0x40004c00
 800e5a4:	40005000 	.word	0x40005000
 800e5a8:	2340      	movs	r3, #64	; 0x40
 800e5aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e5ae:	e124      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e5b0:	2380      	movs	r3, #128	; 0x80
 800e5b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e5b6:	e120      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	4acc      	ldr	r2, [pc, #816]	; (800e8f0 <UART_SetConfig+0x698>)
 800e5be:	4293      	cmp	r3, r2
 800e5c0:	d176      	bne.n	800e6b0 <UART_SetConfig+0x458>
 800e5c2:	4bcc      	ldr	r3, [pc, #816]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e5c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e5ca:	2b28      	cmp	r3, #40	; 0x28
 800e5cc:	d86c      	bhi.n	800e6a8 <UART_SetConfig+0x450>
 800e5ce:	a201      	add	r2, pc, #4	; (adr r2, 800e5d4 <UART_SetConfig+0x37c>)
 800e5d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5d4:	0800e679 	.word	0x0800e679
 800e5d8:	0800e6a9 	.word	0x0800e6a9
 800e5dc:	0800e6a9 	.word	0x0800e6a9
 800e5e0:	0800e6a9 	.word	0x0800e6a9
 800e5e4:	0800e6a9 	.word	0x0800e6a9
 800e5e8:	0800e6a9 	.word	0x0800e6a9
 800e5ec:	0800e6a9 	.word	0x0800e6a9
 800e5f0:	0800e6a9 	.word	0x0800e6a9
 800e5f4:	0800e681 	.word	0x0800e681
 800e5f8:	0800e6a9 	.word	0x0800e6a9
 800e5fc:	0800e6a9 	.word	0x0800e6a9
 800e600:	0800e6a9 	.word	0x0800e6a9
 800e604:	0800e6a9 	.word	0x0800e6a9
 800e608:	0800e6a9 	.word	0x0800e6a9
 800e60c:	0800e6a9 	.word	0x0800e6a9
 800e610:	0800e6a9 	.word	0x0800e6a9
 800e614:	0800e689 	.word	0x0800e689
 800e618:	0800e6a9 	.word	0x0800e6a9
 800e61c:	0800e6a9 	.word	0x0800e6a9
 800e620:	0800e6a9 	.word	0x0800e6a9
 800e624:	0800e6a9 	.word	0x0800e6a9
 800e628:	0800e6a9 	.word	0x0800e6a9
 800e62c:	0800e6a9 	.word	0x0800e6a9
 800e630:	0800e6a9 	.word	0x0800e6a9
 800e634:	0800e691 	.word	0x0800e691
 800e638:	0800e6a9 	.word	0x0800e6a9
 800e63c:	0800e6a9 	.word	0x0800e6a9
 800e640:	0800e6a9 	.word	0x0800e6a9
 800e644:	0800e6a9 	.word	0x0800e6a9
 800e648:	0800e6a9 	.word	0x0800e6a9
 800e64c:	0800e6a9 	.word	0x0800e6a9
 800e650:	0800e6a9 	.word	0x0800e6a9
 800e654:	0800e699 	.word	0x0800e699
 800e658:	0800e6a9 	.word	0x0800e6a9
 800e65c:	0800e6a9 	.word	0x0800e6a9
 800e660:	0800e6a9 	.word	0x0800e6a9
 800e664:	0800e6a9 	.word	0x0800e6a9
 800e668:	0800e6a9 	.word	0x0800e6a9
 800e66c:	0800e6a9 	.word	0x0800e6a9
 800e670:	0800e6a9 	.word	0x0800e6a9
 800e674:	0800e6a1 	.word	0x0800e6a1
 800e678:	2301      	movs	r3, #1
 800e67a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e67e:	e0bc      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e680:	2304      	movs	r3, #4
 800e682:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e686:	e0b8      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e688:	2308      	movs	r3, #8
 800e68a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e68e:	e0b4      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e690:	2310      	movs	r3, #16
 800e692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e696:	e0b0      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e698:	2320      	movs	r3, #32
 800e69a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e69e:	e0ac      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6a0:	2340      	movs	r3, #64	; 0x40
 800e6a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6a6:	e0a8      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6a8:	2380      	movs	r3, #128	; 0x80
 800e6aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6ae:	e0a4      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4a90      	ldr	r2, [pc, #576]	; (800e8f8 <UART_SetConfig+0x6a0>)
 800e6b6:	4293      	cmp	r3, r2
 800e6b8:	d130      	bne.n	800e71c <UART_SetConfig+0x4c4>
 800e6ba:	4b8e      	ldr	r3, [pc, #568]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e6bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6be:	f003 0307 	and.w	r3, r3, #7
 800e6c2:	2b05      	cmp	r3, #5
 800e6c4:	d826      	bhi.n	800e714 <UART_SetConfig+0x4bc>
 800e6c6:	a201      	add	r2, pc, #4	; (adr r2, 800e6cc <UART_SetConfig+0x474>)
 800e6c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6cc:	0800e6e5 	.word	0x0800e6e5
 800e6d0:	0800e6ed 	.word	0x0800e6ed
 800e6d4:	0800e6f5 	.word	0x0800e6f5
 800e6d8:	0800e6fd 	.word	0x0800e6fd
 800e6dc:	0800e705 	.word	0x0800e705
 800e6e0:	0800e70d 	.word	0x0800e70d
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6ea:	e086      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6ec:	2304      	movs	r3, #4
 800e6ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6f2:	e082      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6f4:	2308      	movs	r3, #8
 800e6f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6fa:	e07e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e6fc:	2310      	movs	r3, #16
 800e6fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e702:	e07a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e704:	2320      	movs	r3, #32
 800e706:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e70a:	e076      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e70c:	2340      	movs	r3, #64	; 0x40
 800e70e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e712:	e072      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e714:	2380      	movs	r3, #128	; 0x80
 800e716:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e71a:	e06e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	4a76      	ldr	r2, [pc, #472]	; (800e8fc <UART_SetConfig+0x6a4>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d130      	bne.n	800e788 <UART_SetConfig+0x530>
 800e726:	4b73      	ldr	r3, [pc, #460]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e72a:	f003 0307 	and.w	r3, r3, #7
 800e72e:	2b05      	cmp	r3, #5
 800e730:	d826      	bhi.n	800e780 <UART_SetConfig+0x528>
 800e732:	a201      	add	r2, pc, #4	; (adr r2, 800e738 <UART_SetConfig+0x4e0>)
 800e734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e738:	0800e751 	.word	0x0800e751
 800e73c:	0800e759 	.word	0x0800e759
 800e740:	0800e761 	.word	0x0800e761
 800e744:	0800e769 	.word	0x0800e769
 800e748:	0800e771 	.word	0x0800e771
 800e74c:	0800e779 	.word	0x0800e779
 800e750:	2300      	movs	r3, #0
 800e752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e756:	e050      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e758:	2304      	movs	r3, #4
 800e75a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e75e:	e04c      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e760:	2308      	movs	r3, #8
 800e762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e766:	e048      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e768:	2310      	movs	r3, #16
 800e76a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e76e:	e044      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e770:	2320      	movs	r3, #32
 800e772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e776:	e040      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e778:	2340      	movs	r3, #64	; 0x40
 800e77a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e77e:	e03c      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e780:	2380      	movs	r3, #128	; 0x80
 800e782:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e786:	e038      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	4a5c      	ldr	r2, [pc, #368]	; (800e900 <UART_SetConfig+0x6a8>)
 800e78e:	4293      	cmp	r3, r2
 800e790:	d130      	bne.n	800e7f4 <UART_SetConfig+0x59c>
 800e792:	4b58      	ldr	r3, [pc, #352]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e796:	f003 0307 	and.w	r3, r3, #7
 800e79a:	2b05      	cmp	r3, #5
 800e79c:	d826      	bhi.n	800e7ec <UART_SetConfig+0x594>
 800e79e:	a201      	add	r2, pc, #4	; (adr r2, 800e7a4 <UART_SetConfig+0x54c>)
 800e7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7a4:	0800e7bd 	.word	0x0800e7bd
 800e7a8:	0800e7c5 	.word	0x0800e7c5
 800e7ac:	0800e7cd 	.word	0x0800e7cd
 800e7b0:	0800e7d5 	.word	0x0800e7d5
 800e7b4:	0800e7dd 	.word	0x0800e7dd
 800e7b8:	0800e7e5 	.word	0x0800e7e5
 800e7bc:	2302      	movs	r3, #2
 800e7be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7c2:	e01a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7c4:	2304      	movs	r3, #4
 800e7c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7ca:	e016      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7cc:	2308      	movs	r3, #8
 800e7ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7d2:	e012      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7d4:	2310      	movs	r3, #16
 800e7d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7da:	e00e      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7dc:	2320      	movs	r3, #32
 800e7de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7e2:	e00a      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7e4:	2340      	movs	r3, #64	; 0x40
 800e7e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7ea:	e006      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7ec:	2380      	movs	r3, #128	; 0x80
 800e7ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e7f2:	e002      	b.n	800e7fa <UART_SetConfig+0x5a2>
 800e7f4:	2380      	movs	r3, #128	; 0x80
 800e7f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	4a40      	ldr	r2, [pc, #256]	; (800e900 <UART_SetConfig+0x6a8>)
 800e800:	4293      	cmp	r3, r2
 800e802:	f040 80ef 	bne.w	800e9e4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e806:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e80a:	2b20      	cmp	r3, #32
 800e80c:	dc46      	bgt.n	800e89c <UART_SetConfig+0x644>
 800e80e:	2b02      	cmp	r3, #2
 800e810:	f2c0 8081 	blt.w	800e916 <UART_SetConfig+0x6be>
 800e814:	3b02      	subs	r3, #2
 800e816:	2b1e      	cmp	r3, #30
 800e818:	d87d      	bhi.n	800e916 <UART_SetConfig+0x6be>
 800e81a:	a201      	add	r2, pc, #4	; (adr r2, 800e820 <UART_SetConfig+0x5c8>)
 800e81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e820:	0800e8a3 	.word	0x0800e8a3
 800e824:	0800e917 	.word	0x0800e917
 800e828:	0800e8ab 	.word	0x0800e8ab
 800e82c:	0800e917 	.word	0x0800e917
 800e830:	0800e917 	.word	0x0800e917
 800e834:	0800e917 	.word	0x0800e917
 800e838:	0800e8bb 	.word	0x0800e8bb
 800e83c:	0800e917 	.word	0x0800e917
 800e840:	0800e917 	.word	0x0800e917
 800e844:	0800e917 	.word	0x0800e917
 800e848:	0800e917 	.word	0x0800e917
 800e84c:	0800e917 	.word	0x0800e917
 800e850:	0800e917 	.word	0x0800e917
 800e854:	0800e917 	.word	0x0800e917
 800e858:	0800e8cb 	.word	0x0800e8cb
 800e85c:	0800e917 	.word	0x0800e917
 800e860:	0800e917 	.word	0x0800e917
 800e864:	0800e917 	.word	0x0800e917
 800e868:	0800e917 	.word	0x0800e917
 800e86c:	0800e917 	.word	0x0800e917
 800e870:	0800e917 	.word	0x0800e917
 800e874:	0800e917 	.word	0x0800e917
 800e878:	0800e917 	.word	0x0800e917
 800e87c:	0800e917 	.word	0x0800e917
 800e880:	0800e917 	.word	0x0800e917
 800e884:	0800e917 	.word	0x0800e917
 800e888:	0800e917 	.word	0x0800e917
 800e88c:	0800e917 	.word	0x0800e917
 800e890:	0800e917 	.word	0x0800e917
 800e894:	0800e917 	.word	0x0800e917
 800e898:	0800e909 	.word	0x0800e909
 800e89c:	2b40      	cmp	r3, #64	; 0x40
 800e89e:	d036      	beq.n	800e90e <UART_SetConfig+0x6b6>
 800e8a0:	e039      	b.n	800e916 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e8a2:	f7fc fa2b 	bl	800acfc <HAL_RCCEx_GetD3PCLK1Freq>
 800e8a6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e8a8:	e03b      	b.n	800e922 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e8aa:	f107 0314 	add.w	r3, r7, #20
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7fc fa3a 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e8b4:	69bb      	ldr	r3, [r7, #24]
 800e8b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e8b8:	e033      	b.n	800e922 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e8ba:	f107 0308 	add.w	r3, r7, #8
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f7fc fb86 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e8c8:	e02b      	b.n	800e922 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e8ca:	4b0a      	ldr	r3, [pc, #40]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f003 0320 	and.w	r3, r3, #32
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d009      	beq.n	800e8ea <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e8d6:	4b07      	ldr	r3, [pc, #28]	; (800e8f4 <UART_SetConfig+0x69c>)
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	08db      	lsrs	r3, r3, #3
 800e8dc:	f003 0303 	and.w	r3, r3, #3
 800e8e0:	4a08      	ldr	r2, [pc, #32]	; (800e904 <UART_SetConfig+0x6ac>)
 800e8e2:	fa22 f303 	lsr.w	r3, r2, r3
 800e8e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e8e8:	e01b      	b.n	800e922 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800e8ea:	4b06      	ldr	r3, [pc, #24]	; (800e904 <UART_SetConfig+0x6ac>)
 800e8ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e8ee:	e018      	b.n	800e922 <UART_SetConfig+0x6ca>
 800e8f0:	40011400 	.word	0x40011400
 800e8f4:	58024400 	.word	0x58024400
 800e8f8:	40007800 	.word	0x40007800
 800e8fc:	40007c00 	.word	0x40007c00
 800e900:	58000c00 	.word	0x58000c00
 800e904:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e908:	4bc4      	ldr	r3, [pc, #784]	; (800ec1c <UART_SetConfig+0x9c4>)
 800e90a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e90c:	e009      	b.n	800e922 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e90e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e912:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e914:	e005      	b.n	800e922 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800e916:	2300      	movs	r3, #0
 800e918:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800e91a:	2301      	movs	r3, #1
 800e91c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800e920:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e924:	2b00      	cmp	r3, #0
 800e926:	f000 81da 	beq.w	800ecde <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e92e:	4abc      	ldr	r2, [pc, #752]	; (800ec20 <UART_SetConfig+0x9c8>)
 800e930:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e934:	461a      	mov	r2, r3
 800e936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e938:	fbb3 f3f2 	udiv	r3, r3, r2
 800e93c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	685a      	ldr	r2, [r3, #4]
 800e942:	4613      	mov	r3, r2
 800e944:	005b      	lsls	r3, r3, #1
 800e946:	4413      	add	r3, r2
 800e948:	6a3a      	ldr	r2, [r7, #32]
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d305      	bcc.n	800e95a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	685b      	ldr	r3, [r3, #4]
 800e952:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e954:	6a3a      	ldr	r2, [r7, #32]
 800e956:	429a      	cmp	r2, r3
 800e958:	d903      	bls.n	800e962 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800e95a:	2301      	movs	r3, #1
 800e95c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800e960:	e1bd      	b.n	800ecde <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e964:	4618      	mov	r0, r3
 800e966:	f04f 0100 	mov.w	r1, #0
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e96e:	4aac      	ldr	r2, [pc, #688]	; (800ec20 <UART_SetConfig+0x9c8>)
 800e970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e974:	b29a      	uxth	r2, r3
 800e976:	f04f 0300 	mov.w	r3, #0
 800e97a:	f7f1 fec5 	bl	8000708 <__aeabi_uldivmod>
 800e97e:	4602      	mov	r2, r0
 800e980:	460b      	mov	r3, r1
 800e982:	4610      	mov	r0, r2
 800e984:	4619      	mov	r1, r3
 800e986:	f04f 0200 	mov.w	r2, #0
 800e98a:	f04f 0300 	mov.w	r3, #0
 800e98e:	020b      	lsls	r3, r1, #8
 800e990:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e994:	0202      	lsls	r2, r0, #8
 800e996:	6879      	ldr	r1, [r7, #4]
 800e998:	6849      	ldr	r1, [r1, #4]
 800e99a:	0849      	lsrs	r1, r1, #1
 800e99c:	4608      	mov	r0, r1
 800e99e:	f04f 0100 	mov.w	r1, #0
 800e9a2:	1814      	adds	r4, r2, r0
 800e9a4:	eb43 0501 	adc.w	r5, r3, r1
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	461a      	mov	r2, r3
 800e9ae:	f04f 0300 	mov.w	r3, #0
 800e9b2:	4620      	mov	r0, r4
 800e9b4:	4629      	mov	r1, r5
 800e9b6:	f7f1 fea7 	bl	8000708 <__aeabi_uldivmod>
 800e9ba:	4602      	mov	r2, r0
 800e9bc:	460b      	mov	r3, r1
 800e9be:	4613      	mov	r3, r2
 800e9c0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e9c8:	d308      	bcc.n	800e9dc <UART_SetConfig+0x784>
 800e9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e9d0:	d204      	bcs.n	800e9dc <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e9d8:	60da      	str	r2, [r3, #12]
 800e9da:	e180      	b.n	800ecde <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800e9dc:	2301      	movs	r3, #1
 800e9de:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800e9e2:	e17c      	b.n	800ecde <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	69db      	ldr	r3, [r3, #28]
 800e9e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9ec:	f040 80bf 	bne.w	800eb6e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800e9f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e9f4:	2b20      	cmp	r3, #32
 800e9f6:	dc49      	bgt.n	800ea8c <UART_SetConfig+0x834>
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	db7c      	blt.n	800eaf6 <UART_SetConfig+0x89e>
 800e9fc:	2b20      	cmp	r3, #32
 800e9fe:	d87a      	bhi.n	800eaf6 <UART_SetConfig+0x89e>
 800ea00:	a201      	add	r2, pc, #4	; (adr r2, 800ea08 <UART_SetConfig+0x7b0>)
 800ea02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea06:	bf00      	nop
 800ea08:	0800ea93 	.word	0x0800ea93
 800ea0c:	0800ea9b 	.word	0x0800ea9b
 800ea10:	0800eaf7 	.word	0x0800eaf7
 800ea14:	0800eaf7 	.word	0x0800eaf7
 800ea18:	0800eaa3 	.word	0x0800eaa3
 800ea1c:	0800eaf7 	.word	0x0800eaf7
 800ea20:	0800eaf7 	.word	0x0800eaf7
 800ea24:	0800eaf7 	.word	0x0800eaf7
 800ea28:	0800eab3 	.word	0x0800eab3
 800ea2c:	0800eaf7 	.word	0x0800eaf7
 800ea30:	0800eaf7 	.word	0x0800eaf7
 800ea34:	0800eaf7 	.word	0x0800eaf7
 800ea38:	0800eaf7 	.word	0x0800eaf7
 800ea3c:	0800eaf7 	.word	0x0800eaf7
 800ea40:	0800eaf7 	.word	0x0800eaf7
 800ea44:	0800eaf7 	.word	0x0800eaf7
 800ea48:	0800eac3 	.word	0x0800eac3
 800ea4c:	0800eaf7 	.word	0x0800eaf7
 800ea50:	0800eaf7 	.word	0x0800eaf7
 800ea54:	0800eaf7 	.word	0x0800eaf7
 800ea58:	0800eaf7 	.word	0x0800eaf7
 800ea5c:	0800eaf7 	.word	0x0800eaf7
 800ea60:	0800eaf7 	.word	0x0800eaf7
 800ea64:	0800eaf7 	.word	0x0800eaf7
 800ea68:	0800eaf7 	.word	0x0800eaf7
 800ea6c:	0800eaf7 	.word	0x0800eaf7
 800ea70:	0800eaf7 	.word	0x0800eaf7
 800ea74:	0800eaf7 	.word	0x0800eaf7
 800ea78:	0800eaf7 	.word	0x0800eaf7
 800ea7c:	0800eaf7 	.word	0x0800eaf7
 800ea80:	0800eaf7 	.word	0x0800eaf7
 800ea84:	0800eaf7 	.word	0x0800eaf7
 800ea88:	0800eae9 	.word	0x0800eae9
 800ea8c:	2b40      	cmp	r3, #64	; 0x40
 800ea8e:	d02e      	beq.n	800eaee <UART_SetConfig+0x896>
 800ea90:	e031      	b.n	800eaf6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ea92:	f7fa fcf5 	bl	8009480 <HAL_RCC_GetPCLK1Freq>
 800ea96:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ea98:	e033      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ea9a:	f7fa fd07 	bl	80094ac <HAL_RCC_GetPCLK2Freq>
 800ea9e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800eaa0:	e02f      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eaa2:	f107 0314 	add.w	r3, r7, #20
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	f7fc f93e 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eaac:	69bb      	ldr	r3, [r7, #24]
 800eaae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800eab0:	e027      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eab2:	f107 0308 	add.w	r3, r7, #8
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7fc fa8a 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800eac0:	e01f      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eac2:	4b58      	ldr	r3, [pc, #352]	; (800ec24 <UART_SetConfig+0x9cc>)
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	f003 0320 	and.w	r3, r3, #32
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d009      	beq.n	800eae2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eace:	4b55      	ldr	r3, [pc, #340]	; (800ec24 <UART_SetConfig+0x9cc>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	08db      	lsrs	r3, r3, #3
 800ead4:	f003 0303 	and.w	r3, r3, #3
 800ead8:	4a53      	ldr	r2, [pc, #332]	; (800ec28 <UART_SetConfig+0x9d0>)
 800eada:	fa22 f303 	lsr.w	r3, r2, r3
 800eade:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eae0:	e00f      	b.n	800eb02 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800eae2:	4b51      	ldr	r3, [pc, #324]	; (800ec28 <UART_SetConfig+0x9d0>)
 800eae4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800eae6:	e00c      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eae8:	4b4c      	ldr	r3, [pc, #304]	; (800ec1c <UART_SetConfig+0x9c4>)
 800eaea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800eaec:	e009      	b.n	800eb02 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eaee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eaf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800eaf4:	e005      	b.n	800eb02 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800eafa:	2301      	movs	r3, #1
 800eafc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800eb00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	f000 80ea 	beq.w	800ecde <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb0e:	4a44      	ldr	r2, [pc, #272]	; (800ec20 <UART_SetConfig+0x9c8>)
 800eb10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb14:	461a      	mov	r2, r3
 800eb16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb18:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb1c:	005a      	lsls	r2, r3, #1
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	685b      	ldr	r3, [r3, #4]
 800eb22:	085b      	lsrs	r3, r3, #1
 800eb24:	441a      	add	r2, r3
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	685b      	ldr	r3, [r3, #4]
 800eb2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb2e:	b29b      	uxth	r3, r3
 800eb30:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb34:	2b0f      	cmp	r3, #15
 800eb36:	d916      	bls.n	800eb66 <UART_SetConfig+0x90e>
 800eb38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb3e:	d212      	bcs.n	800eb66 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb42:	b29b      	uxth	r3, r3
 800eb44:	f023 030f 	bic.w	r3, r3, #15
 800eb48:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb4c:	085b      	lsrs	r3, r3, #1
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	f003 0307 	and.w	r3, r3, #7
 800eb54:	b29a      	uxth	r2, r3
 800eb56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800eb58:	4313      	orrs	r3, r2
 800eb5a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800eb62:	60da      	str	r2, [r3, #12]
 800eb64:	e0bb      	b.n	800ecde <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800eb66:	2301      	movs	r3, #1
 800eb68:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800eb6c:	e0b7      	b.n	800ecde <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800eb72:	2b20      	cmp	r3, #32
 800eb74:	dc4a      	bgt.n	800ec0c <UART_SetConfig+0x9b4>
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	f2c0 8086 	blt.w	800ec88 <UART_SetConfig+0xa30>
 800eb7c:	2b20      	cmp	r3, #32
 800eb7e:	f200 8083 	bhi.w	800ec88 <UART_SetConfig+0xa30>
 800eb82:	a201      	add	r2, pc, #4	; (adr r2, 800eb88 <UART_SetConfig+0x930>)
 800eb84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb88:	0800ec13 	.word	0x0800ec13
 800eb8c:	0800ec2d 	.word	0x0800ec2d
 800eb90:	0800ec89 	.word	0x0800ec89
 800eb94:	0800ec89 	.word	0x0800ec89
 800eb98:	0800ec35 	.word	0x0800ec35
 800eb9c:	0800ec89 	.word	0x0800ec89
 800eba0:	0800ec89 	.word	0x0800ec89
 800eba4:	0800ec89 	.word	0x0800ec89
 800eba8:	0800ec45 	.word	0x0800ec45
 800ebac:	0800ec89 	.word	0x0800ec89
 800ebb0:	0800ec89 	.word	0x0800ec89
 800ebb4:	0800ec89 	.word	0x0800ec89
 800ebb8:	0800ec89 	.word	0x0800ec89
 800ebbc:	0800ec89 	.word	0x0800ec89
 800ebc0:	0800ec89 	.word	0x0800ec89
 800ebc4:	0800ec89 	.word	0x0800ec89
 800ebc8:	0800ec55 	.word	0x0800ec55
 800ebcc:	0800ec89 	.word	0x0800ec89
 800ebd0:	0800ec89 	.word	0x0800ec89
 800ebd4:	0800ec89 	.word	0x0800ec89
 800ebd8:	0800ec89 	.word	0x0800ec89
 800ebdc:	0800ec89 	.word	0x0800ec89
 800ebe0:	0800ec89 	.word	0x0800ec89
 800ebe4:	0800ec89 	.word	0x0800ec89
 800ebe8:	0800ec89 	.word	0x0800ec89
 800ebec:	0800ec89 	.word	0x0800ec89
 800ebf0:	0800ec89 	.word	0x0800ec89
 800ebf4:	0800ec89 	.word	0x0800ec89
 800ebf8:	0800ec89 	.word	0x0800ec89
 800ebfc:	0800ec89 	.word	0x0800ec89
 800ec00:	0800ec89 	.word	0x0800ec89
 800ec04:	0800ec89 	.word	0x0800ec89
 800ec08:	0800ec7b 	.word	0x0800ec7b
 800ec0c:	2b40      	cmp	r3, #64	; 0x40
 800ec0e:	d037      	beq.n	800ec80 <UART_SetConfig+0xa28>
 800ec10:	e03a      	b.n	800ec88 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec12:	f7fa fc35 	bl	8009480 <HAL_RCC_GetPCLK1Freq>
 800ec16:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ec18:	e03c      	b.n	800ec94 <UART_SetConfig+0xa3c>
 800ec1a:	bf00      	nop
 800ec1c:	003d0900 	.word	0x003d0900
 800ec20:	08023ddc 	.word	0x08023ddc
 800ec24:	58024400 	.word	0x58024400
 800ec28:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ec2c:	f7fa fc3e 	bl	80094ac <HAL_RCC_GetPCLK2Freq>
 800ec30:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ec32:	e02f      	b.n	800ec94 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec34:	f107 0314 	add.w	r3, r7, #20
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f7fc f875 	bl	800ad28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ec3e:	69bb      	ldr	r3, [r7, #24]
 800ec40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ec42:	e027      	b.n	800ec94 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec44:	f107 0308 	add.w	r3, r7, #8
 800ec48:	4618      	mov	r0, r3
 800ec4a:	f7fc f9c1 	bl	800afd0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ec52:	e01f      	b.n	800ec94 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec54:	4b2c      	ldr	r3, [pc, #176]	; (800ed08 <UART_SetConfig+0xab0>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	f003 0320 	and.w	r3, r3, #32
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d009      	beq.n	800ec74 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ec60:	4b29      	ldr	r3, [pc, #164]	; (800ed08 <UART_SetConfig+0xab0>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	08db      	lsrs	r3, r3, #3
 800ec66:	f003 0303 	and.w	r3, r3, #3
 800ec6a:	4a28      	ldr	r2, [pc, #160]	; (800ed0c <UART_SetConfig+0xab4>)
 800ec6c:	fa22 f303 	lsr.w	r3, r2, r3
 800ec70:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ec72:	e00f      	b.n	800ec94 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800ec74:	4b25      	ldr	r3, [pc, #148]	; (800ed0c <UART_SetConfig+0xab4>)
 800ec76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ec78:	e00c      	b.n	800ec94 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ec7a:	4b25      	ldr	r3, [pc, #148]	; (800ed10 <UART_SetConfig+0xab8>)
 800ec7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ec7e:	e009      	b.n	800ec94 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ec80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ec84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ec86:	e005      	b.n	800ec94 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800ec88:	2300      	movs	r3, #0
 800ec8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800ec92:	bf00      	nop
    }

    if (pclk != 0U)
 800ec94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d021      	beq.n	800ecde <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec9e:	4a1d      	ldr	r2, [pc, #116]	; (800ed14 <UART_SetConfig+0xabc>)
 800eca0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eca4:	461a      	mov	r2, r3
 800eca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eca8:	fbb3 f2f2 	udiv	r2, r3, r2
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	685b      	ldr	r3, [r3, #4]
 800ecb0:	085b      	lsrs	r3, r3, #1
 800ecb2:	441a      	add	r2, r3
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	685b      	ldr	r3, [r3, #4]
 800ecb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecbc:	b29b      	uxth	r3, r3
 800ecbe:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ecc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc2:	2b0f      	cmp	r3, #15
 800ecc4:	d908      	bls.n	800ecd8 <UART_SetConfig+0xa80>
 800ecc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eccc:	d204      	bcs.n	800ecd8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ecd4:	60da      	str	r2, [r3, #12]
 800ecd6:	e002      	b.n	800ecde <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800ecd8:	2301      	movs	r3, #1
 800ecda:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2201      	movs	r2, #1
 800ece2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	2201      	movs	r2, #1
 800ecea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ecfa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3738      	adds	r7, #56	; 0x38
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bdb0      	pop	{r4, r5, r7, pc}
 800ed06:	bf00      	nop
 800ed08:	58024400 	.word	0x58024400
 800ed0c:	03d09000 	.word	0x03d09000
 800ed10:	003d0900 	.word	0x003d0900
 800ed14:	08023ddc 	.word	0x08023ddc

0800ed18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b083      	sub	sp, #12
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed24:	f003 0301 	and.w	r3, r3, #1
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d00a      	beq.n	800ed42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	430a      	orrs	r2, r1
 800ed40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed46:	f003 0302 	and.w	r3, r3, #2
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00a      	beq.n	800ed64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	685b      	ldr	r3, [r3, #4]
 800ed54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	430a      	orrs	r2, r1
 800ed62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed68:	f003 0304 	and.w	r3, r3, #4
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d00a      	beq.n	800ed86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	685b      	ldr	r3, [r3, #4]
 800ed76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	430a      	orrs	r2, r1
 800ed84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed8a:	f003 0308 	and.w	r3, r3, #8
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d00a      	beq.n	800eda8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	685b      	ldr	r3, [r3, #4]
 800ed98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	430a      	orrs	r2, r1
 800eda6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edac:	f003 0310 	and.w	r3, r3, #16
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d00a      	beq.n	800edca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	689b      	ldr	r3, [r3, #8]
 800edba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	430a      	orrs	r2, r1
 800edc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edce:	f003 0320 	and.w	r3, r3, #32
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d00a      	beq.n	800edec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	689b      	ldr	r3, [r3, #8]
 800eddc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	430a      	orrs	r2, r1
 800edea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d01a      	beq.n	800ee2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	685b      	ldr	r3, [r3, #4]
 800edfe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	430a      	orrs	r2, r1
 800ee0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ee16:	d10a      	bne.n	800ee2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	685b      	ldr	r3, [r3, #4]
 800ee1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	430a      	orrs	r2, r1
 800ee2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d00a      	beq.n	800ee50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	685b      	ldr	r3, [r3, #4]
 800ee40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	430a      	orrs	r2, r1
 800ee4e:	605a      	str	r2, [r3, #4]
  }
}
 800ee50:	bf00      	nop
 800ee52:	370c      	adds	r7, #12
 800ee54:	46bd      	mov	sp, r7
 800ee56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5a:	4770      	bx	lr

0800ee5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b086      	sub	sp, #24
 800ee60:	af02      	add	r7, sp, #8
 800ee62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2200      	movs	r2, #0
 800ee68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ee6c:	f7f4 f87a 	bl	8002f64 <HAL_GetTick>
 800ee70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	f003 0308 	and.w	r3, r3, #8
 800ee7c:	2b08      	cmp	r3, #8
 800ee7e:	d10e      	bne.n	800ee9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ee84:	9300      	str	r3, [sp, #0]
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2200      	movs	r2, #0
 800ee8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	f000 f82f 	bl	800eef2 <UART_WaitOnFlagUntilTimeout>
 800ee94:	4603      	mov	r3, r0
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d001      	beq.n	800ee9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee9a:	2303      	movs	r3, #3
 800ee9c:	e025      	b.n	800eeea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	f003 0304 	and.w	r3, r3, #4
 800eea8:	2b04      	cmp	r3, #4
 800eeaa:	d10e      	bne.n	800eeca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eeac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eeb0:	9300      	str	r3, [sp, #0]
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 f819 	bl	800eef2 <UART_WaitOnFlagUntilTimeout>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d001      	beq.n	800eeca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eec6:	2303      	movs	r3, #3
 800eec8:	e00f      	b.n	800eeea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2220      	movs	r2, #32
 800eece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2220      	movs	r2, #32
 800eed6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2200      	movs	r2, #0
 800eede:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2200      	movs	r2, #0
 800eee4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eee8:	2300      	movs	r3, #0
}
 800eeea:	4618      	mov	r0, r3
 800eeec:	3710      	adds	r7, #16
 800eeee:	46bd      	mov	sp, r7
 800eef0:	bd80      	pop	{r7, pc}

0800eef2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eef2:	b580      	push	{r7, lr}
 800eef4:	b084      	sub	sp, #16
 800eef6:	af00      	add	r7, sp, #0
 800eef8:	60f8      	str	r0, [r7, #12]
 800eefa:	60b9      	str	r1, [r7, #8]
 800eefc:	603b      	str	r3, [r7, #0]
 800eefe:	4613      	mov	r3, r2
 800ef00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef02:	e062      	b.n	800efca <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ef04:	69bb      	ldr	r3, [r7, #24]
 800ef06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ef0a:	d05e      	beq.n	800efca <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ef0c:	f7f4 f82a 	bl	8002f64 <HAL_GetTick>
 800ef10:	4602      	mov	r2, r0
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	1ad3      	subs	r3, r2, r3
 800ef16:	69ba      	ldr	r2, [r7, #24]
 800ef18:	429a      	cmp	r2, r3
 800ef1a:	d302      	bcc.n	800ef22 <UART_WaitOnFlagUntilTimeout+0x30>
 800ef1c:	69bb      	ldr	r3, [r7, #24]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d11d      	bne.n	800ef5e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	681a      	ldr	r2, [r3, #0]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ef30:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	689a      	ldr	r2, [r3, #8]
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	f022 0201 	bic.w	r2, r2, #1
 800ef40:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	2220      	movs	r2, #32
 800ef46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	2220      	movs	r2, #32
 800ef4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	2200      	movs	r2, #0
 800ef56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ef5a:	2303      	movs	r3, #3
 800ef5c:	e045      	b.n	800efea <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	f003 0304 	and.w	r3, r3, #4
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d02e      	beq.n	800efca <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	69db      	ldr	r3, [r3, #28]
 800ef72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef7a:	d126      	bne.n	800efca <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ef84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	681a      	ldr	r2, [r3, #0]
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ef94:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	689a      	ldr	r2, [r3, #8]
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	f022 0201 	bic.w	r2, r2, #1
 800efa4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2220      	movs	r2, #32
 800efaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2220      	movs	r2, #32
 800efb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	2220      	movs	r2, #32
 800efba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	2200      	movs	r2, #0
 800efc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800efc6:	2303      	movs	r3, #3
 800efc8:	e00f      	b.n	800efea <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	69da      	ldr	r2, [r3, #28]
 800efd0:	68bb      	ldr	r3, [r7, #8]
 800efd2:	4013      	ands	r3, r2
 800efd4:	68ba      	ldr	r2, [r7, #8]
 800efd6:	429a      	cmp	r2, r3
 800efd8:	bf0c      	ite	eq
 800efda:	2301      	moveq	r3, #1
 800efdc:	2300      	movne	r3, #0
 800efde:	b2db      	uxtb	r3, r3
 800efe0:	461a      	mov	r2, r3
 800efe2:	79fb      	ldrb	r3, [r7, #7]
 800efe4:	429a      	cmp	r2, r3
 800efe6:	d08d      	beq.n	800ef04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800efe8:	2300      	movs	r3, #0
}
 800efea:	4618      	mov	r0, r3
 800efec:	3710      	adds	r7, #16
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}

0800eff2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800eff2:	b480      	push	{r7}
 800eff4:	b085      	sub	sp, #20
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f000:	2b01      	cmp	r3, #1
 800f002:	d101      	bne.n	800f008 <HAL_UARTEx_DisableFifoMode+0x16>
 800f004:	2302      	movs	r3, #2
 800f006:	e027      	b.n	800f058 <HAL_UARTEx_DisableFifoMode+0x66>
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	2201      	movs	r2, #1
 800f00c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2224      	movs	r2, #36	; 0x24
 800f014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	681a      	ldr	r2, [r3, #0]
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f022 0201 	bic.w	r2, r2, #1
 800f02e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f036:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	68fa      	ldr	r2, [r7, #12]
 800f044:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2220      	movs	r2, #32
 800f04a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	2200      	movs	r2, #0
 800f052:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f056:	2300      	movs	r3, #0
}
 800f058:	4618      	mov	r0, r3
 800f05a:	3714      	adds	r7, #20
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr

0800f064 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b084      	sub	sp, #16
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
 800f06c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f074:	2b01      	cmp	r3, #1
 800f076:	d101      	bne.n	800f07c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f078:	2302      	movs	r3, #2
 800f07a:	e02d      	b.n	800f0d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2201      	movs	r2, #1
 800f080:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2224      	movs	r2, #36	; 0x24
 800f088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	681a      	ldr	r2, [r3, #0]
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	f022 0201 	bic.w	r2, r2, #1
 800f0a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	689b      	ldr	r3, [r3, #8]
 800f0aa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	683a      	ldr	r2, [r7, #0]
 800f0b4:	430a      	orrs	r2, r1
 800f0b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f0b8:	6878      	ldr	r0, [r7, #4]
 800f0ba:	f000 f84f 	bl	800f15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	68fa      	ldr	r2, [r7, #12]
 800f0c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	2220      	movs	r2, #32
 800f0ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f0d6:	2300      	movs	r3, #0
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}

0800f0e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b084      	sub	sp, #16
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
 800f0e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d101      	bne.n	800f0f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f0f4:	2302      	movs	r3, #2
 800f0f6:	e02d      	b.n	800f154 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2201      	movs	r2, #1
 800f0fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2224      	movs	r2, #36	; 0x24
 800f104:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	681a      	ldr	r2, [r3, #0]
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f022 0201 	bic.w	r2, r2, #1
 800f11e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	689b      	ldr	r3, [r3, #8]
 800f126:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	430a      	orrs	r2, r1
 800f132:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f134:	6878      	ldr	r0, [r7, #4]
 800f136:	f000 f811 	bl	800f15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	68fa      	ldr	r2, [r7, #12]
 800f140:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2220      	movs	r2, #32
 800f146:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2200      	movs	r2, #0
 800f14e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f152:	2300      	movs	r3, #0
}
 800f154:	4618      	mov	r0, r3
 800f156:	3710      	adds	r7, #16
 800f158:	46bd      	mov	sp, r7
 800f15a:	bd80      	pop	{r7, pc}

0800f15c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b085      	sub	sp, #20
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d108      	bne.n	800f17e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	2201      	movs	r2, #1
 800f170:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2201      	movs	r2, #1
 800f178:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f17c:	e031      	b.n	800f1e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f17e:	2310      	movs	r3, #16
 800f180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f182:	2310      	movs	r3, #16
 800f184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	689b      	ldr	r3, [r3, #8]
 800f18c:	0e5b      	lsrs	r3, r3, #25
 800f18e:	b2db      	uxtb	r3, r3
 800f190:	f003 0307 	and.w	r3, r3, #7
 800f194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	689b      	ldr	r3, [r3, #8]
 800f19c:	0f5b      	lsrs	r3, r3, #29
 800f19e:	b2db      	uxtb	r3, r3
 800f1a0:	f003 0307 	and.w	r3, r3, #7
 800f1a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f1a6:	7bbb      	ldrb	r3, [r7, #14]
 800f1a8:	7b3a      	ldrb	r2, [r7, #12]
 800f1aa:	4911      	ldr	r1, [pc, #68]	; (800f1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800f1ac:	5c8a      	ldrb	r2, [r1, r2]
 800f1ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f1b2:	7b3a      	ldrb	r2, [r7, #12]
 800f1b4:	490f      	ldr	r1, [pc, #60]	; (800f1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800f1b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f1b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1bc:	b29a      	uxth	r2, r3
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1c4:	7bfb      	ldrb	r3, [r7, #15]
 800f1c6:	7b7a      	ldrb	r2, [r7, #13]
 800f1c8:	4909      	ldr	r1, [pc, #36]	; (800f1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800f1ca:	5c8a      	ldrb	r2, [r1, r2]
 800f1cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f1d0:	7b7a      	ldrb	r2, [r7, #13]
 800f1d2:	4908      	ldr	r1, [pc, #32]	; (800f1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800f1d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1d6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1da:	b29a      	uxth	r2, r3
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f1e2:	bf00      	nop
 800f1e4:	3714      	adds	r7, #20
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ec:	4770      	bx	lr
 800f1ee:	bf00      	nop
 800f1f0:	08023df4 	.word	0x08023df4
 800f1f4:	08023dfc 	.word	0x08023dfc

0800f1f8 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800f1f8:	b480      	push	{r7}
 800f1fa:	b087      	sub	sp, #28
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	681a      	ldr	r2, [r3, #0]
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f20c:	683a      	ldr	r2, [r7, #0]
 800f20e:	6812      	ldr	r2, [r2, #0]
 800f210:	f023 0101 	bic.w	r1, r3, #1
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	689b      	ldr	r3, [r3, #8]
 800f21e:	2b08      	cmp	r3, #8
 800f220:	d102      	bne.n	800f228 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800f222:	2340      	movs	r3, #64	; 0x40
 800f224:	617b      	str	r3, [r7, #20]
 800f226:	e001      	b.n	800f22c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800f228:	2300      	movs	r3, #0
 800f22a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800f238:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800f23e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800f244:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800f24a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800f250:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800f256:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800f25c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800f262:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800f268:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800f26e:	4313      	orrs	r3, r2
 800f270:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f276:	693a      	ldr	r2, [r7, #16]
 800f278:	4313      	orrs	r3, r2
 800f27a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f280:	693a      	ldr	r2, [r7, #16]
 800f282:	4313      	orrs	r3, r2
 800f284:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f28a:	693a      	ldr	r2, [r7, #16]
 800f28c:	4313      	orrs	r3, r2
 800f28e:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800f290:	4b20      	ldr	r3, [pc, #128]	; (800f314 <FMC_NORSRAM_Init+0x11c>)
 800f292:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f29a:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f2a2:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800f2aa:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	681a      	ldr	r2, [r3, #0]
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	43db      	mvns	r3, r3
 800f2ba:	ea02 0103 	and.w	r1, r2, r3
 800f2be:	683b      	ldr	r3, [r7, #0]
 800f2c0:	681a      	ldr	r2, [r3, #0]
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	4319      	orrs	r1, r3
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f2d4:	d10c      	bne.n	800f2f0 <FMC_NORSRAM_Init+0xf8>
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d008      	beq.n	800f2f0 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2ea:	431a      	orrs	r2, r3
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d006      	beq.n	800f306 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f300:	431a      	orrs	r2, r3
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f306:	2300      	movs	r3, #0
}
 800f308:	4618      	mov	r0, r3
 800f30a:	371c      	adds	r7, #28
 800f30c:	46bd      	mov	sp, r7
 800f30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f312:	4770      	bx	lr
 800f314:	0008fb7f 	.word	0x0008fb7f

0800f318 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f318:	b480      	push	{r7}
 800f31a:	b087      	sub	sp, #28
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	60f8      	str	r0, [r7, #12]
 800f320:	60b9      	str	r1, [r7, #8]
 800f322:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	1c5a      	adds	r2, r3, #1
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f32e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800f332:	68bb      	ldr	r3, [r7, #8]
 800f334:	681a      	ldr	r2, [r3, #0]
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	685b      	ldr	r3, [r3, #4]
 800f33a:	011b      	lsls	r3, r3, #4
 800f33c:	431a      	orrs	r2, r3
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	689b      	ldr	r3, [r3, #8]
 800f342:	021b      	lsls	r3, r3, #8
 800f344:	431a      	orrs	r2, r3
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	68db      	ldr	r3, [r3, #12]
 800f34a:	041b      	lsls	r3, r3, #16
 800f34c:	431a      	orrs	r2, r3
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	691b      	ldr	r3, [r3, #16]
 800f352:	3b01      	subs	r3, #1
 800f354:	051b      	lsls	r3, r3, #20
 800f356:	431a      	orrs	r2, r3
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	695b      	ldr	r3, [r3, #20]
 800f35c:	3b02      	subs	r3, #2
 800f35e:	061b      	lsls	r3, r3, #24
 800f360:	431a      	orrs	r2, r3
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	699b      	ldr	r3, [r3, #24]
 800f366:	4313      	orrs	r3, r2
 800f368:	687a      	ldr	r2, [r7, #4]
 800f36a:	3201      	adds	r2, #1
 800f36c:	4319      	orrs	r1, r3
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f37c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f380:	d113      	bne.n	800f3aa <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	685b      	ldr	r3, [r3, #4]
 800f386:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f38a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800f38c:	68bb      	ldr	r3, [r7, #8]
 800f38e:	691b      	ldr	r3, [r3, #16]
 800f390:	3b01      	subs	r3, #1
 800f392:	051b      	lsls	r3, r3, #20
 800f394:	697a      	ldr	r2, [r7, #20]
 800f396:	4313      	orrs	r3, r2
 800f398:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	685b      	ldr	r3, [r3, #4]
 800f39e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800f3a2:	697b      	ldr	r3, [r7, #20]
 800f3a4:	431a      	orrs	r2, r3
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800f3aa:	2300      	movs	r3, #0
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	371c      	adds	r7, #28
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b6:	4770      	bx	lr

0800f3b8 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b085      	sub	sp, #20
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	60f8      	str	r0, [r7, #12]
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	607a      	str	r2, [r7, #4]
 800f3c4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800f3c6:	683b      	ldr	r3, [r7, #0]
 800f3c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f3cc:	d11d      	bne.n	800f40a <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	687a      	ldr	r2, [r7, #4]
 800f3d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f3d6:	4b13      	ldr	r3, [pc, #76]	; (800f424 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800f3d8:	4013      	ands	r3, r2
 800f3da:	68ba      	ldr	r2, [r7, #8]
 800f3dc:	6811      	ldr	r1, [r2, #0]
 800f3de:	68ba      	ldr	r2, [r7, #8]
 800f3e0:	6852      	ldr	r2, [r2, #4]
 800f3e2:	0112      	lsls	r2, r2, #4
 800f3e4:	4311      	orrs	r1, r2
 800f3e6:	68ba      	ldr	r2, [r7, #8]
 800f3e8:	6892      	ldr	r2, [r2, #8]
 800f3ea:	0212      	lsls	r2, r2, #8
 800f3ec:	4311      	orrs	r1, r2
 800f3ee:	68ba      	ldr	r2, [r7, #8]
 800f3f0:	6992      	ldr	r2, [r2, #24]
 800f3f2:	4311      	orrs	r1, r2
 800f3f4:	68ba      	ldr	r2, [r7, #8]
 800f3f6:	68d2      	ldr	r2, [r2, #12]
 800f3f8:	0412      	lsls	r2, r2, #16
 800f3fa:	430a      	orrs	r2, r1
 800f3fc:	ea43 0102 	orr.w	r1, r3, r2
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	687a      	ldr	r2, [r7, #4]
 800f404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f408:	e005      	b.n	800f416 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	687a      	ldr	r2, [r7, #4]
 800f40e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f412:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800f416:	2300      	movs	r3, #0
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3714      	adds	r7, #20
 800f41c:	46bd      	mov	sp, r7
 800f41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f422:	4770      	bx	lr
 800f424:	cff00000 	.word	0xcff00000

0800f428 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b084      	sub	sp, #16
 800f42c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800f42e:	4b8d      	ldr	r3, [pc, #564]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f430:	22c0      	movs	r2, #192	; 0xc0
 800f432:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800f434:	4b8b      	ldr	r3, [pc, #556]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f436:	22a8      	movs	r2, #168	; 0xa8
 800f438:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800f43a:	4b8a      	ldr	r3, [pc, #552]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f43c:	2201      	movs	r2, #1
 800f43e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 1;
 800f440:	4b88      	ldr	r3, [pc, #544]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f442:	2201      	movs	r2, #1
 800f444:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800f446:	4b88      	ldr	r3, [pc, #544]	; (800f668 <MX_LWIP_Init+0x240>)
 800f448:	22ff      	movs	r2, #255	; 0xff
 800f44a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800f44c:	4b86      	ldr	r3, [pc, #536]	; (800f668 <MX_LWIP_Init+0x240>)
 800f44e:	22ff      	movs	r2, #255	; 0xff
 800f450:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800f452:	4b85      	ldr	r3, [pc, #532]	; (800f668 <MX_LWIP_Init+0x240>)
 800f454:	22ff      	movs	r2, #255	; 0xff
 800f456:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800f458:	4b83      	ldr	r3, [pc, #524]	; (800f668 <MX_LWIP_Init+0x240>)
 800f45a:	2200      	movs	r2, #0
 800f45c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800f45e:	4b83      	ldr	r3, [pc, #524]	; (800f66c <MX_LWIP_Init+0x244>)
 800f460:	2200      	movs	r2, #0
 800f462:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800f464:	4b81      	ldr	r3, [pc, #516]	; (800f66c <MX_LWIP_Init+0x244>)
 800f466:	2200      	movs	r2, #0
 800f468:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800f46a:	4b80      	ldr	r3, [pc, #512]	; (800f66c <MX_LWIP_Init+0x244>)
 800f46c:	2200      	movs	r2, #0
 800f46e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800f470:	4b7e      	ldr	r3, [pc, #504]	; (800f66c <MX_LWIP_Init+0x244>)
 800f472:	2200      	movs	r2, #0
 800f474:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800f476:	f001 feb9 	bl	80111ec <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800f47a:	4b7a      	ldr	r3, [pc, #488]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f47c:	781b      	ldrb	r3, [r3, #0]
 800f47e:	061a      	lsls	r2, r3, #24
 800f480:	4b78      	ldr	r3, [pc, #480]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f482:	785b      	ldrb	r3, [r3, #1]
 800f484:	041b      	lsls	r3, r3, #16
 800f486:	431a      	orrs	r2, r3
 800f488:	4b76      	ldr	r3, [pc, #472]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f48a:	789b      	ldrb	r3, [r3, #2]
 800f48c:	021b      	lsls	r3, r3, #8
 800f48e:	4313      	orrs	r3, r2
 800f490:	4a74      	ldr	r2, [pc, #464]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f492:	78d2      	ldrb	r2, [r2, #3]
 800f494:	4313      	orrs	r3, r2
 800f496:	061a      	lsls	r2, r3, #24
 800f498:	4b72      	ldr	r3, [pc, #456]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f49a:	781b      	ldrb	r3, [r3, #0]
 800f49c:	0619      	lsls	r1, r3, #24
 800f49e:	4b71      	ldr	r3, [pc, #452]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4a0:	785b      	ldrb	r3, [r3, #1]
 800f4a2:	041b      	lsls	r3, r3, #16
 800f4a4:	4319      	orrs	r1, r3
 800f4a6:	4b6f      	ldr	r3, [pc, #444]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4a8:	789b      	ldrb	r3, [r3, #2]
 800f4aa:	021b      	lsls	r3, r3, #8
 800f4ac:	430b      	orrs	r3, r1
 800f4ae:	496d      	ldr	r1, [pc, #436]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4b0:	78c9      	ldrb	r1, [r1, #3]
 800f4b2:	430b      	orrs	r3, r1
 800f4b4:	021b      	lsls	r3, r3, #8
 800f4b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f4ba:	431a      	orrs	r2, r3
 800f4bc:	4b69      	ldr	r3, [pc, #420]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	0619      	lsls	r1, r3, #24
 800f4c2:	4b68      	ldr	r3, [pc, #416]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4c4:	785b      	ldrb	r3, [r3, #1]
 800f4c6:	041b      	lsls	r3, r3, #16
 800f4c8:	4319      	orrs	r1, r3
 800f4ca:	4b66      	ldr	r3, [pc, #408]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4cc:	789b      	ldrb	r3, [r3, #2]
 800f4ce:	021b      	lsls	r3, r3, #8
 800f4d0:	430b      	orrs	r3, r1
 800f4d2:	4964      	ldr	r1, [pc, #400]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4d4:	78c9      	ldrb	r1, [r1, #3]
 800f4d6:	430b      	orrs	r3, r1
 800f4d8:	0a1b      	lsrs	r3, r3, #8
 800f4da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f4de:	431a      	orrs	r2, r3
 800f4e0:	4b60      	ldr	r3, [pc, #384]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4e2:	781b      	ldrb	r3, [r3, #0]
 800f4e4:	0619      	lsls	r1, r3, #24
 800f4e6:	4b5f      	ldr	r3, [pc, #380]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4e8:	785b      	ldrb	r3, [r3, #1]
 800f4ea:	041b      	lsls	r3, r3, #16
 800f4ec:	4319      	orrs	r1, r3
 800f4ee:	4b5d      	ldr	r3, [pc, #372]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4f0:	789b      	ldrb	r3, [r3, #2]
 800f4f2:	021b      	lsls	r3, r3, #8
 800f4f4:	430b      	orrs	r3, r1
 800f4f6:	495b      	ldr	r1, [pc, #364]	; (800f664 <MX_LWIP_Init+0x23c>)
 800f4f8:	78c9      	ldrb	r1, [r1, #3]
 800f4fa:	430b      	orrs	r3, r1
 800f4fc:	0e1b      	lsrs	r3, r3, #24
 800f4fe:	4313      	orrs	r3, r2
 800f500:	4a5b      	ldr	r2, [pc, #364]	; (800f670 <MX_LWIP_Init+0x248>)
 800f502:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800f504:	4b58      	ldr	r3, [pc, #352]	; (800f668 <MX_LWIP_Init+0x240>)
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	061a      	lsls	r2, r3, #24
 800f50a:	4b57      	ldr	r3, [pc, #348]	; (800f668 <MX_LWIP_Init+0x240>)
 800f50c:	785b      	ldrb	r3, [r3, #1]
 800f50e:	041b      	lsls	r3, r3, #16
 800f510:	431a      	orrs	r2, r3
 800f512:	4b55      	ldr	r3, [pc, #340]	; (800f668 <MX_LWIP_Init+0x240>)
 800f514:	789b      	ldrb	r3, [r3, #2]
 800f516:	021b      	lsls	r3, r3, #8
 800f518:	4313      	orrs	r3, r2
 800f51a:	4a53      	ldr	r2, [pc, #332]	; (800f668 <MX_LWIP_Init+0x240>)
 800f51c:	78d2      	ldrb	r2, [r2, #3]
 800f51e:	4313      	orrs	r3, r2
 800f520:	061a      	lsls	r2, r3, #24
 800f522:	4b51      	ldr	r3, [pc, #324]	; (800f668 <MX_LWIP_Init+0x240>)
 800f524:	781b      	ldrb	r3, [r3, #0]
 800f526:	0619      	lsls	r1, r3, #24
 800f528:	4b4f      	ldr	r3, [pc, #316]	; (800f668 <MX_LWIP_Init+0x240>)
 800f52a:	785b      	ldrb	r3, [r3, #1]
 800f52c:	041b      	lsls	r3, r3, #16
 800f52e:	4319      	orrs	r1, r3
 800f530:	4b4d      	ldr	r3, [pc, #308]	; (800f668 <MX_LWIP_Init+0x240>)
 800f532:	789b      	ldrb	r3, [r3, #2]
 800f534:	021b      	lsls	r3, r3, #8
 800f536:	430b      	orrs	r3, r1
 800f538:	494b      	ldr	r1, [pc, #300]	; (800f668 <MX_LWIP_Init+0x240>)
 800f53a:	78c9      	ldrb	r1, [r1, #3]
 800f53c:	430b      	orrs	r3, r1
 800f53e:	021b      	lsls	r3, r3, #8
 800f540:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f544:	431a      	orrs	r2, r3
 800f546:	4b48      	ldr	r3, [pc, #288]	; (800f668 <MX_LWIP_Init+0x240>)
 800f548:	781b      	ldrb	r3, [r3, #0]
 800f54a:	0619      	lsls	r1, r3, #24
 800f54c:	4b46      	ldr	r3, [pc, #280]	; (800f668 <MX_LWIP_Init+0x240>)
 800f54e:	785b      	ldrb	r3, [r3, #1]
 800f550:	041b      	lsls	r3, r3, #16
 800f552:	4319      	orrs	r1, r3
 800f554:	4b44      	ldr	r3, [pc, #272]	; (800f668 <MX_LWIP_Init+0x240>)
 800f556:	789b      	ldrb	r3, [r3, #2]
 800f558:	021b      	lsls	r3, r3, #8
 800f55a:	430b      	orrs	r3, r1
 800f55c:	4942      	ldr	r1, [pc, #264]	; (800f668 <MX_LWIP_Init+0x240>)
 800f55e:	78c9      	ldrb	r1, [r1, #3]
 800f560:	430b      	orrs	r3, r1
 800f562:	0a1b      	lsrs	r3, r3, #8
 800f564:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f568:	431a      	orrs	r2, r3
 800f56a:	4b3f      	ldr	r3, [pc, #252]	; (800f668 <MX_LWIP_Init+0x240>)
 800f56c:	781b      	ldrb	r3, [r3, #0]
 800f56e:	0619      	lsls	r1, r3, #24
 800f570:	4b3d      	ldr	r3, [pc, #244]	; (800f668 <MX_LWIP_Init+0x240>)
 800f572:	785b      	ldrb	r3, [r3, #1]
 800f574:	041b      	lsls	r3, r3, #16
 800f576:	4319      	orrs	r1, r3
 800f578:	4b3b      	ldr	r3, [pc, #236]	; (800f668 <MX_LWIP_Init+0x240>)
 800f57a:	789b      	ldrb	r3, [r3, #2]
 800f57c:	021b      	lsls	r3, r3, #8
 800f57e:	430b      	orrs	r3, r1
 800f580:	4939      	ldr	r1, [pc, #228]	; (800f668 <MX_LWIP_Init+0x240>)
 800f582:	78c9      	ldrb	r1, [r1, #3]
 800f584:	430b      	orrs	r3, r1
 800f586:	0e1b      	lsrs	r3, r3, #24
 800f588:	4313      	orrs	r3, r2
 800f58a:	4a3a      	ldr	r2, [pc, #232]	; (800f674 <MX_LWIP_Init+0x24c>)
 800f58c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800f58e:	4b37      	ldr	r3, [pc, #220]	; (800f66c <MX_LWIP_Init+0x244>)
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	061a      	lsls	r2, r3, #24
 800f594:	4b35      	ldr	r3, [pc, #212]	; (800f66c <MX_LWIP_Init+0x244>)
 800f596:	785b      	ldrb	r3, [r3, #1]
 800f598:	041b      	lsls	r3, r3, #16
 800f59a:	431a      	orrs	r2, r3
 800f59c:	4b33      	ldr	r3, [pc, #204]	; (800f66c <MX_LWIP_Init+0x244>)
 800f59e:	789b      	ldrb	r3, [r3, #2]
 800f5a0:	021b      	lsls	r3, r3, #8
 800f5a2:	4313      	orrs	r3, r2
 800f5a4:	4a31      	ldr	r2, [pc, #196]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5a6:	78d2      	ldrb	r2, [r2, #3]
 800f5a8:	4313      	orrs	r3, r2
 800f5aa:	061a      	lsls	r2, r3, #24
 800f5ac:	4b2f      	ldr	r3, [pc, #188]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5ae:	781b      	ldrb	r3, [r3, #0]
 800f5b0:	0619      	lsls	r1, r3, #24
 800f5b2:	4b2e      	ldr	r3, [pc, #184]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5b4:	785b      	ldrb	r3, [r3, #1]
 800f5b6:	041b      	lsls	r3, r3, #16
 800f5b8:	4319      	orrs	r1, r3
 800f5ba:	4b2c      	ldr	r3, [pc, #176]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5bc:	789b      	ldrb	r3, [r3, #2]
 800f5be:	021b      	lsls	r3, r3, #8
 800f5c0:	430b      	orrs	r3, r1
 800f5c2:	492a      	ldr	r1, [pc, #168]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5c4:	78c9      	ldrb	r1, [r1, #3]
 800f5c6:	430b      	orrs	r3, r1
 800f5c8:	021b      	lsls	r3, r3, #8
 800f5ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f5ce:	431a      	orrs	r2, r3
 800f5d0:	4b26      	ldr	r3, [pc, #152]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	0619      	lsls	r1, r3, #24
 800f5d6:	4b25      	ldr	r3, [pc, #148]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5d8:	785b      	ldrb	r3, [r3, #1]
 800f5da:	041b      	lsls	r3, r3, #16
 800f5dc:	4319      	orrs	r1, r3
 800f5de:	4b23      	ldr	r3, [pc, #140]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5e0:	789b      	ldrb	r3, [r3, #2]
 800f5e2:	021b      	lsls	r3, r3, #8
 800f5e4:	430b      	orrs	r3, r1
 800f5e6:	4921      	ldr	r1, [pc, #132]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5e8:	78c9      	ldrb	r1, [r1, #3]
 800f5ea:	430b      	orrs	r3, r1
 800f5ec:	0a1b      	lsrs	r3, r3, #8
 800f5ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f5f2:	431a      	orrs	r2, r3
 800f5f4:	4b1d      	ldr	r3, [pc, #116]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5f6:	781b      	ldrb	r3, [r3, #0]
 800f5f8:	0619      	lsls	r1, r3, #24
 800f5fa:	4b1c      	ldr	r3, [pc, #112]	; (800f66c <MX_LWIP_Init+0x244>)
 800f5fc:	785b      	ldrb	r3, [r3, #1]
 800f5fe:	041b      	lsls	r3, r3, #16
 800f600:	4319      	orrs	r1, r3
 800f602:	4b1a      	ldr	r3, [pc, #104]	; (800f66c <MX_LWIP_Init+0x244>)
 800f604:	789b      	ldrb	r3, [r3, #2]
 800f606:	021b      	lsls	r3, r3, #8
 800f608:	430b      	orrs	r3, r1
 800f60a:	4918      	ldr	r1, [pc, #96]	; (800f66c <MX_LWIP_Init+0x244>)
 800f60c:	78c9      	ldrb	r1, [r1, #3]
 800f60e:	430b      	orrs	r3, r1
 800f610:	0e1b      	lsrs	r3, r3, #24
 800f612:	4313      	orrs	r3, r2
 800f614:	4a18      	ldr	r2, [pc, #96]	; (800f678 <MX_LWIP_Init+0x250>)
 800f616:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800f618:	4b18      	ldr	r3, [pc, #96]	; (800f67c <MX_LWIP_Init+0x254>)
 800f61a:	9302      	str	r3, [sp, #8]
 800f61c:	4b18      	ldr	r3, [pc, #96]	; (800f680 <MX_LWIP_Init+0x258>)
 800f61e:	9301      	str	r3, [sp, #4]
 800f620:	2300      	movs	r3, #0
 800f622:	9300      	str	r3, [sp, #0]
 800f624:	4b14      	ldr	r3, [pc, #80]	; (800f678 <MX_LWIP_Init+0x250>)
 800f626:	4a13      	ldr	r2, [pc, #76]	; (800f674 <MX_LWIP_Init+0x24c>)
 800f628:	4911      	ldr	r1, [pc, #68]	; (800f670 <MX_LWIP_Init+0x248>)
 800f62a:	4816      	ldr	r0, [pc, #88]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f62c:	f003 fb90 	bl	8012d50 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800f630:	4814      	ldr	r0, [pc, #80]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f632:	f003 fd3f 	bl	80130b4 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800f636:	4b13      	ldr	r3, [pc, #76]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f638:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f63c:	089b      	lsrs	r3, r3, #2
 800f63e:	f003 0301 	and.w	r3, r3, #1
 800f642:	b2db      	uxtb	r3, r3
 800f644:	2b00      	cmp	r3, #0
 800f646:	d003      	beq.n	800f650 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800f648:	480e      	ldr	r0, [pc, #56]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f64a:	f003 fd43 	bl	80130d4 <netif_set_up>
 800f64e:	e002      	b.n	800f656 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800f650:	480c      	ldr	r0, [pc, #48]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f652:	f003 fdab 	bl	80131ac <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800f656:	490c      	ldr	r1, [pc, #48]	; (800f688 <MX_LWIP_Init+0x260>)
 800f658:	480a      	ldr	r0, [pc, #40]	; (800f684 <MX_LWIP_Init+0x25c>)
 800f65a:	f003 fe3d 	bl	80132d8 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800f65e:	bf00      	nop
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}
 800f664:	24004158 	.word	0x24004158
 800f668:	24004154 	.word	0x24004154
 800f66c:	24004114 	.word	0x24004114
 800f670:	2400414c 	.word	0x2400414c
 800f674:	2400415c 	.word	0x2400415c
 800f678:	24004160 	.word	0x24004160
 800f67c:	08010b61 	.word	0x08010b61
 800f680:	0800fa5d 	.word	0x0800fa5d
 800f684:	24004118 	.word	0x24004118
 800f688:	0800f68d 	.word	0x0800f68d

0800f68c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800f68c:	b480      	push	{r7}
 800f68e:	b083      	sub	sp, #12
 800f690:	af00      	add	r7, sp, #0
 800f692:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800f694:	bf00      	nop
 800f696:	370c      	adds	r7, #12
 800f698:	46bd      	mov	sp, r7
 800f69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69e:	4770      	bx	lr

0800f6a0 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b08e      	sub	sp, #56	; 0x38
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f6a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	601a      	str	r2, [r3, #0]
 800f6b0:	605a      	str	r2, [r3, #4]
 800f6b2:	609a      	str	r2, [r3, #8]
 800f6b4:	60da      	str	r2, [r3, #12]
 800f6b6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4a4d      	ldr	r2, [pc, #308]	; (800f7f4 <HAL_ETH_MspInit+0x154>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	f040 8093 	bne.w	800f7ea <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f6c4:	4b4c      	ldr	r3, [pc, #304]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f6ca:	4a4b      	ldr	r2, [pc, #300]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f6d0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f6d4:	4b48      	ldr	r3, [pc, #288]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f6da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f6de:	623b      	str	r3, [r7, #32]
 800f6e0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f6e2:	4b45      	ldr	r3, [pc, #276]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f6e8:	4a43      	ldr	r2, [pc, #268]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f6ee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f6f2:	4b41      	ldr	r3, [pc, #260]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f6f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f6f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f6fc:	61fb      	str	r3, [r7, #28]
 800f6fe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f700:	4b3d      	ldr	r3, [pc, #244]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f702:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f706:	4a3c      	ldr	r2, [pc, #240]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f70c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f710:	4b39      	ldr	r3, [pc, #228]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f712:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f71a:	61bb      	str	r3, [r7, #24]
 800f71c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f71e:	4b36      	ldr	r3, [pc, #216]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f720:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f724:	4a34      	ldr	r2, [pc, #208]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f72a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f72e:	4b32      	ldr	r3, [pc, #200]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f738:	617b      	str	r3, [r7, #20]
 800f73a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f73c:	4b2e      	ldr	r3, [pc, #184]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f73e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f742:	4a2d      	ldr	r2, [pc, #180]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f744:	f043 0304 	orr.w	r3, r3, #4
 800f748:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f74c:	4b2a      	ldr	r3, [pc, #168]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f74e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f752:	f003 0304 	and.w	r3, r3, #4
 800f756:	613b      	str	r3, [r7, #16]
 800f758:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f75a:	4b27      	ldr	r3, [pc, #156]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f75c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f760:	4a25      	ldr	r2, [pc, #148]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f762:	f043 0301 	orr.w	r3, r3, #1
 800f766:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f76a:	4b23      	ldr	r3, [pc, #140]	; (800f7f8 <HAL_ETH_MspInit+0x158>)
 800f76c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f770:	f003 0301 	and.w	r3, r3, #1
 800f774:	60fb      	str	r3, [r7, #12]
 800f776:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> ETH_CRS_DV
    PA1     ------> ETH_REF_CLK
    PA2     ------> ETH_MDIO
    PC4     ------> ETH_RXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800f778:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800f77c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f77e:	2302      	movs	r3, #2
 800f780:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f782:	2300      	movs	r3, #0
 800f784:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f786:	2303      	movs	r3, #3
 800f788:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f78a:	230b      	movs	r3, #11
 800f78c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f78e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f792:	4619      	mov	r1, r3
 800f794:	4819      	ldr	r0, [pc, #100]	; (800f7fc <HAL_ETH_MspInit+0x15c>)
 800f796:	f7f8 fc97 	bl	80080c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 800f79a:	2332      	movs	r3, #50	; 0x32
 800f79c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f79e:	2302      	movs	r3, #2
 800f7a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f7a6:	2303      	movs	r3, #3
 800f7a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f7aa:	230b      	movs	r3, #11
 800f7ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f7ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7b2:	4619      	mov	r1, r3
 800f7b4:	4812      	ldr	r0, [pc, #72]	; (800f800 <HAL_ETH_MspInit+0x160>)
 800f7b6:	f7f8 fc87 	bl	80080c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_2;
 800f7ba:	2386      	movs	r3, #134	; 0x86
 800f7bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f7be:	2302      	movs	r3, #2
 800f7c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f7c6:	2303      	movs	r3, #3
 800f7c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f7ca:	230b      	movs	r3, #11
 800f7cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f7ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7d2:	4619      	mov	r1, r3
 800f7d4:	480b      	ldr	r0, [pc, #44]	; (800f804 <HAL_ETH_MspInit+0x164>)
 800f7d6:	f7f8 fc77 	bl	80080c8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800f7da:	2200      	movs	r2, #0
 800f7dc:	2100      	movs	r1, #0
 800f7de:	203d      	movs	r0, #61	; 0x3d
 800f7e0:	f7f4 fd9f 	bl	8004322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800f7e4:	203d      	movs	r0, #61	; 0x3d
 800f7e6:	f7f4 fdb6 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f7ea:	bf00      	nop
 800f7ec:	3738      	adds	r7, #56	; 0x38
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
 800f7f2:	bf00      	nop
 800f7f4:	40028000 	.word	0x40028000
 800f7f8:	58024400 	.word	0x58024400
 800f7fc:	58021800 	.word	0x58021800
 800f800:	58020800 	.word	0x58020800
 800f804:	58020000 	.word	0x58020000

0800f808 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b086      	sub	sp, #24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800f810:	2300      	movs	r3, #0
 800f812:	74fb      	strb	r3, [r7, #19]
  uint32_t idx = 0;
 800f814:	2300      	movs	r3, #0
 800f816:	617b      	str	r3, [r7, #20]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800f818:	4b4a      	ldr	r3, [pc, #296]	; (800f944 <low_level_init+0x13c>)
 800f81a:	4a4b      	ldr	r2, [pc, #300]	; (800f948 <low_level_init+0x140>)
 800f81c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800f81e:	2300      	movs	r3, #0
 800f820:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 800f822:	2380      	movs	r3, #128	; 0x80
 800f824:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 800f826:	23e1      	movs	r3, #225	; 0xe1
 800f828:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800f82a:	2300      	movs	r3, #0
 800f82c:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800f82e:	2300      	movs	r3, #0
 800f830:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 800f832:	2300      	movs	r3, #0
 800f834:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 800f836:	4a43      	ldr	r2, [pc, #268]	; (800f944 <low_level_init+0x13c>)
 800f838:	f107 030c 	add.w	r3, r7, #12
 800f83c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800f83e:	4b41      	ldr	r3, [pc, #260]	; (800f944 <low_level_init+0x13c>)
 800f840:	2201      	movs	r2, #1
 800f842:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800f844:	4b3f      	ldr	r3, [pc, #252]	; (800f944 <low_level_init+0x13c>)
 800f846:	4a41      	ldr	r2, [pc, #260]	; (800f94c <low_level_init+0x144>)
 800f848:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800f84a:	4b3e      	ldr	r3, [pc, #248]	; (800f944 <low_level_init+0x13c>)
 800f84c:	4a40      	ldr	r2, [pc, #256]	; (800f950 <low_level_init+0x148>)
 800f84e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800f850:	4b3c      	ldr	r3, [pc, #240]	; (800f944 <low_level_init+0x13c>)
 800f852:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800f856:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f858:	483a      	ldr	r0, [pc, #232]	; (800f944 <low_level_init+0x13c>)
 800f85a:	f7f6 fff5 	bl	8006848 <HAL_ETH_Init>
 800f85e:	4603      	mov	r3, r0
 800f860:	74fb      	strb	r3, [r7, #19]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800f862:	2234      	movs	r2, #52	; 0x34
 800f864:	2100      	movs	r1, #0
 800f866:	483b      	ldr	r0, [pc, #236]	; (800f954 <low_level_init+0x14c>)
 800f868:	f00c fee6 	bl	801c638 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800f86c:	4b39      	ldr	r3, [pc, #228]	; (800f954 <low_level_init+0x14c>)
 800f86e:	2221      	movs	r2, #33	; 0x21
 800f870:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800f872:	4b38      	ldr	r3, [pc, #224]	; (800f954 <low_level_init+0x14c>)
 800f874:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800f878:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800f87a:	4b36      	ldr	r3, [pc, #216]	; (800f954 <low_level_init+0x14c>)
 800f87c:	2200      	movs	r2, #0
 800f87e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800f880:	4835      	ldr	r0, [pc, #212]	; (800f958 <low_level_init+0x150>)
 800f882:	f003 f973 	bl	8012b6c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	2206      	movs	r2, #6
 800f88a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f88e:	4b2d      	ldr	r3, [pc, #180]	; (800f944 <low_level_init+0x13c>)
 800f890:	685b      	ldr	r3, [r3, #4]
 800f892:	781a      	ldrb	r2, [r3, #0]
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f89a:	4b2a      	ldr	r3, [pc, #168]	; (800f944 <low_level_init+0x13c>)
 800f89c:	685b      	ldr	r3, [r3, #4]
 800f89e:	785a      	ldrb	r2, [r3, #1]
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f8a6:	4b27      	ldr	r3, [pc, #156]	; (800f944 <low_level_init+0x13c>)
 800f8a8:	685b      	ldr	r3, [r3, #4]
 800f8aa:	789a      	ldrb	r2, [r3, #2]
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f8b2:	4b24      	ldr	r3, [pc, #144]	; (800f944 <low_level_init+0x13c>)
 800f8b4:	685b      	ldr	r3, [r3, #4]
 800f8b6:	78da      	ldrb	r2, [r3, #3]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f8be:	4b21      	ldr	r3, [pc, #132]	; (800f944 <low_level_init+0x13c>)
 800f8c0:	685b      	ldr	r3, [r3, #4]
 800f8c2:	791a      	ldrb	r2, [r3, #4]
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f8ca:	4b1e      	ldr	r3, [pc, #120]	; (800f944 <low_level_init+0x13c>)
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	795a      	ldrb	r2, [r3, #5]
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800f8dc:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f8e4:	f043 030a 	orr.w	r3, r3, #10
 800f8e8:	b2da      	uxtb	r2, r3
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	617b      	str	r3, [r7, #20]
 800f8f4:	e00e      	b.n	800f914 <low_level_init+0x10c>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800f8f6:	697b      	ldr	r3, [r7, #20]
 800f8f8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800f8fc:	fb02 f303 	mul.w	r3, r2, r3
 800f900:	4a16      	ldr	r2, [pc, #88]	; (800f95c <low_level_init+0x154>)
 800f902:	441a      	add	r2, r3
 800f904:	2300      	movs	r3, #0
 800f906:	6979      	ldr	r1, [r7, #20]
 800f908:	480e      	ldr	r0, [pc, #56]	; (800f944 <low_level_init+0x13c>)
 800f90a:	f7f7 f877 	bl	80069fc <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800f90e:	697b      	ldr	r3, [r7, #20]
 800f910:	3301      	adds	r3, #1
 800f912:	617b      	str	r3, [r7, #20]
 800f914:	697b      	ldr	r3, [r7, #20]
 800f916:	2b03      	cmp	r3, #3
 800f918:	d9ed      	bls.n	800f8f6 <low_level_init+0xee>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800f91a:	4911      	ldr	r1, [pc, #68]	; (800f960 <low_level_init+0x158>)
 800f91c:	4811      	ldr	r0, [pc, #68]	; (800f964 <low_level_init+0x15c>)
 800f91e:	f7f3 f93a 	bl	8002b96 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800f922:	4810      	ldr	r0, [pc, #64]	; (800f964 <low_level_init+0x15c>)
 800f924:	f7f3 f969 	bl	8002bfa <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800f928:	7cfb      	ldrb	r3, [r7, #19]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d103      	bne.n	800f936 <low_level_init+0x12e>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f000 f918 	bl	800fb64 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800f934:	e001      	b.n	800f93a <low_level_init+0x132>
    Error_Handler();
 800f936:	f7f2 f985 	bl	8001c44 <Error_Handler>
}
 800f93a:	bf00      	nop
 800f93c:	3718      	adds	r7, #24
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop
 800f944:	24004250 	.word	0x24004250
 800f948:	40028000 	.word	0x40028000
 800f94c:	30040060 	.word	0x30040060
 800f950:	30040000 	.word	0x30040000
 800f954:	240042d8 	.word	0x240042d8
 800f958:	08023e04 	.word	0x08023e04
 800f95c:	30040200 	.word	0x30040200
 800f960:	24000410 	.word	0x24000410
 800f964:	24004230 	.word	0x24004230

0800f968 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b092      	sub	sp, #72	; 0x48
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
 800f970:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 800f972:	2300      	movs	r3, #0
 800f974:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 800f976:	2300      	movs	r3, #0
 800f978:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800f97c:	f107 030c 	add.w	r3, r7, #12
 800f980:	2230      	movs	r2, #48	; 0x30
 800f982:	2100      	movs	r1, #0
 800f984:	4618      	mov	r0, r3
 800f986:	f00c fe57 	bl	801c638 <memset>

  for(q = p; q != NULL; q = q->next)
 800f98a:	683b      	ldr	r3, [r7, #0]
 800f98c:	643b      	str	r3, [r7, #64]	; 0x40
 800f98e:	e049      	b.n	800fa24 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 800f990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f992:	2b03      	cmp	r3, #3
 800f994:	d902      	bls.n	800f99c <low_level_output+0x34>
      return ERR_IF;
 800f996:	f06f 030b 	mvn.w	r3, #11
 800f99a:	e056      	b.n	800fa4a <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 800f99c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f99e:	6859      	ldr	r1, [r3, #4]
 800f9a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f9a2:	4613      	mov	r3, r2
 800f9a4:	005b      	lsls	r3, r3, #1
 800f9a6:	4413      	add	r3, r2
 800f9a8:	009b      	lsls	r3, r3, #2
 800f9aa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f9ae:	4413      	add	r3, r2
 800f9b0:	3b3c      	subs	r3, #60	; 0x3c
 800f9b2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800f9b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f9b6:	895b      	ldrh	r3, [r3, #10]
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f9bc:	4613      	mov	r3, r2
 800f9be:	005b      	lsls	r3, r3, #1
 800f9c0:	4413      	add	r3, r2
 800f9c2:	009b      	lsls	r3, r3, #2
 800f9c4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f9c8:	4413      	add	r3, r2
 800f9ca:	3b38      	subs	r3, #56	; 0x38
 800f9cc:	6019      	str	r1, [r3, #0]

    if(i>0)
 800f9ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d012      	beq.n	800f9fa <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800f9d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9d6:	1e5a      	subs	r2, r3, #1
 800f9d8:	f107 000c 	add.w	r0, r7, #12
 800f9dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f9de:	460b      	mov	r3, r1
 800f9e0:	005b      	lsls	r3, r3, #1
 800f9e2:	440b      	add	r3, r1
 800f9e4:	009b      	lsls	r3, r3, #2
 800f9e6:	18c1      	adds	r1, r0, r3
 800f9e8:	4613      	mov	r3, r2
 800f9ea:	005b      	lsls	r3, r3, #1
 800f9ec:	4413      	add	r3, r2
 800f9ee:	009b      	lsls	r3, r3, #2
 800f9f0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f9f4:	4413      	add	r3, r2
 800f9f6:	3b34      	subs	r3, #52	; 0x34
 800f9f8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800f9fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d10a      	bne.n	800fa18 <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 800fa02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fa04:	4613      	mov	r3, r2
 800fa06:	005b      	lsls	r3, r3, #1
 800fa08:	4413      	add	r3, r2
 800fa0a:	009b      	lsls	r3, r3, #2
 800fa0c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800fa10:	4413      	add	r3, r2
 800fa12:	3b34      	subs	r3, #52	; 0x34
 800fa14:	2200      	movs	r2, #0
 800fa16:	601a      	str	r2, [r3, #0]
    }

    i++;
 800fa18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa1a:	3301      	adds	r3, #1
 800fa1c:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800fa1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	643b      	str	r3, [r7, #64]	; 0x40
 800fa24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d1b2      	bne.n	800f990 <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	891b      	ldrh	r3, [r3, #8]
 800fa2e:	461a      	mov	r2, r3
 800fa30:	4b08      	ldr	r3, [pc, #32]	; (800fa54 <low_level_output+0xec>)
 800fa32:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800fa34:	4a07      	ldr	r2, [pc, #28]	; (800fa54 <low_level_output+0xec>)
 800fa36:	f107 030c 	add.w	r3, r7, #12
 800fa3a:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800fa3c:	2214      	movs	r2, #20
 800fa3e:	4905      	ldr	r1, [pc, #20]	; (800fa54 <low_level_output+0xec>)
 800fa40:	4805      	ldr	r0, [pc, #20]	; (800fa58 <low_level_output+0xf0>)
 800fa42:	f7f7 f8c8 	bl	8006bd6 <HAL_ETH_Transmit>

  return errval;
 800fa46:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3748      	adds	r7, #72	; 0x48
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	240042d8 	.word	0x240042d8
 800fa58:	24004250 	.word	0x24004250

0800fa5c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b082      	sub	sp, #8
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d106      	bne.n	800fa78 <ethernetif_init+0x1c>
 800fa6a:	4b0e      	ldr	r3, [pc, #56]	; (800faa4 <ethernetif_init+0x48>)
 800fa6c:	f240 12f3 	movw	r2, #499	; 0x1f3
 800fa70:	490d      	ldr	r1, [pc, #52]	; (800faa8 <ethernetif_init+0x4c>)
 800fa72:	480e      	ldr	r0, [pc, #56]	; (800faac <ethernetif_init+0x50>)
 800fa74:	f00d fcda 	bl	801d42c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2273      	movs	r2, #115	; 0x73
 800fa7c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2274      	movs	r2, #116	; 0x74
 800fa84:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	4a09      	ldr	r2, [pc, #36]	; (800fab0 <ethernetif_init+0x54>)
 800fa8c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	4a08      	ldr	r2, [pc, #32]	; (800fab4 <ethernetif_init+0x58>)
 800fa92:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f7ff feb7 	bl	800f808 <low_level_init>

  return ERR_OK;
 800fa9a:	2300      	movs	r3, #0
}
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	3708      	adds	r7, #8
 800faa0:	46bd      	mov	sp, r7
 800faa2:	bd80      	pop	{r7, pc}
 800faa4:	08021154 	.word	0x08021154
 800faa8:	08021170 	.word	0x08021170
 800faac:	08021180 	.word	0x08021180
 800fab0:	08010561 	.word	0x08010561
 800fab4:	0800f969 	.word	0x0800f969

0800fab8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fabc:	f7f3 fa52 	bl	8002f64 <HAL_GetTick>
 800fac0:	4603      	mov	r3, r0
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	bd80      	pop	{r7, pc}
	...

0800fac8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800fac8:	b580      	push	{r7, lr}
 800faca:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800facc:	4802      	ldr	r0, [pc, #8]	; (800fad8 <ETH_PHY_IO_Init+0x10>)
 800face:	f7f7 fce9 	bl	80074a4 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800fad2:	2300      	movs	r3, #0
}
 800fad4:	4618      	mov	r0, r3
 800fad6:	bd80      	pop	{r7, pc}
 800fad8:	24004250 	.word	0x24004250

0800fadc <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800fadc:	b480      	push	{r7}
 800fade:	af00      	add	r7, sp, #0
  return 0;
 800fae0:	2300      	movs	r3, #0
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	46bd      	mov	sp, r7
 800fae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faea:	4770      	bx	lr

0800faec <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	60f8      	str	r0, [r7, #12]
 800faf4:	60b9      	str	r1, [r7, #8]
 800faf6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	68ba      	ldr	r2, [r7, #8]
 800fafc:	68f9      	ldr	r1, [r7, #12]
 800fafe:	4807      	ldr	r0, [pc, #28]	; (800fb1c <ETH_PHY_IO_ReadReg+0x30>)
 800fb00:	f7f7 fa3a 	bl	8006f78 <HAL_ETH_ReadPHYRegister>
 800fb04:	4603      	mov	r3, r0
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d002      	beq.n	800fb10 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800fb0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fb0e:	e000      	b.n	800fb12 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800fb10:	2300      	movs	r3, #0
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	3710      	adds	r7, #16
 800fb16:	46bd      	mov	sp, r7
 800fb18:	bd80      	pop	{r7, pc}
 800fb1a:	bf00      	nop
 800fb1c:	24004250 	.word	0x24004250

0800fb20 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b084      	sub	sp, #16
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	60f8      	str	r0, [r7, #12]
 800fb28:	60b9      	str	r1, [r7, #8]
 800fb2a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	68ba      	ldr	r2, [r7, #8]
 800fb30:	68f9      	ldr	r1, [r7, #12]
 800fb32:	4807      	ldr	r0, [pc, #28]	; (800fb50 <ETH_PHY_IO_WriteReg+0x30>)
 800fb34:	f7f7 fa74 	bl	8007020 <HAL_ETH_WritePHYRegister>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d002      	beq.n	800fb44 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800fb3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fb42:	e000      	b.n	800fb46 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800fb44:	2300      	movs	r3, #0
}
 800fb46:	4618      	mov	r0, r3
 800fb48:	3710      	adds	r7, #16
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	bd80      	pop	{r7, pc}
 800fb4e:	bf00      	nop
 800fb50:	24004250 	.word	0x24004250

0800fb54 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fb58:	f7f3 fa04 	bl	8002f64 <HAL_GetTick>
 800fb5c:	4603      	mov	r3, r0
}
 800fb5e:	4618      	mov	r0, r3
 800fb60:	bd80      	pop	{r7, pc}
	...

0800fb64 <ethernet_link_check_state>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b0a0      	sub	sp, #128	; 0x80
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fb70:	2300      	movs	r3, #0
 800fb72:	67bb      	str	r3, [r7, #120]	; 0x78
 800fb74:	2300      	movs	r3, #0
 800fb76:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800fb78:	483a      	ldr	r0, [pc, #232]	; (800fc64 <ethernet_link_check_state+0x100>)
 800fb7a:	f7f3 f8e6 	bl	8002d4a <LAN8742_GetLinkState>
 800fb7e:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fb86:	089b      	lsrs	r3, r3, #2
 800fb88:	f003 0301 	and.w	r3, r3, #1
 800fb8c:	b2db      	uxtb	r3, r3
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d00c      	beq.n	800fbac <ethernet_link_check_state+0x48>
 800fb92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fb94:	2b01      	cmp	r3, #1
 800fb96:	dc09      	bgt.n	800fbac <ethernet_link_check_state+0x48>
  {
    HAL_ETH_Stop(&heth);
 800fb98:	4833      	ldr	r0, [pc, #204]	; (800fc68 <ethernet_link_check_state+0x104>)
 800fb9a:	f7f6 ffcc 	bl	8006b36 <HAL_ETH_Stop>
    netif_set_down(netif);
 800fb9e:	6878      	ldr	r0, [r7, #4]
 800fba0:	f003 fb04 	bl	80131ac <netif_set_down>
    netif_set_link_down(netif);
 800fba4:	6878      	ldr	r0, [r7, #4]
 800fba6:	f003 fb67 	bl	8013278 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800fbaa:	e056      	b.n	800fc5a <ethernet_link_check_state+0xf6>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fbb2:	f003 0304 	and.w	r3, r3, #4
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d14f      	bne.n	800fc5a <ethernet_link_check_state+0xf6>
 800fbba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fbbc:	2b01      	cmp	r3, #1
 800fbbe:	dd4c      	ble.n	800fc5a <ethernet_link_check_state+0xf6>
 800fbc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fbc2:	3b02      	subs	r3, #2
 800fbc4:	2b03      	cmp	r3, #3
 800fbc6:	d82b      	bhi.n	800fc20 <ethernet_link_check_state+0xbc>
 800fbc8:	a201      	add	r2, pc, #4	; (adr r2, 800fbd0 <ethernet_link_check_state+0x6c>)
 800fbca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbce:	bf00      	nop
 800fbd0:	0800fbe1 	.word	0x0800fbe1
 800fbd4:	0800fbf3 	.word	0x0800fbf3
 800fbd8:	0800fc03 	.word	0x0800fc03
 800fbdc:	0800fc13 	.word	0x0800fc13
      duplex = ETH_FULLDUPLEX_MODE;
 800fbe0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fbe4:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800fbe6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fbea:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fbec:	2301      	movs	r3, #1
 800fbee:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fbf0:	e017      	b.n	800fc22 <ethernet_link_check_state+0xbe>
      duplex = ETH_HALFDUPLEX_MODE;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800fbf6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fbfa:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fc00:	e00f      	b.n	800fc22 <ethernet_link_check_state+0xbe>
      duplex = ETH_FULLDUPLEX_MODE;
 800fc02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fc06:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800fc08:	2300      	movs	r3, #0
 800fc0a:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fc10:	e007      	b.n	800fc22 <ethernet_link_check_state+0xbe>
      duplex = ETH_HALFDUPLEX_MODE;
 800fc12:	2300      	movs	r3, #0
 800fc14:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800fc16:	2300      	movs	r3, #0
 800fc18:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fc1e:	e000      	b.n	800fc22 <ethernet_link_check_state+0xbe>
      break;
 800fc20:	bf00      	nop
    if(linkchanged)
 800fc22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d018      	beq.n	800fc5a <ethernet_link_check_state+0xf6>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800fc28:	f107 030c 	add.w	r3, r7, #12
 800fc2c:	4619      	mov	r1, r3
 800fc2e:	480e      	ldr	r0, [pc, #56]	; (800fc68 <ethernet_link_check_state+0x104>)
 800fc30:	f7f7 fa4a 	bl	80070c8 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800fc34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fc36:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800fc38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fc3a:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800fc3c:	f107 030c 	add.w	r3, r7, #12
 800fc40:	4619      	mov	r1, r3
 800fc42:	4809      	ldr	r0, [pc, #36]	; (800fc68 <ethernet_link_check_state+0x104>)
 800fc44:	f7f7 fc14 	bl	8007470 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800fc48:	4807      	ldr	r0, [pc, #28]	; (800fc68 <ethernet_link_check_state+0x104>)
 800fc4a:	f7f6 ff18 	bl	8006a7e <HAL_ETH_Start>
      netif_set_up(netif);
 800fc4e:	6878      	ldr	r0, [r7, #4]
 800fc50:	f003 fa40 	bl	80130d4 <netif_set_up>
      netif_set_link_up(netif);
 800fc54:	6878      	ldr	r0, [r7, #4]
 800fc56:	f003 fadb 	bl	8013210 <netif_set_link_up>
}
 800fc5a:	bf00      	nop
 800fc5c:	3780      	adds	r7, #128	; 0x80
 800fc5e:	46bd      	mov	sp, r7
 800fc60:	bd80      	pop	{r7, pc}
 800fc62:	bf00      	nop
 800fc64:	24004230 	.word	0x24004230
 800fc68:	24004250 	.word	0x24004250

0800fc6c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b083      	sub	sp, #12
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	4603      	mov	r3, r0
 800fc74:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800fc76:	88fb      	ldrh	r3, [r7, #6]
 800fc78:	021b      	lsls	r3, r3, #8
 800fc7a:	b21a      	sxth	r2, r3
 800fc7c:	88fb      	ldrh	r3, [r7, #6]
 800fc7e:	0a1b      	lsrs	r3, r3, #8
 800fc80:	b29b      	uxth	r3, r3
 800fc82:	b21b      	sxth	r3, r3
 800fc84:	4313      	orrs	r3, r2
 800fc86:	b21b      	sxth	r3, r3
 800fc88:	b29b      	uxth	r3, r3
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	370c      	adds	r7, #12
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr

0800fc96 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800fc96:	b480      	push	{r7}
 800fc98:	b083      	sub	sp, #12
 800fc9a:	af00      	add	r7, sp, #0
 800fc9c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	061a      	lsls	r2, r3, #24
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	021b      	lsls	r3, r3, #8
 800fca6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fcaa:	431a      	orrs	r2, r3
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	0a1b      	lsrs	r3, r3, #8
 800fcb0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800fcb4:	431a      	orrs	r2, r3
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	0e1b      	lsrs	r3, r3, #24
 800fcba:	4313      	orrs	r3, r2
}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	370c      	adds	r7, #12
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc6:	4770      	bx	lr

0800fcc8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800fcd0:	4915      	ldr	r1, [pc, #84]	; (800fd28 <etharp_free_entry+0x60>)
 800fcd2:	687a      	ldr	r2, [r7, #4]
 800fcd4:	4613      	mov	r3, r2
 800fcd6:	005b      	lsls	r3, r3, #1
 800fcd8:	4413      	add	r3, r2
 800fcda:	00db      	lsls	r3, r3, #3
 800fcdc:	440b      	add	r3, r1
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d013      	beq.n	800fd0c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800fce4:	4910      	ldr	r1, [pc, #64]	; (800fd28 <etharp_free_entry+0x60>)
 800fce6:	687a      	ldr	r2, [r7, #4]
 800fce8:	4613      	mov	r3, r2
 800fcea:	005b      	lsls	r3, r3, #1
 800fcec:	4413      	add	r3, r2
 800fcee:	00db      	lsls	r3, r3, #3
 800fcf0:	440b      	add	r3, r1
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	f003 fe4f 	bl	8013998 <pbuf_free>
    arp_table[i].q = NULL;
 800fcfa:	490b      	ldr	r1, [pc, #44]	; (800fd28 <etharp_free_entry+0x60>)
 800fcfc:	687a      	ldr	r2, [r7, #4]
 800fcfe:	4613      	mov	r3, r2
 800fd00:	005b      	lsls	r3, r3, #1
 800fd02:	4413      	add	r3, r2
 800fd04:	00db      	lsls	r3, r3, #3
 800fd06:	440b      	add	r3, r1
 800fd08:	2200      	movs	r2, #0
 800fd0a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fd0c:	4906      	ldr	r1, [pc, #24]	; (800fd28 <etharp_free_entry+0x60>)
 800fd0e:	687a      	ldr	r2, [r7, #4]
 800fd10:	4613      	mov	r3, r2
 800fd12:	005b      	lsls	r3, r3, #1
 800fd14:	4413      	add	r3, r2
 800fd16:	00db      	lsls	r3, r3, #3
 800fd18:	440b      	add	r3, r1
 800fd1a:	3314      	adds	r3, #20
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800fd20:	bf00      	nop
 800fd22:	3708      	adds	r7, #8
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bd80      	pop	{r7, pc}
 800fd28:	24003a44 	.word	0x24003a44

0800fd2c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b082      	sub	sp, #8
 800fd30:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800fd32:	2300      	movs	r3, #0
 800fd34:	607b      	str	r3, [r7, #4]
 800fd36:	e096      	b.n	800fe66 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800fd38:	494f      	ldr	r1, [pc, #316]	; (800fe78 <etharp_tmr+0x14c>)
 800fd3a:	687a      	ldr	r2, [r7, #4]
 800fd3c:	4613      	mov	r3, r2
 800fd3e:	005b      	lsls	r3, r3, #1
 800fd40:	4413      	add	r3, r2
 800fd42:	00db      	lsls	r3, r3, #3
 800fd44:	440b      	add	r3, r1
 800fd46:	3314      	adds	r3, #20
 800fd48:	781b      	ldrb	r3, [r3, #0]
 800fd4a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800fd4c:	78fb      	ldrb	r3, [r7, #3]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	f000 8086 	beq.w	800fe60 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800fd54:	4948      	ldr	r1, [pc, #288]	; (800fe78 <etharp_tmr+0x14c>)
 800fd56:	687a      	ldr	r2, [r7, #4]
 800fd58:	4613      	mov	r3, r2
 800fd5a:	005b      	lsls	r3, r3, #1
 800fd5c:	4413      	add	r3, r2
 800fd5e:	00db      	lsls	r3, r3, #3
 800fd60:	440b      	add	r3, r1
 800fd62:	3312      	adds	r3, #18
 800fd64:	881b      	ldrh	r3, [r3, #0]
 800fd66:	3301      	adds	r3, #1
 800fd68:	b298      	uxth	r0, r3
 800fd6a:	4943      	ldr	r1, [pc, #268]	; (800fe78 <etharp_tmr+0x14c>)
 800fd6c:	687a      	ldr	r2, [r7, #4]
 800fd6e:	4613      	mov	r3, r2
 800fd70:	005b      	lsls	r3, r3, #1
 800fd72:	4413      	add	r3, r2
 800fd74:	00db      	lsls	r3, r3, #3
 800fd76:	440b      	add	r3, r1
 800fd78:	3312      	adds	r3, #18
 800fd7a:	4602      	mov	r2, r0
 800fd7c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800fd7e:	493e      	ldr	r1, [pc, #248]	; (800fe78 <etharp_tmr+0x14c>)
 800fd80:	687a      	ldr	r2, [r7, #4]
 800fd82:	4613      	mov	r3, r2
 800fd84:	005b      	lsls	r3, r3, #1
 800fd86:	4413      	add	r3, r2
 800fd88:	00db      	lsls	r3, r3, #3
 800fd8a:	440b      	add	r3, r1
 800fd8c:	3312      	adds	r3, #18
 800fd8e:	881b      	ldrh	r3, [r3, #0]
 800fd90:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800fd94:	d215      	bcs.n	800fdc2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800fd96:	4938      	ldr	r1, [pc, #224]	; (800fe78 <etharp_tmr+0x14c>)
 800fd98:	687a      	ldr	r2, [r7, #4]
 800fd9a:	4613      	mov	r3, r2
 800fd9c:	005b      	lsls	r3, r3, #1
 800fd9e:	4413      	add	r3, r2
 800fda0:	00db      	lsls	r3, r3, #3
 800fda2:	440b      	add	r3, r1
 800fda4:	3314      	adds	r3, #20
 800fda6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800fda8:	2b01      	cmp	r3, #1
 800fdaa:	d10e      	bne.n	800fdca <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800fdac:	4932      	ldr	r1, [pc, #200]	; (800fe78 <etharp_tmr+0x14c>)
 800fdae:	687a      	ldr	r2, [r7, #4]
 800fdb0:	4613      	mov	r3, r2
 800fdb2:	005b      	lsls	r3, r3, #1
 800fdb4:	4413      	add	r3, r2
 800fdb6:	00db      	lsls	r3, r3, #3
 800fdb8:	440b      	add	r3, r1
 800fdba:	3312      	adds	r3, #18
 800fdbc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800fdbe:	2b04      	cmp	r3, #4
 800fdc0:	d903      	bls.n	800fdca <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	f7ff ff80 	bl	800fcc8 <etharp_free_entry>
 800fdc8:	e04a      	b.n	800fe60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800fdca:	492b      	ldr	r1, [pc, #172]	; (800fe78 <etharp_tmr+0x14c>)
 800fdcc:	687a      	ldr	r2, [r7, #4]
 800fdce:	4613      	mov	r3, r2
 800fdd0:	005b      	lsls	r3, r3, #1
 800fdd2:	4413      	add	r3, r2
 800fdd4:	00db      	lsls	r3, r3, #3
 800fdd6:	440b      	add	r3, r1
 800fdd8:	3314      	adds	r3, #20
 800fdda:	781b      	ldrb	r3, [r3, #0]
 800fddc:	2b03      	cmp	r3, #3
 800fdde:	d10a      	bne.n	800fdf6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800fde0:	4925      	ldr	r1, [pc, #148]	; (800fe78 <etharp_tmr+0x14c>)
 800fde2:	687a      	ldr	r2, [r7, #4]
 800fde4:	4613      	mov	r3, r2
 800fde6:	005b      	lsls	r3, r3, #1
 800fde8:	4413      	add	r3, r2
 800fdea:	00db      	lsls	r3, r3, #3
 800fdec:	440b      	add	r3, r1
 800fdee:	3314      	adds	r3, #20
 800fdf0:	2204      	movs	r2, #4
 800fdf2:	701a      	strb	r2, [r3, #0]
 800fdf4:	e034      	b.n	800fe60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800fdf6:	4920      	ldr	r1, [pc, #128]	; (800fe78 <etharp_tmr+0x14c>)
 800fdf8:	687a      	ldr	r2, [r7, #4]
 800fdfa:	4613      	mov	r3, r2
 800fdfc:	005b      	lsls	r3, r3, #1
 800fdfe:	4413      	add	r3, r2
 800fe00:	00db      	lsls	r3, r3, #3
 800fe02:	440b      	add	r3, r1
 800fe04:	3314      	adds	r3, #20
 800fe06:	781b      	ldrb	r3, [r3, #0]
 800fe08:	2b04      	cmp	r3, #4
 800fe0a:	d10a      	bne.n	800fe22 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800fe0c:	491a      	ldr	r1, [pc, #104]	; (800fe78 <etharp_tmr+0x14c>)
 800fe0e:	687a      	ldr	r2, [r7, #4]
 800fe10:	4613      	mov	r3, r2
 800fe12:	005b      	lsls	r3, r3, #1
 800fe14:	4413      	add	r3, r2
 800fe16:	00db      	lsls	r3, r3, #3
 800fe18:	440b      	add	r3, r1
 800fe1a:	3314      	adds	r3, #20
 800fe1c:	2202      	movs	r2, #2
 800fe1e:	701a      	strb	r2, [r3, #0]
 800fe20:	e01e      	b.n	800fe60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800fe22:	4915      	ldr	r1, [pc, #84]	; (800fe78 <etharp_tmr+0x14c>)
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	4613      	mov	r3, r2
 800fe28:	005b      	lsls	r3, r3, #1
 800fe2a:	4413      	add	r3, r2
 800fe2c:	00db      	lsls	r3, r3, #3
 800fe2e:	440b      	add	r3, r1
 800fe30:	3314      	adds	r3, #20
 800fe32:	781b      	ldrb	r3, [r3, #0]
 800fe34:	2b01      	cmp	r3, #1
 800fe36:	d113      	bne.n	800fe60 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800fe38:	490f      	ldr	r1, [pc, #60]	; (800fe78 <etharp_tmr+0x14c>)
 800fe3a:	687a      	ldr	r2, [r7, #4]
 800fe3c:	4613      	mov	r3, r2
 800fe3e:	005b      	lsls	r3, r3, #1
 800fe40:	4413      	add	r3, r2
 800fe42:	00db      	lsls	r3, r3, #3
 800fe44:	440b      	add	r3, r1
 800fe46:	3308      	adds	r3, #8
 800fe48:	6818      	ldr	r0, [r3, #0]
 800fe4a:	687a      	ldr	r2, [r7, #4]
 800fe4c:	4613      	mov	r3, r2
 800fe4e:	005b      	lsls	r3, r3, #1
 800fe50:	4413      	add	r3, r2
 800fe52:	00db      	lsls	r3, r3, #3
 800fe54:	4a08      	ldr	r2, [pc, #32]	; (800fe78 <etharp_tmr+0x14c>)
 800fe56:	4413      	add	r3, r2
 800fe58:	3304      	adds	r3, #4
 800fe5a:	4619      	mov	r1, r3
 800fe5c:	f000 fe6e 	bl	8010b3c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	3301      	adds	r3, #1
 800fe64:	607b      	str	r3, [r7, #4]
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	2b09      	cmp	r3, #9
 800fe6a:	f77f af65 	ble.w	800fd38 <etharp_tmr+0xc>
      }
    }
  }
}
 800fe6e:	bf00      	nop
 800fe70:	bf00      	nop
 800fe72:	3708      	adds	r7, #8
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}
 800fe78:	24003a44 	.word	0x24003a44

0800fe7c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b08a      	sub	sp, #40	; 0x28
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	60f8      	str	r0, [r7, #12]
 800fe84:	460b      	mov	r3, r1
 800fe86:	607a      	str	r2, [r7, #4]
 800fe88:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800fe8a:	230a      	movs	r3, #10
 800fe8c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800fe8e:	230a      	movs	r3, #10
 800fe90:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800fe92:	230a      	movs	r3, #10
 800fe94:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 800fe96:	2300      	movs	r3, #0
 800fe98:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800fe9a:	230a      	movs	r3, #10
 800fe9c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	83bb      	strh	r3, [r7, #28]
 800fea2:	2300      	movs	r3, #0
 800fea4:	837b      	strh	r3, [r7, #26]
 800fea6:	2300      	movs	r3, #0
 800fea8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800feaa:	2300      	movs	r3, #0
 800feac:	843b      	strh	r3, [r7, #32]
 800feae:	e0ae      	b.n	801000e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800feb0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800feb4:	49a6      	ldr	r1, [pc, #664]	; (8010150 <etharp_find_entry+0x2d4>)
 800feb6:	4613      	mov	r3, r2
 800feb8:	005b      	lsls	r3, r3, #1
 800feba:	4413      	add	r3, r2
 800febc:	00db      	lsls	r3, r3, #3
 800febe:	440b      	add	r3, r1
 800fec0:	3314      	adds	r3, #20
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800fec6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800feca:	2b0a      	cmp	r3, #10
 800fecc:	d105      	bne.n	800feda <etharp_find_entry+0x5e>
 800fece:	7dfb      	ldrb	r3, [r7, #23]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d102      	bne.n	800feda <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800fed4:	8c3b      	ldrh	r3, [r7, #32]
 800fed6:	847b      	strh	r3, [r7, #34]	; 0x22
 800fed8:	e095      	b.n	8010006 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800feda:	7dfb      	ldrb	r3, [r7, #23]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	f000 8092 	beq.w	8010006 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800fee2:	7dfb      	ldrb	r3, [r7, #23]
 800fee4:	2b01      	cmp	r3, #1
 800fee6:	d009      	beq.n	800fefc <etharp_find_entry+0x80>
 800fee8:	7dfb      	ldrb	r3, [r7, #23]
 800feea:	2b01      	cmp	r3, #1
 800feec:	d806      	bhi.n	800fefc <etharp_find_entry+0x80>
 800feee:	4b99      	ldr	r3, [pc, #612]	; (8010154 <etharp_find_entry+0x2d8>)
 800fef0:	f240 1223 	movw	r2, #291	; 0x123
 800fef4:	4998      	ldr	r1, [pc, #608]	; (8010158 <etharp_find_entry+0x2dc>)
 800fef6:	4899      	ldr	r0, [pc, #612]	; (801015c <etharp_find_entry+0x2e0>)
 800fef8:	f00d fa98 	bl	801d42c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d020      	beq.n	800ff44 <etharp_find_entry+0xc8>
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	6819      	ldr	r1, [r3, #0]
 800ff06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff0a:	4891      	ldr	r0, [pc, #580]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff0c:	4613      	mov	r3, r2
 800ff0e:	005b      	lsls	r3, r3, #1
 800ff10:	4413      	add	r3, r2
 800ff12:	00db      	lsls	r3, r3, #3
 800ff14:	4403      	add	r3, r0
 800ff16:	3304      	adds	r3, #4
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4299      	cmp	r1, r3
 800ff1c:	d112      	bne.n	800ff44 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d00c      	beq.n	800ff3e <etharp_find_entry+0xc2>
 800ff24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff28:	4989      	ldr	r1, [pc, #548]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff2a:	4613      	mov	r3, r2
 800ff2c:	005b      	lsls	r3, r3, #1
 800ff2e:	4413      	add	r3, r2
 800ff30:	00db      	lsls	r3, r3, #3
 800ff32:	440b      	add	r3, r1
 800ff34:	3308      	adds	r3, #8
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	687a      	ldr	r2, [r7, #4]
 800ff3a:	429a      	cmp	r2, r3
 800ff3c:	d102      	bne.n	800ff44 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800ff3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800ff42:	e100      	b.n	8010146 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800ff44:	7dfb      	ldrb	r3, [r7, #23]
 800ff46:	2b01      	cmp	r3, #1
 800ff48:	d140      	bne.n	800ffcc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800ff4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff4e:	4980      	ldr	r1, [pc, #512]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff50:	4613      	mov	r3, r2
 800ff52:	005b      	lsls	r3, r3, #1
 800ff54:	4413      	add	r3, r2
 800ff56:	00db      	lsls	r3, r3, #3
 800ff58:	440b      	add	r3, r1
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d01a      	beq.n	800ff96 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800ff60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff64:	497a      	ldr	r1, [pc, #488]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff66:	4613      	mov	r3, r2
 800ff68:	005b      	lsls	r3, r3, #1
 800ff6a:	4413      	add	r3, r2
 800ff6c:	00db      	lsls	r3, r3, #3
 800ff6e:	440b      	add	r3, r1
 800ff70:	3312      	adds	r3, #18
 800ff72:	881b      	ldrh	r3, [r3, #0]
 800ff74:	8bba      	ldrh	r2, [r7, #28]
 800ff76:	429a      	cmp	r2, r3
 800ff78:	d845      	bhi.n	8010006 <etharp_find_entry+0x18a>
            old_queue = i;
 800ff7a:	8c3b      	ldrh	r3, [r7, #32]
 800ff7c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800ff7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff82:	4973      	ldr	r1, [pc, #460]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff84:	4613      	mov	r3, r2
 800ff86:	005b      	lsls	r3, r3, #1
 800ff88:	4413      	add	r3, r2
 800ff8a:	00db      	lsls	r3, r3, #3
 800ff8c:	440b      	add	r3, r1
 800ff8e:	3312      	adds	r3, #18
 800ff90:	881b      	ldrh	r3, [r3, #0]
 800ff92:	83bb      	strh	r3, [r7, #28]
 800ff94:	e037      	b.n	8010006 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800ff96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ff9a:	496d      	ldr	r1, [pc, #436]	; (8010150 <etharp_find_entry+0x2d4>)
 800ff9c:	4613      	mov	r3, r2
 800ff9e:	005b      	lsls	r3, r3, #1
 800ffa0:	4413      	add	r3, r2
 800ffa2:	00db      	lsls	r3, r3, #3
 800ffa4:	440b      	add	r3, r1
 800ffa6:	3312      	adds	r3, #18
 800ffa8:	881b      	ldrh	r3, [r3, #0]
 800ffaa:	8b7a      	ldrh	r2, [r7, #26]
 800ffac:	429a      	cmp	r2, r3
 800ffae:	d82a      	bhi.n	8010006 <etharp_find_entry+0x18a>
            old_pending = i;
 800ffb0:	8c3b      	ldrh	r3, [r7, #32]
 800ffb2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 800ffb4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ffb8:	4965      	ldr	r1, [pc, #404]	; (8010150 <etharp_find_entry+0x2d4>)
 800ffba:	4613      	mov	r3, r2
 800ffbc:	005b      	lsls	r3, r3, #1
 800ffbe:	4413      	add	r3, r2
 800ffc0:	00db      	lsls	r3, r3, #3
 800ffc2:	440b      	add	r3, r1
 800ffc4:	3312      	adds	r3, #18
 800ffc6:	881b      	ldrh	r3, [r3, #0]
 800ffc8:	837b      	strh	r3, [r7, #26]
 800ffca:	e01c      	b.n	8010006 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800ffcc:	7dfb      	ldrb	r3, [r7, #23]
 800ffce:	2b01      	cmp	r3, #1
 800ffd0:	d919      	bls.n	8010006 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800ffd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ffd6:	495e      	ldr	r1, [pc, #376]	; (8010150 <etharp_find_entry+0x2d4>)
 800ffd8:	4613      	mov	r3, r2
 800ffda:	005b      	lsls	r3, r3, #1
 800ffdc:	4413      	add	r3, r2
 800ffde:	00db      	lsls	r3, r3, #3
 800ffe0:	440b      	add	r3, r1
 800ffe2:	3312      	adds	r3, #18
 800ffe4:	881b      	ldrh	r3, [r3, #0]
 800ffe6:	8b3a      	ldrh	r2, [r7, #24]
 800ffe8:	429a      	cmp	r2, r3
 800ffea:	d80c      	bhi.n	8010006 <etharp_find_entry+0x18a>
            old_stable = i;
 800ffec:	8c3b      	ldrh	r3, [r7, #32]
 800ffee:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 800fff0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800fff4:	4956      	ldr	r1, [pc, #344]	; (8010150 <etharp_find_entry+0x2d4>)
 800fff6:	4613      	mov	r3, r2
 800fff8:	005b      	lsls	r3, r3, #1
 800fffa:	4413      	add	r3, r2
 800fffc:	00db      	lsls	r3, r3, #3
 800fffe:	440b      	add	r3, r1
 8010000:	3312      	adds	r3, #18
 8010002:	881b      	ldrh	r3, [r3, #0]
 8010004:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010006:	8c3b      	ldrh	r3, [r7, #32]
 8010008:	3301      	adds	r3, #1
 801000a:	b29b      	uxth	r3, r3
 801000c:	843b      	strh	r3, [r7, #32]
 801000e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010012:	2b09      	cmp	r3, #9
 8010014:	f77f af4c 	ble.w	800feb0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010018:	7afb      	ldrb	r3, [r7, #11]
 801001a:	f003 0302 	and.w	r3, r3, #2
 801001e:	2b00      	cmp	r3, #0
 8010020:	d108      	bne.n	8010034 <etharp_find_entry+0x1b8>
 8010022:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8010026:	2b0a      	cmp	r3, #10
 8010028:	d107      	bne.n	801003a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801002a:	7afb      	ldrb	r3, [r7, #11]
 801002c:	f003 0301 	and.w	r3, r3, #1
 8010030:	2b00      	cmp	r3, #0
 8010032:	d102      	bne.n	801003a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8010034:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010038:	e085      	b.n	8010146 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801003a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801003e:	2b09      	cmp	r3, #9
 8010040:	dc02      	bgt.n	8010048 <etharp_find_entry+0x1cc>
    i = empty;
 8010042:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010044:	843b      	strh	r3, [r7, #32]
 8010046:	e039      	b.n	80100bc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010048:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801004c:	2b09      	cmp	r3, #9
 801004e:	dc14      	bgt.n	801007a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8010050:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010052:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010054:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010058:	493d      	ldr	r1, [pc, #244]	; (8010150 <etharp_find_entry+0x2d4>)
 801005a:	4613      	mov	r3, r2
 801005c:	005b      	lsls	r3, r3, #1
 801005e:	4413      	add	r3, r2
 8010060:	00db      	lsls	r3, r3, #3
 8010062:	440b      	add	r3, r1
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d018      	beq.n	801009c <etharp_find_entry+0x220>
 801006a:	4b3a      	ldr	r3, [pc, #232]	; (8010154 <etharp_find_entry+0x2d8>)
 801006c:	f240 126d 	movw	r2, #365	; 0x16d
 8010070:	493b      	ldr	r1, [pc, #236]	; (8010160 <etharp_find_entry+0x2e4>)
 8010072:	483a      	ldr	r0, [pc, #232]	; (801015c <etharp_find_entry+0x2e0>)
 8010074:	f00d f9da 	bl	801d42c <iprintf>
 8010078:	e010      	b.n	801009c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801007a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801007e:	2b09      	cmp	r3, #9
 8010080:	dc02      	bgt.n	8010088 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8010082:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010084:	843b      	strh	r3, [r7, #32]
 8010086:	e009      	b.n	801009c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010088:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801008c:	2b09      	cmp	r3, #9
 801008e:	dc02      	bgt.n	8010096 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010090:	8bfb      	ldrh	r3, [r7, #30]
 8010092:	843b      	strh	r3, [r7, #32]
 8010094:	e002      	b.n	801009c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8010096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801009a:	e054      	b.n	8010146 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801009c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80100a0:	2b09      	cmp	r3, #9
 80100a2:	dd06      	ble.n	80100b2 <etharp_find_entry+0x236>
 80100a4:	4b2b      	ldr	r3, [pc, #172]	; (8010154 <etharp_find_entry+0x2d8>)
 80100a6:	f240 127f 	movw	r2, #383	; 0x17f
 80100aa:	492e      	ldr	r1, [pc, #184]	; (8010164 <etharp_find_entry+0x2e8>)
 80100ac:	482b      	ldr	r0, [pc, #172]	; (801015c <etharp_find_entry+0x2e0>)
 80100ae:	f00d f9bd 	bl	801d42c <iprintf>
    etharp_free_entry(i);
 80100b2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7ff fe06 	bl	800fcc8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80100bc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80100c0:	2b09      	cmp	r3, #9
 80100c2:	dd06      	ble.n	80100d2 <etharp_find_entry+0x256>
 80100c4:	4b23      	ldr	r3, [pc, #140]	; (8010154 <etharp_find_entry+0x2d8>)
 80100c6:	f240 1283 	movw	r2, #387	; 0x183
 80100ca:	4926      	ldr	r1, [pc, #152]	; (8010164 <etharp_find_entry+0x2e8>)
 80100cc:	4823      	ldr	r0, [pc, #140]	; (801015c <etharp_find_entry+0x2e0>)
 80100ce:	f00d f9ad 	bl	801d42c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80100d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80100d6:	491e      	ldr	r1, [pc, #120]	; (8010150 <etharp_find_entry+0x2d4>)
 80100d8:	4613      	mov	r3, r2
 80100da:	005b      	lsls	r3, r3, #1
 80100dc:	4413      	add	r3, r2
 80100de:	00db      	lsls	r3, r3, #3
 80100e0:	440b      	add	r3, r1
 80100e2:	3314      	adds	r3, #20
 80100e4:	781b      	ldrb	r3, [r3, #0]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d006      	beq.n	80100f8 <etharp_find_entry+0x27c>
 80100ea:	4b1a      	ldr	r3, [pc, #104]	; (8010154 <etharp_find_entry+0x2d8>)
 80100ec:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80100f0:	491d      	ldr	r1, [pc, #116]	; (8010168 <etharp_find_entry+0x2ec>)
 80100f2:	481a      	ldr	r0, [pc, #104]	; (801015c <etharp_find_entry+0x2e0>)
 80100f4:	f00d f99a 	bl	801d42c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d00b      	beq.n	8010116 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80100fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	6819      	ldr	r1, [r3, #0]
 8010106:	4812      	ldr	r0, [pc, #72]	; (8010150 <etharp_find_entry+0x2d4>)
 8010108:	4613      	mov	r3, r2
 801010a:	005b      	lsls	r3, r3, #1
 801010c:	4413      	add	r3, r2
 801010e:	00db      	lsls	r3, r3, #3
 8010110:	4403      	add	r3, r0
 8010112:	3304      	adds	r3, #4
 8010114:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8010116:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801011a:	490d      	ldr	r1, [pc, #52]	; (8010150 <etharp_find_entry+0x2d4>)
 801011c:	4613      	mov	r3, r2
 801011e:	005b      	lsls	r3, r3, #1
 8010120:	4413      	add	r3, r2
 8010122:	00db      	lsls	r3, r3, #3
 8010124:	440b      	add	r3, r1
 8010126:	3312      	adds	r3, #18
 8010128:	2200      	movs	r2, #0
 801012a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801012c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010130:	4907      	ldr	r1, [pc, #28]	; (8010150 <etharp_find_entry+0x2d4>)
 8010132:	4613      	mov	r3, r2
 8010134:	005b      	lsls	r3, r3, #1
 8010136:	4413      	add	r3, r2
 8010138:	00db      	lsls	r3, r3, #3
 801013a:	440b      	add	r3, r1
 801013c:	3308      	adds	r3, #8
 801013e:	687a      	ldr	r2, [r7, #4]
 8010140:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8010142:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8010146:	4618      	mov	r0, r3
 8010148:	3728      	adds	r7, #40	; 0x28
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
 801014e:	bf00      	nop
 8010150:	24003a44 	.word	0x24003a44
 8010154:	080211a8 	.word	0x080211a8
 8010158:	0802120c 	.word	0x0802120c
 801015c:	0802124c 	.word	0x0802124c
 8010160:	08021274 	.word	0x08021274
 8010164:	0802128c 	.word	0x0802128c
 8010168:	080212a0 	.word	0x080212a0

0801016c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801016c:	b580      	push	{r7, lr}
 801016e:	b088      	sub	sp, #32
 8010170:	af02      	add	r7, sp, #8
 8010172:	60f8      	str	r0, [r7, #12]
 8010174:	60b9      	str	r1, [r7, #8]
 8010176:	607a      	str	r2, [r7, #4]
 8010178:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010180:	2b06      	cmp	r3, #6
 8010182:	d006      	beq.n	8010192 <etharp_update_arp_entry+0x26>
 8010184:	4b48      	ldr	r3, [pc, #288]	; (80102a8 <etharp_update_arp_entry+0x13c>)
 8010186:	f240 12a9 	movw	r2, #425	; 0x1a9
 801018a:	4948      	ldr	r1, [pc, #288]	; (80102ac <etharp_update_arp_entry+0x140>)
 801018c:	4848      	ldr	r0, [pc, #288]	; (80102b0 <etharp_update_arp_entry+0x144>)
 801018e:	f00d f94d 	bl	801d42c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8010192:	68bb      	ldr	r3, [r7, #8]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d012      	beq.n	80101be <etharp_update_arp_entry+0x52>
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d00e      	beq.n	80101be <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	68f9      	ldr	r1, [r7, #12]
 80101a6:	4618      	mov	r0, r3
 80101a8:	f001 facc 	bl	8011744 <ip4_addr_isbroadcast_u32>
 80101ac:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d105      	bne.n	80101be <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80101b2:	68bb      	ldr	r3, [r7, #8]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80101ba:	2be0      	cmp	r3, #224	; 0xe0
 80101bc:	d102      	bne.n	80101c4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80101be:	f06f 030f 	mvn.w	r3, #15
 80101c2:	e06c      	b.n	801029e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80101c4:	78fb      	ldrb	r3, [r7, #3]
 80101c6:	68fa      	ldr	r2, [r7, #12]
 80101c8:	4619      	mov	r1, r3
 80101ca:	68b8      	ldr	r0, [r7, #8]
 80101cc:	f7ff fe56 	bl	800fe7c <etharp_find_entry>
 80101d0:	4603      	mov	r3, r0
 80101d2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80101d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	da02      	bge.n	80101e2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80101dc:	8afb      	ldrh	r3, [r7, #22]
 80101de:	b25b      	sxtb	r3, r3
 80101e0:	e05d      	b.n	801029e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80101e2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80101e6:	4933      	ldr	r1, [pc, #204]	; (80102b4 <etharp_update_arp_entry+0x148>)
 80101e8:	4613      	mov	r3, r2
 80101ea:	005b      	lsls	r3, r3, #1
 80101ec:	4413      	add	r3, r2
 80101ee:	00db      	lsls	r3, r3, #3
 80101f0:	440b      	add	r3, r1
 80101f2:	3314      	adds	r3, #20
 80101f4:	2202      	movs	r2, #2
 80101f6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80101f8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80101fc:	492d      	ldr	r1, [pc, #180]	; (80102b4 <etharp_update_arp_entry+0x148>)
 80101fe:	4613      	mov	r3, r2
 8010200:	005b      	lsls	r3, r3, #1
 8010202:	4413      	add	r3, r2
 8010204:	00db      	lsls	r3, r3, #3
 8010206:	440b      	add	r3, r1
 8010208:	3308      	adds	r3, #8
 801020a:	68fa      	ldr	r2, [r7, #12]
 801020c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801020e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010212:	4613      	mov	r3, r2
 8010214:	005b      	lsls	r3, r3, #1
 8010216:	4413      	add	r3, r2
 8010218:	00db      	lsls	r3, r3, #3
 801021a:	3308      	adds	r3, #8
 801021c:	4a25      	ldr	r2, [pc, #148]	; (80102b4 <etharp_update_arp_entry+0x148>)
 801021e:	4413      	add	r3, r2
 8010220:	3304      	adds	r3, #4
 8010222:	2206      	movs	r2, #6
 8010224:	6879      	ldr	r1, [r7, #4]
 8010226:	4618      	mov	r0, r3
 8010228:	f00c f9de 	bl	801c5e8 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801022c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010230:	4920      	ldr	r1, [pc, #128]	; (80102b4 <etharp_update_arp_entry+0x148>)
 8010232:	4613      	mov	r3, r2
 8010234:	005b      	lsls	r3, r3, #1
 8010236:	4413      	add	r3, r2
 8010238:	00db      	lsls	r3, r3, #3
 801023a:	440b      	add	r3, r1
 801023c:	3312      	adds	r3, #18
 801023e:	2200      	movs	r2, #0
 8010240:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8010242:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010246:	491b      	ldr	r1, [pc, #108]	; (80102b4 <etharp_update_arp_entry+0x148>)
 8010248:	4613      	mov	r3, r2
 801024a:	005b      	lsls	r3, r3, #1
 801024c:	4413      	add	r3, r2
 801024e:	00db      	lsls	r3, r3, #3
 8010250:	440b      	add	r3, r1
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d021      	beq.n	801029c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010258:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801025c:	4915      	ldr	r1, [pc, #84]	; (80102b4 <etharp_update_arp_entry+0x148>)
 801025e:	4613      	mov	r3, r2
 8010260:	005b      	lsls	r3, r3, #1
 8010262:	4413      	add	r3, r2
 8010264:	00db      	lsls	r3, r3, #3
 8010266:	440b      	add	r3, r1
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801026c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8010270:	4910      	ldr	r1, [pc, #64]	; (80102b4 <etharp_update_arp_entry+0x148>)
 8010272:	4613      	mov	r3, r2
 8010274:	005b      	lsls	r3, r3, #1
 8010276:	4413      	add	r3, r2
 8010278:	00db      	lsls	r3, r3, #3
 801027a:	440b      	add	r3, r1
 801027c:	2200      	movs	r2, #0
 801027e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8010286:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801028a:	9300      	str	r3, [sp, #0]
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	6939      	ldr	r1, [r7, #16]
 8010290:	68f8      	ldr	r0, [r7, #12]
 8010292:	f000 fcf3 	bl	8010c7c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010296:	6938      	ldr	r0, [r7, #16]
 8010298:	f003 fb7e 	bl	8013998 <pbuf_free>
  }
  return ERR_OK;
 801029c:	2300      	movs	r3, #0
}
 801029e:	4618      	mov	r0, r3
 80102a0:	3718      	adds	r7, #24
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop
 80102a8:	080211a8 	.word	0x080211a8
 80102ac:	080212cc 	.word	0x080212cc
 80102b0:	0802124c 	.word	0x0802124c
 80102b4:	24003a44 	.word	0x24003a44

080102b8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b084      	sub	sp, #16
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80102c0:	2300      	movs	r3, #0
 80102c2:	60fb      	str	r3, [r7, #12]
 80102c4:	e01e      	b.n	8010304 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80102c6:	4913      	ldr	r1, [pc, #76]	; (8010314 <etharp_cleanup_netif+0x5c>)
 80102c8:	68fa      	ldr	r2, [r7, #12]
 80102ca:	4613      	mov	r3, r2
 80102cc:	005b      	lsls	r3, r3, #1
 80102ce:	4413      	add	r3, r2
 80102d0:	00db      	lsls	r3, r3, #3
 80102d2:	440b      	add	r3, r1
 80102d4:	3314      	adds	r3, #20
 80102d6:	781b      	ldrb	r3, [r3, #0]
 80102d8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80102da:	7afb      	ldrb	r3, [r7, #11]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d00e      	beq.n	80102fe <etharp_cleanup_netif+0x46>
 80102e0:	490c      	ldr	r1, [pc, #48]	; (8010314 <etharp_cleanup_netif+0x5c>)
 80102e2:	68fa      	ldr	r2, [r7, #12]
 80102e4:	4613      	mov	r3, r2
 80102e6:	005b      	lsls	r3, r3, #1
 80102e8:	4413      	add	r3, r2
 80102ea:	00db      	lsls	r3, r3, #3
 80102ec:	440b      	add	r3, r1
 80102ee:	3308      	adds	r3, #8
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d102      	bne.n	80102fe <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80102f8:	68f8      	ldr	r0, [r7, #12]
 80102fa:	f7ff fce5 	bl	800fcc8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	3301      	adds	r3, #1
 8010302:	60fb      	str	r3, [r7, #12]
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	2b09      	cmp	r3, #9
 8010308:	dddd      	ble.n	80102c6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801030a:	bf00      	nop
 801030c:	bf00      	nop
 801030e:	3710      	adds	r7, #16
 8010310:	46bd      	mov	sp, r7
 8010312:	bd80      	pop	{r7, pc}
 8010314:	24003a44 	.word	0x24003a44

08010318 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010318:	b5b0      	push	{r4, r5, r7, lr}
 801031a:	b08a      	sub	sp, #40	; 0x28
 801031c:	af04      	add	r7, sp, #16
 801031e:	6078      	str	r0, [r7, #4]
 8010320:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010322:	683b      	ldr	r3, [r7, #0]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d107      	bne.n	8010338 <etharp_input+0x20>
 8010328:	4b3d      	ldr	r3, [pc, #244]	; (8010420 <etharp_input+0x108>)
 801032a:	f240 228a 	movw	r2, #650	; 0x28a
 801032e:	493d      	ldr	r1, [pc, #244]	; (8010424 <etharp_input+0x10c>)
 8010330:	483d      	ldr	r0, [pc, #244]	; (8010428 <etharp_input+0x110>)
 8010332:	f00d f87b 	bl	801d42c <iprintf>
 8010336:	e06f      	b.n	8010418 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	685b      	ldr	r3, [r3, #4]
 801033c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801033e:	693b      	ldr	r3, [r7, #16]
 8010340:	881b      	ldrh	r3, [r3, #0]
 8010342:	b29b      	uxth	r3, r3
 8010344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010348:	d10c      	bne.n	8010364 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801034a:	693b      	ldr	r3, [r7, #16]
 801034c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801034e:	2b06      	cmp	r3, #6
 8010350:	d108      	bne.n	8010364 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010356:	2b04      	cmp	r3, #4
 8010358:	d104      	bne.n	8010364 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	885b      	ldrh	r3, [r3, #2]
 801035e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010360:	2b08      	cmp	r3, #8
 8010362:	d003      	beq.n	801036c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f003 fb17 	bl	8013998 <pbuf_free>
    return;
 801036a:	e055      	b.n	8010418 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801036c:	693b      	ldr	r3, [r7, #16]
 801036e:	330e      	adds	r3, #14
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010374:	693b      	ldr	r3, [r7, #16]
 8010376:	3318      	adds	r3, #24
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	3304      	adds	r3, #4
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d102      	bne.n	801038c <etharp_input+0x74>
    for_us = 0;
 8010386:	2300      	movs	r3, #0
 8010388:	75fb      	strb	r3, [r7, #23]
 801038a:	e009      	b.n	80103a0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801038c:	68ba      	ldr	r2, [r7, #8]
 801038e:	683b      	ldr	r3, [r7, #0]
 8010390:	3304      	adds	r3, #4
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	429a      	cmp	r2, r3
 8010396:	bf0c      	ite	eq
 8010398:	2301      	moveq	r3, #1
 801039a:	2300      	movne	r3, #0
 801039c:	b2db      	uxtb	r3, r3
 801039e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80103a0:	693b      	ldr	r3, [r7, #16]
 80103a2:	f103 0208 	add.w	r2, r3, #8
 80103a6:	7dfb      	ldrb	r3, [r7, #23]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d001      	beq.n	80103b0 <etharp_input+0x98>
 80103ac:	2301      	movs	r3, #1
 80103ae:	e000      	b.n	80103b2 <etharp_input+0x9a>
 80103b0:	2302      	movs	r3, #2
 80103b2:	f107 010c 	add.w	r1, r7, #12
 80103b6:	6838      	ldr	r0, [r7, #0]
 80103b8:	f7ff fed8 	bl	801016c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80103bc:	693b      	ldr	r3, [r7, #16]
 80103be:	88db      	ldrh	r3, [r3, #6]
 80103c0:	b29b      	uxth	r3, r3
 80103c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80103c6:	d003      	beq.n	80103d0 <etharp_input+0xb8>
 80103c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80103cc:	d01e      	beq.n	801040c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80103ce:	e020      	b.n	8010412 <etharp_input+0xfa>
      if (for_us) {
 80103d0:	7dfb      	ldrb	r3, [r7, #23]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d01c      	beq.n	8010410 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80103e2:	683b      	ldr	r3, [r7, #0]
 80103e4:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80103ec:	693a      	ldr	r2, [r7, #16]
 80103ee:	3208      	adds	r2, #8
        etharp_raw(netif,
 80103f0:	2102      	movs	r1, #2
 80103f2:	9103      	str	r1, [sp, #12]
 80103f4:	f107 010c 	add.w	r1, r7, #12
 80103f8:	9102      	str	r1, [sp, #8]
 80103fa:	9201      	str	r2, [sp, #4]
 80103fc:	9300      	str	r3, [sp, #0]
 80103fe:	462b      	mov	r3, r5
 8010400:	4622      	mov	r2, r4
 8010402:	4601      	mov	r1, r0
 8010404:	6838      	ldr	r0, [r7, #0]
 8010406:	f000 faeb 	bl	80109e0 <etharp_raw>
      break;
 801040a:	e001      	b.n	8010410 <etharp_input+0xf8>
      break;
 801040c:	bf00      	nop
 801040e:	e000      	b.n	8010412 <etharp_input+0xfa>
      break;
 8010410:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f003 fac0 	bl	8013998 <pbuf_free>
}
 8010418:	3718      	adds	r7, #24
 801041a:	46bd      	mov	sp, r7
 801041c:	bdb0      	pop	{r4, r5, r7, pc}
 801041e:	bf00      	nop
 8010420:	080211a8 	.word	0x080211a8
 8010424:	08021324 	.word	0x08021324
 8010428:	0802124c 	.word	0x0802124c

0801042c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b086      	sub	sp, #24
 8010430:	af02      	add	r7, sp, #8
 8010432:	60f8      	str	r0, [r7, #12]
 8010434:	60b9      	str	r1, [r7, #8]
 8010436:	4613      	mov	r3, r2
 8010438:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801043a:	79fa      	ldrb	r2, [r7, #7]
 801043c:	4944      	ldr	r1, [pc, #272]	; (8010550 <etharp_output_to_arp_index+0x124>)
 801043e:	4613      	mov	r3, r2
 8010440:	005b      	lsls	r3, r3, #1
 8010442:	4413      	add	r3, r2
 8010444:	00db      	lsls	r3, r3, #3
 8010446:	440b      	add	r3, r1
 8010448:	3314      	adds	r3, #20
 801044a:	781b      	ldrb	r3, [r3, #0]
 801044c:	2b01      	cmp	r3, #1
 801044e:	d806      	bhi.n	801045e <etharp_output_to_arp_index+0x32>
 8010450:	4b40      	ldr	r3, [pc, #256]	; (8010554 <etharp_output_to_arp_index+0x128>)
 8010452:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010456:	4940      	ldr	r1, [pc, #256]	; (8010558 <etharp_output_to_arp_index+0x12c>)
 8010458:	4840      	ldr	r0, [pc, #256]	; (801055c <etharp_output_to_arp_index+0x130>)
 801045a:	f00c ffe7 	bl	801d42c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801045e:	79fa      	ldrb	r2, [r7, #7]
 8010460:	493b      	ldr	r1, [pc, #236]	; (8010550 <etharp_output_to_arp_index+0x124>)
 8010462:	4613      	mov	r3, r2
 8010464:	005b      	lsls	r3, r3, #1
 8010466:	4413      	add	r3, r2
 8010468:	00db      	lsls	r3, r3, #3
 801046a:	440b      	add	r3, r1
 801046c:	3314      	adds	r3, #20
 801046e:	781b      	ldrb	r3, [r3, #0]
 8010470:	2b02      	cmp	r3, #2
 8010472:	d153      	bne.n	801051c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010474:	79fa      	ldrb	r2, [r7, #7]
 8010476:	4936      	ldr	r1, [pc, #216]	; (8010550 <etharp_output_to_arp_index+0x124>)
 8010478:	4613      	mov	r3, r2
 801047a:	005b      	lsls	r3, r3, #1
 801047c:	4413      	add	r3, r2
 801047e:	00db      	lsls	r3, r3, #3
 8010480:	440b      	add	r3, r1
 8010482:	3312      	adds	r3, #18
 8010484:	881b      	ldrh	r3, [r3, #0]
 8010486:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801048a:	d919      	bls.n	80104c0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801048c:	79fa      	ldrb	r2, [r7, #7]
 801048e:	4613      	mov	r3, r2
 8010490:	005b      	lsls	r3, r3, #1
 8010492:	4413      	add	r3, r2
 8010494:	00db      	lsls	r3, r3, #3
 8010496:	4a2e      	ldr	r2, [pc, #184]	; (8010550 <etharp_output_to_arp_index+0x124>)
 8010498:	4413      	add	r3, r2
 801049a:	3304      	adds	r3, #4
 801049c:	4619      	mov	r1, r3
 801049e:	68f8      	ldr	r0, [r7, #12]
 80104a0:	f000 fb4c 	bl	8010b3c <etharp_request>
 80104a4:	4603      	mov	r3, r0
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d138      	bne.n	801051c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80104aa:	79fa      	ldrb	r2, [r7, #7]
 80104ac:	4928      	ldr	r1, [pc, #160]	; (8010550 <etharp_output_to_arp_index+0x124>)
 80104ae:	4613      	mov	r3, r2
 80104b0:	005b      	lsls	r3, r3, #1
 80104b2:	4413      	add	r3, r2
 80104b4:	00db      	lsls	r3, r3, #3
 80104b6:	440b      	add	r3, r1
 80104b8:	3314      	adds	r3, #20
 80104ba:	2203      	movs	r2, #3
 80104bc:	701a      	strb	r2, [r3, #0]
 80104be:	e02d      	b.n	801051c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80104c0:	79fa      	ldrb	r2, [r7, #7]
 80104c2:	4923      	ldr	r1, [pc, #140]	; (8010550 <etharp_output_to_arp_index+0x124>)
 80104c4:	4613      	mov	r3, r2
 80104c6:	005b      	lsls	r3, r3, #1
 80104c8:	4413      	add	r3, r2
 80104ca:	00db      	lsls	r3, r3, #3
 80104cc:	440b      	add	r3, r1
 80104ce:	3312      	adds	r3, #18
 80104d0:	881b      	ldrh	r3, [r3, #0]
 80104d2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80104d6:	d321      	bcc.n	801051c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80104d8:	79fa      	ldrb	r2, [r7, #7]
 80104da:	4613      	mov	r3, r2
 80104dc:	005b      	lsls	r3, r3, #1
 80104de:	4413      	add	r3, r2
 80104e0:	00db      	lsls	r3, r3, #3
 80104e2:	4a1b      	ldr	r2, [pc, #108]	; (8010550 <etharp_output_to_arp_index+0x124>)
 80104e4:	4413      	add	r3, r2
 80104e6:	1d19      	adds	r1, r3, #4
 80104e8:	79fa      	ldrb	r2, [r7, #7]
 80104ea:	4613      	mov	r3, r2
 80104ec:	005b      	lsls	r3, r3, #1
 80104ee:	4413      	add	r3, r2
 80104f0:	00db      	lsls	r3, r3, #3
 80104f2:	3308      	adds	r3, #8
 80104f4:	4a16      	ldr	r2, [pc, #88]	; (8010550 <etharp_output_to_arp_index+0x124>)
 80104f6:	4413      	add	r3, r2
 80104f8:	3304      	adds	r3, #4
 80104fa:	461a      	mov	r2, r3
 80104fc:	68f8      	ldr	r0, [r7, #12]
 80104fe:	f000 fafb 	bl	8010af8 <etharp_request_dst>
 8010502:	4603      	mov	r3, r0
 8010504:	2b00      	cmp	r3, #0
 8010506:	d109      	bne.n	801051c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010508:	79fa      	ldrb	r2, [r7, #7]
 801050a:	4911      	ldr	r1, [pc, #68]	; (8010550 <etharp_output_to_arp_index+0x124>)
 801050c:	4613      	mov	r3, r2
 801050e:	005b      	lsls	r3, r3, #1
 8010510:	4413      	add	r3, r2
 8010512:	00db      	lsls	r3, r3, #3
 8010514:	440b      	add	r3, r1
 8010516:	3314      	adds	r3, #20
 8010518:	2203      	movs	r2, #3
 801051a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8010522:	79fa      	ldrb	r2, [r7, #7]
 8010524:	4613      	mov	r3, r2
 8010526:	005b      	lsls	r3, r3, #1
 8010528:	4413      	add	r3, r2
 801052a:	00db      	lsls	r3, r3, #3
 801052c:	3308      	adds	r3, #8
 801052e:	4a08      	ldr	r2, [pc, #32]	; (8010550 <etharp_output_to_arp_index+0x124>)
 8010530:	4413      	add	r3, r2
 8010532:	3304      	adds	r3, #4
 8010534:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010538:	9200      	str	r2, [sp, #0]
 801053a:	460a      	mov	r2, r1
 801053c:	68b9      	ldr	r1, [r7, #8]
 801053e:	68f8      	ldr	r0, [r7, #12]
 8010540:	f000 fb9c 	bl	8010c7c <ethernet_output>
 8010544:	4603      	mov	r3, r0
}
 8010546:	4618      	mov	r0, r3
 8010548:	3710      	adds	r7, #16
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}
 801054e:	bf00      	nop
 8010550:	24003a44 	.word	0x24003a44
 8010554:	080211a8 	.word	0x080211a8
 8010558:	08021344 	.word	0x08021344
 801055c:	0802124c 	.word	0x0802124c

08010560 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b08a      	sub	sp, #40	; 0x28
 8010564:	af02      	add	r7, sp, #8
 8010566:	60f8      	str	r0, [r7, #12]
 8010568:	60b9      	str	r1, [r7, #8]
 801056a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d106      	bne.n	8010584 <etharp_output+0x24>
 8010576:	4b73      	ldr	r3, [pc, #460]	; (8010744 <etharp_output+0x1e4>)
 8010578:	f240 321e 	movw	r2, #798	; 0x31e
 801057c:	4972      	ldr	r1, [pc, #456]	; (8010748 <etharp_output+0x1e8>)
 801057e:	4873      	ldr	r0, [pc, #460]	; (801074c <etharp_output+0x1ec>)
 8010580:	f00c ff54 	bl	801d42c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d106      	bne.n	8010598 <etharp_output+0x38>
 801058a:	4b6e      	ldr	r3, [pc, #440]	; (8010744 <etharp_output+0x1e4>)
 801058c:	f240 321f 	movw	r2, #799	; 0x31f
 8010590:	496f      	ldr	r1, [pc, #444]	; (8010750 <etharp_output+0x1f0>)
 8010592:	486e      	ldr	r0, [pc, #440]	; (801074c <etharp_output+0x1ec>)
 8010594:	f00c ff4a 	bl	801d42c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d106      	bne.n	80105ac <etharp_output+0x4c>
 801059e:	4b69      	ldr	r3, [pc, #420]	; (8010744 <etharp_output+0x1e4>)
 80105a0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80105a4:	496b      	ldr	r1, [pc, #428]	; (8010754 <etharp_output+0x1f4>)
 80105a6:	4869      	ldr	r0, [pc, #420]	; (801074c <etharp_output+0x1ec>)
 80105a8:	f00c ff40 	bl	801d42c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	68f9      	ldr	r1, [r7, #12]
 80105b2:	4618      	mov	r0, r3
 80105b4:	f001 f8c6 	bl	8011744 <ip4_addr_isbroadcast_u32>
 80105b8:	4603      	mov	r3, r0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d002      	beq.n	80105c4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80105be:	4b66      	ldr	r3, [pc, #408]	; (8010758 <etharp_output+0x1f8>)
 80105c0:	61fb      	str	r3, [r7, #28]
 80105c2:	e0af      	b.n	8010724 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80105cc:	2be0      	cmp	r3, #224	; 0xe0
 80105ce:	d118      	bne.n	8010602 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80105d0:	2301      	movs	r3, #1
 80105d2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80105d4:	2300      	movs	r3, #0
 80105d6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80105d8:	235e      	movs	r3, #94	; 0x5e
 80105da:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	3301      	adds	r3, #1
 80105e0:	781b      	ldrb	r3, [r3, #0]
 80105e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80105e6:	b2db      	uxtb	r3, r3
 80105e8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	3302      	adds	r3, #2
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	3303      	adds	r3, #3
 80105f6:	781b      	ldrb	r3, [r3, #0]
 80105f8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80105fa:	f107 0310 	add.w	r3, r7, #16
 80105fe:	61fb      	str	r3, [r7, #28]
 8010600:	e090      	b.n	8010724 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	681a      	ldr	r2, [r3, #0]
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	3304      	adds	r3, #4
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	405a      	eors	r2, r3
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	3308      	adds	r3, #8
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	4013      	ands	r3, r2
 8010616:	2b00      	cmp	r3, #0
 8010618:	d012      	beq.n	8010640 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010620:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8010624:	4293      	cmp	r3, r2
 8010626:	d00b      	beq.n	8010640 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	330c      	adds	r3, #12
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d003      	beq.n	801063a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	330c      	adds	r3, #12
 8010636:	61bb      	str	r3, [r7, #24]
 8010638:	e002      	b.n	8010640 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801063a:	f06f 0303 	mvn.w	r3, #3
 801063e:	e07d      	b.n	801073c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010640:	4b46      	ldr	r3, [pc, #280]	; (801075c <etharp_output+0x1fc>)
 8010642:	781b      	ldrb	r3, [r3, #0]
 8010644:	4619      	mov	r1, r3
 8010646:	4a46      	ldr	r2, [pc, #280]	; (8010760 <etharp_output+0x200>)
 8010648:	460b      	mov	r3, r1
 801064a:	005b      	lsls	r3, r3, #1
 801064c:	440b      	add	r3, r1
 801064e:	00db      	lsls	r3, r3, #3
 8010650:	4413      	add	r3, r2
 8010652:	3314      	adds	r3, #20
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	2b01      	cmp	r3, #1
 8010658:	d925      	bls.n	80106a6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801065a:	4b40      	ldr	r3, [pc, #256]	; (801075c <etharp_output+0x1fc>)
 801065c:	781b      	ldrb	r3, [r3, #0]
 801065e:	4619      	mov	r1, r3
 8010660:	4a3f      	ldr	r2, [pc, #252]	; (8010760 <etharp_output+0x200>)
 8010662:	460b      	mov	r3, r1
 8010664:	005b      	lsls	r3, r3, #1
 8010666:	440b      	add	r3, r1
 8010668:	00db      	lsls	r3, r3, #3
 801066a:	4413      	add	r3, r2
 801066c:	3308      	adds	r3, #8
 801066e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010670:	68fa      	ldr	r2, [r7, #12]
 8010672:	429a      	cmp	r2, r3
 8010674:	d117      	bne.n	80106a6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8010676:	69bb      	ldr	r3, [r7, #24]
 8010678:	681a      	ldr	r2, [r3, #0]
 801067a:	4b38      	ldr	r3, [pc, #224]	; (801075c <etharp_output+0x1fc>)
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	4618      	mov	r0, r3
 8010680:	4937      	ldr	r1, [pc, #220]	; (8010760 <etharp_output+0x200>)
 8010682:	4603      	mov	r3, r0
 8010684:	005b      	lsls	r3, r3, #1
 8010686:	4403      	add	r3, r0
 8010688:	00db      	lsls	r3, r3, #3
 801068a:	440b      	add	r3, r1
 801068c:	3304      	adds	r3, #4
 801068e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010690:	429a      	cmp	r2, r3
 8010692:	d108      	bne.n	80106a6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8010694:	4b31      	ldr	r3, [pc, #196]	; (801075c <etharp_output+0x1fc>)
 8010696:	781b      	ldrb	r3, [r3, #0]
 8010698:	461a      	mov	r2, r3
 801069a:	68b9      	ldr	r1, [r7, #8]
 801069c:	68f8      	ldr	r0, [r7, #12]
 801069e:	f7ff fec5 	bl	801042c <etharp_output_to_arp_index>
 80106a2:	4603      	mov	r3, r0
 80106a4:	e04a      	b.n	801073c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80106a6:	2300      	movs	r3, #0
 80106a8:	75fb      	strb	r3, [r7, #23]
 80106aa:	e031      	b.n	8010710 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80106ac:	7dfa      	ldrb	r2, [r7, #23]
 80106ae:	492c      	ldr	r1, [pc, #176]	; (8010760 <etharp_output+0x200>)
 80106b0:	4613      	mov	r3, r2
 80106b2:	005b      	lsls	r3, r3, #1
 80106b4:	4413      	add	r3, r2
 80106b6:	00db      	lsls	r3, r3, #3
 80106b8:	440b      	add	r3, r1
 80106ba:	3314      	adds	r3, #20
 80106bc:	781b      	ldrb	r3, [r3, #0]
 80106be:	2b01      	cmp	r3, #1
 80106c0:	d923      	bls.n	801070a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80106c2:	7dfa      	ldrb	r2, [r7, #23]
 80106c4:	4926      	ldr	r1, [pc, #152]	; (8010760 <etharp_output+0x200>)
 80106c6:	4613      	mov	r3, r2
 80106c8:	005b      	lsls	r3, r3, #1
 80106ca:	4413      	add	r3, r2
 80106cc:	00db      	lsls	r3, r3, #3
 80106ce:	440b      	add	r3, r1
 80106d0:	3308      	adds	r3, #8
 80106d2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80106d4:	68fa      	ldr	r2, [r7, #12]
 80106d6:	429a      	cmp	r2, r3
 80106d8:	d117      	bne.n	801070a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80106da:	69bb      	ldr	r3, [r7, #24]
 80106dc:	6819      	ldr	r1, [r3, #0]
 80106de:	7dfa      	ldrb	r2, [r7, #23]
 80106e0:	481f      	ldr	r0, [pc, #124]	; (8010760 <etharp_output+0x200>)
 80106e2:	4613      	mov	r3, r2
 80106e4:	005b      	lsls	r3, r3, #1
 80106e6:	4413      	add	r3, r2
 80106e8:	00db      	lsls	r3, r3, #3
 80106ea:	4403      	add	r3, r0
 80106ec:	3304      	adds	r3, #4
 80106ee:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80106f0:	4299      	cmp	r1, r3
 80106f2:	d10a      	bne.n	801070a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80106f4:	4a19      	ldr	r2, [pc, #100]	; (801075c <etharp_output+0x1fc>)
 80106f6:	7dfb      	ldrb	r3, [r7, #23]
 80106f8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80106fa:	7dfb      	ldrb	r3, [r7, #23]
 80106fc:	461a      	mov	r2, r3
 80106fe:	68b9      	ldr	r1, [r7, #8]
 8010700:	68f8      	ldr	r0, [r7, #12]
 8010702:	f7ff fe93 	bl	801042c <etharp_output_to_arp_index>
 8010706:	4603      	mov	r3, r0
 8010708:	e018      	b.n	801073c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801070a:	7dfb      	ldrb	r3, [r7, #23]
 801070c:	3301      	adds	r3, #1
 801070e:	75fb      	strb	r3, [r7, #23]
 8010710:	7dfb      	ldrb	r3, [r7, #23]
 8010712:	2b09      	cmp	r3, #9
 8010714:	d9ca      	bls.n	80106ac <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8010716:	68ba      	ldr	r2, [r7, #8]
 8010718:	69b9      	ldr	r1, [r7, #24]
 801071a:	68f8      	ldr	r0, [r7, #12]
 801071c:	f000 f822 	bl	8010764 <etharp_query>
 8010720:	4603      	mov	r3, r0
 8010722:	e00b      	b.n	801073c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801072a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801072e:	9300      	str	r3, [sp, #0]
 8010730:	69fb      	ldr	r3, [r7, #28]
 8010732:	68b9      	ldr	r1, [r7, #8]
 8010734:	68f8      	ldr	r0, [r7, #12]
 8010736:	f000 faa1 	bl	8010c7c <ethernet_output>
 801073a:	4603      	mov	r3, r0
}
 801073c:	4618      	mov	r0, r3
 801073e:	3720      	adds	r7, #32
 8010740:	46bd      	mov	sp, r7
 8010742:	bd80      	pop	{r7, pc}
 8010744:	080211a8 	.word	0x080211a8
 8010748:	08021324 	.word	0x08021324
 801074c:	0802124c 	.word	0x0802124c
 8010750:	08021374 	.word	0x08021374
 8010754:	08021314 	.word	0x08021314
 8010758:	08023e10 	.word	0x08023e10
 801075c:	24003b34 	.word	0x24003b34
 8010760:	24003a44 	.word	0x24003a44

08010764 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8010764:	b580      	push	{r7, lr}
 8010766:	b08c      	sub	sp, #48	; 0x30
 8010768:	af02      	add	r7, sp, #8
 801076a:	60f8      	str	r0, [r7, #12]
 801076c:	60b9      	str	r1, [r7, #8]
 801076e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	3326      	adds	r3, #38	; 0x26
 8010774:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8010776:	23ff      	movs	r3, #255	; 0xff
 8010778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801077c:	2300      	movs	r3, #0
 801077e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	68f9      	ldr	r1, [r7, #12]
 8010786:	4618      	mov	r0, r3
 8010788:	f000 ffdc 	bl	8011744 <ip4_addr_isbroadcast_u32>
 801078c:	4603      	mov	r3, r0
 801078e:	2b00      	cmp	r3, #0
 8010790:	d10c      	bne.n	80107ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010792:	68bb      	ldr	r3, [r7, #8]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801079a:	2be0      	cmp	r3, #224	; 0xe0
 801079c:	d006      	beq.n	80107ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d003      	beq.n	80107ac <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80107a4:	68bb      	ldr	r3, [r7, #8]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d102      	bne.n	80107b2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80107ac:	f06f 030f 	mvn.w	r3, #15
 80107b0:	e101      	b.n	80109b6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80107b2:	68fa      	ldr	r2, [r7, #12]
 80107b4:	2101      	movs	r1, #1
 80107b6:	68b8      	ldr	r0, [r7, #8]
 80107b8:	f7ff fb60 	bl	800fe7c <etharp_find_entry>
 80107bc:	4603      	mov	r3, r0
 80107be:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80107c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	da02      	bge.n	80107ce <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80107c8:	8a7b      	ldrh	r3, [r7, #18]
 80107ca:	b25b      	sxtb	r3, r3
 80107cc:	e0f3      	b.n	80109b6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80107ce:	8a7b      	ldrh	r3, [r7, #18]
 80107d0:	2b7e      	cmp	r3, #126	; 0x7e
 80107d2:	d906      	bls.n	80107e2 <etharp_query+0x7e>
 80107d4:	4b7a      	ldr	r3, [pc, #488]	; (80109c0 <etharp_query+0x25c>)
 80107d6:	f240 32c1 	movw	r2, #961	; 0x3c1
 80107da:	497a      	ldr	r1, [pc, #488]	; (80109c4 <etharp_query+0x260>)
 80107dc:	487a      	ldr	r0, [pc, #488]	; (80109c8 <etharp_query+0x264>)
 80107de:	f00c fe25 	bl	801d42c <iprintf>
  i = (netif_addr_idx_t)i_err;
 80107e2:	8a7b      	ldrh	r3, [r7, #18]
 80107e4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80107e6:	7c7a      	ldrb	r2, [r7, #17]
 80107e8:	4978      	ldr	r1, [pc, #480]	; (80109cc <etharp_query+0x268>)
 80107ea:	4613      	mov	r3, r2
 80107ec:	005b      	lsls	r3, r3, #1
 80107ee:	4413      	add	r3, r2
 80107f0:	00db      	lsls	r3, r3, #3
 80107f2:	440b      	add	r3, r1
 80107f4:	3314      	adds	r3, #20
 80107f6:	781b      	ldrb	r3, [r3, #0]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d115      	bne.n	8010828 <etharp_query+0xc4>
    is_new_entry = 1;
 80107fc:	2301      	movs	r3, #1
 80107fe:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010800:	7c7a      	ldrb	r2, [r7, #17]
 8010802:	4972      	ldr	r1, [pc, #456]	; (80109cc <etharp_query+0x268>)
 8010804:	4613      	mov	r3, r2
 8010806:	005b      	lsls	r3, r3, #1
 8010808:	4413      	add	r3, r2
 801080a:	00db      	lsls	r3, r3, #3
 801080c:	440b      	add	r3, r1
 801080e:	3314      	adds	r3, #20
 8010810:	2201      	movs	r2, #1
 8010812:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8010814:	7c7a      	ldrb	r2, [r7, #17]
 8010816:	496d      	ldr	r1, [pc, #436]	; (80109cc <etharp_query+0x268>)
 8010818:	4613      	mov	r3, r2
 801081a:	005b      	lsls	r3, r3, #1
 801081c:	4413      	add	r3, r2
 801081e:	00db      	lsls	r3, r3, #3
 8010820:	440b      	add	r3, r1
 8010822:	3308      	adds	r3, #8
 8010824:	68fa      	ldr	r2, [r7, #12]
 8010826:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8010828:	7c7a      	ldrb	r2, [r7, #17]
 801082a:	4968      	ldr	r1, [pc, #416]	; (80109cc <etharp_query+0x268>)
 801082c:	4613      	mov	r3, r2
 801082e:	005b      	lsls	r3, r3, #1
 8010830:	4413      	add	r3, r2
 8010832:	00db      	lsls	r3, r3, #3
 8010834:	440b      	add	r3, r1
 8010836:	3314      	adds	r3, #20
 8010838:	781b      	ldrb	r3, [r3, #0]
 801083a:	2b01      	cmp	r3, #1
 801083c:	d011      	beq.n	8010862 <etharp_query+0xfe>
 801083e:	7c7a      	ldrb	r2, [r7, #17]
 8010840:	4962      	ldr	r1, [pc, #392]	; (80109cc <etharp_query+0x268>)
 8010842:	4613      	mov	r3, r2
 8010844:	005b      	lsls	r3, r3, #1
 8010846:	4413      	add	r3, r2
 8010848:	00db      	lsls	r3, r3, #3
 801084a:	440b      	add	r3, r1
 801084c:	3314      	adds	r3, #20
 801084e:	781b      	ldrb	r3, [r3, #0]
 8010850:	2b01      	cmp	r3, #1
 8010852:	d806      	bhi.n	8010862 <etharp_query+0xfe>
 8010854:	4b5a      	ldr	r3, [pc, #360]	; (80109c0 <etharp_query+0x25c>)
 8010856:	f240 32cd 	movw	r2, #973	; 0x3cd
 801085a:	495d      	ldr	r1, [pc, #372]	; (80109d0 <etharp_query+0x26c>)
 801085c:	485a      	ldr	r0, [pc, #360]	; (80109c8 <etharp_query+0x264>)
 801085e:	f00c fde5 	bl	801d42c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8010862:	6a3b      	ldr	r3, [r7, #32]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d102      	bne.n	801086e <etharp_query+0x10a>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d10c      	bne.n	8010888 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801086e:	68b9      	ldr	r1, [r7, #8]
 8010870:	68f8      	ldr	r0, [r7, #12]
 8010872:	f000 f963 	bl	8010b3c <etharp_request>
 8010876:	4603      	mov	r3, r0
 8010878:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d102      	bne.n	8010888 <etharp_query+0x124>
      return result;
 8010882:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010886:	e096      	b.n	80109b6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d106      	bne.n	801089c <etharp_query+0x138>
 801088e:	4b4c      	ldr	r3, [pc, #304]	; (80109c0 <etharp_query+0x25c>)
 8010890:	f240 32e1 	movw	r2, #993	; 0x3e1
 8010894:	494f      	ldr	r1, [pc, #316]	; (80109d4 <etharp_query+0x270>)
 8010896:	484c      	ldr	r0, [pc, #304]	; (80109c8 <etharp_query+0x264>)
 8010898:	f00c fdc8 	bl	801d42c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801089c:	7c7a      	ldrb	r2, [r7, #17]
 801089e:	494b      	ldr	r1, [pc, #300]	; (80109cc <etharp_query+0x268>)
 80108a0:	4613      	mov	r3, r2
 80108a2:	005b      	lsls	r3, r3, #1
 80108a4:	4413      	add	r3, r2
 80108a6:	00db      	lsls	r3, r3, #3
 80108a8:	440b      	add	r3, r1
 80108aa:	3314      	adds	r3, #20
 80108ac:	781b      	ldrb	r3, [r3, #0]
 80108ae:	2b01      	cmp	r3, #1
 80108b0:	d917      	bls.n	80108e2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80108b2:	4a49      	ldr	r2, [pc, #292]	; (80109d8 <etharp_query+0x274>)
 80108b4:	7c7b      	ldrb	r3, [r7, #17]
 80108b6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80108b8:	7c7a      	ldrb	r2, [r7, #17]
 80108ba:	4613      	mov	r3, r2
 80108bc:	005b      	lsls	r3, r3, #1
 80108be:	4413      	add	r3, r2
 80108c0:	00db      	lsls	r3, r3, #3
 80108c2:	3308      	adds	r3, #8
 80108c4:	4a41      	ldr	r2, [pc, #260]	; (80109cc <etharp_query+0x268>)
 80108c6:	4413      	add	r3, r2
 80108c8:	3304      	adds	r3, #4
 80108ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80108ce:	9200      	str	r2, [sp, #0]
 80108d0:	697a      	ldr	r2, [r7, #20]
 80108d2:	6879      	ldr	r1, [r7, #4]
 80108d4:	68f8      	ldr	r0, [r7, #12]
 80108d6:	f000 f9d1 	bl	8010c7c <ethernet_output>
 80108da:	4603      	mov	r3, r0
 80108dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80108e0:	e067      	b.n	80109b2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80108e2:	7c7a      	ldrb	r2, [r7, #17]
 80108e4:	4939      	ldr	r1, [pc, #228]	; (80109cc <etharp_query+0x268>)
 80108e6:	4613      	mov	r3, r2
 80108e8:	005b      	lsls	r3, r3, #1
 80108ea:	4413      	add	r3, r2
 80108ec:	00db      	lsls	r3, r3, #3
 80108ee:	440b      	add	r3, r1
 80108f0:	3314      	adds	r3, #20
 80108f2:	781b      	ldrb	r3, [r3, #0]
 80108f4:	2b01      	cmp	r3, #1
 80108f6:	d15c      	bne.n	80109b2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80108f8:	2300      	movs	r3, #0
 80108fa:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010900:	e01c      	b.n	801093c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010902:	69fb      	ldr	r3, [r7, #28]
 8010904:	895a      	ldrh	r2, [r3, #10]
 8010906:	69fb      	ldr	r3, [r7, #28]
 8010908:	891b      	ldrh	r3, [r3, #8]
 801090a:	429a      	cmp	r2, r3
 801090c:	d10a      	bne.n	8010924 <etharp_query+0x1c0>
 801090e:	69fb      	ldr	r3, [r7, #28]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d006      	beq.n	8010924 <etharp_query+0x1c0>
 8010916:	4b2a      	ldr	r3, [pc, #168]	; (80109c0 <etharp_query+0x25c>)
 8010918:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801091c:	492f      	ldr	r1, [pc, #188]	; (80109dc <etharp_query+0x278>)
 801091e:	482a      	ldr	r0, [pc, #168]	; (80109c8 <etharp_query+0x264>)
 8010920:	f00c fd84 	bl	801d42c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8010924:	69fb      	ldr	r3, [r7, #28]
 8010926:	7b1b      	ldrb	r3, [r3, #12]
 8010928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801092c:	2b00      	cmp	r3, #0
 801092e:	d002      	beq.n	8010936 <etharp_query+0x1d2>
        copy_needed = 1;
 8010930:	2301      	movs	r3, #1
 8010932:	61bb      	str	r3, [r7, #24]
        break;
 8010934:	e005      	b.n	8010942 <etharp_query+0x1de>
      }
      p = p->next;
 8010936:	69fb      	ldr	r3, [r7, #28]
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801093c:	69fb      	ldr	r3, [r7, #28]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d1df      	bne.n	8010902 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8010942:	69bb      	ldr	r3, [r7, #24]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d007      	beq.n	8010958 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8010948:	687a      	ldr	r2, [r7, #4]
 801094a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801094e:	200e      	movs	r0, #14
 8010950:	f003 fa7e 	bl	8013e50 <pbuf_clone>
 8010954:	61f8      	str	r0, [r7, #28]
 8010956:	e004      	b.n	8010962 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801095c:	69f8      	ldr	r0, [r7, #28]
 801095e:	f003 f8bb 	bl	8013ad8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8010962:	69fb      	ldr	r3, [r7, #28]
 8010964:	2b00      	cmp	r3, #0
 8010966:	d021      	beq.n	80109ac <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8010968:	7c7a      	ldrb	r2, [r7, #17]
 801096a:	4918      	ldr	r1, [pc, #96]	; (80109cc <etharp_query+0x268>)
 801096c:	4613      	mov	r3, r2
 801096e:	005b      	lsls	r3, r3, #1
 8010970:	4413      	add	r3, r2
 8010972:	00db      	lsls	r3, r3, #3
 8010974:	440b      	add	r3, r1
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d00a      	beq.n	8010992 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801097c:	7c7a      	ldrb	r2, [r7, #17]
 801097e:	4913      	ldr	r1, [pc, #76]	; (80109cc <etharp_query+0x268>)
 8010980:	4613      	mov	r3, r2
 8010982:	005b      	lsls	r3, r3, #1
 8010984:	4413      	add	r3, r2
 8010986:	00db      	lsls	r3, r3, #3
 8010988:	440b      	add	r3, r1
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	4618      	mov	r0, r3
 801098e:	f003 f803 	bl	8013998 <pbuf_free>
      }
      arp_table[i].q = p;
 8010992:	7c7a      	ldrb	r2, [r7, #17]
 8010994:	490d      	ldr	r1, [pc, #52]	; (80109cc <etharp_query+0x268>)
 8010996:	4613      	mov	r3, r2
 8010998:	005b      	lsls	r3, r3, #1
 801099a:	4413      	add	r3, r2
 801099c:	00db      	lsls	r3, r3, #3
 801099e:	440b      	add	r3, r1
 80109a0:	69fa      	ldr	r2, [r7, #28]
 80109a2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80109a4:	2300      	movs	r3, #0
 80109a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80109aa:	e002      	b.n	80109b2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80109ac:	23ff      	movs	r3, #255	; 0xff
 80109ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80109b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80109b6:	4618      	mov	r0, r3
 80109b8:	3728      	adds	r7, #40	; 0x28
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bd80      	pop	{r7, pc}
 80109be:	bf00      	nop
 80109c0:	080211a8 	.word	0x080211a8
 80109c4:	08021380 	.word	0x08021380
 80109c8:	0802124c 	.word	0x0802124c
 80109cc:	24003a44 	.word	0x24003a44
 80109d0:	08021390 	.word	0x08021390
 80109d4:	08021374 	.word	0x08021374
 80109d8:	24003b34 	.word	0x24003b34
 80109dc:	080213b8 	.word	0x080213b8

080109e0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b08a      	sub	sp, #40	; 0x28
 80109e4:	af02      	add	r7, sp, #8
 80109e6:	60f8      	str	r0, [r7, #12]
 80109e8:	60b9      	str	r1, [r7, #8]
 80109ea:	607a      	str	r2, [r7, #4]
 80109ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80109ee:	2300      	movs	r3, #0
 80109f0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d106      	bne.n	8010a06 <etharp_raw+0x26>
 80109f8:	4b3a      	ldr	r3, [pc, #232]	; (8010ae4 <etharp_raw+0x104>)
 80109fa:	f240 4257 	movw	r2, #1111	; 0x457
 80109fe:	493a      	ldr	r1, [pc, #232]	; (8010ae8 <etharp_raw+0x108>)
 8010a00:	483a      	ldr	r0, [pc, #232]	; (8010aec <etharp_raw+0x10c>)
 8010a02:	f00c fd13 	bl	801d42c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010a06:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010a0a:	211c      	movs	r1, #28
 8010a0c:	200e      	movs	r0, #14
 8010a0e:	f002 fcdf 	bl	80133d0 <pbuf_alloc>
 8010a12:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010a14:	69bb      	ldr	r3, [r7, #24]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d102      	bne.n	8010a20 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8010a1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010a1e:	e05d      	b.n	8010adc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010a20:	69bb      	ldr	r3, [r7, #24]
 8010a22:	895b      	ldrh	r3, [r3, #10]
 8010a24:	2b1b      	cmp	r3, #27
 8010a26:	d806      	bhi.n	8010a36 <etharp_raw+0x56>
 8010a28:	4b2e      	ldr	r3, [pc, #184]	; (8010ae4 <etharp_raw+0x104>)
 8010a2a:	f240 4262 	movw	r2, #1122	; 0x462
 8010a2e:	4930      	ldr	r1, [pc, #192]	; (8010af0 <etharp_raw+0x110>)
 8010a30:	482e      	ldr	r0, [pc, #184]	; (8010aec <etharp_raw+0x10c>)
 8010a32:	f00c fcfb 	bl	801d42c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010a36:	69bb      	ldr	r3, [r7, #24]
 8010a38:	685b      	ldr	r3, [r3, #4]
 8010a3a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010a3c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010a3e:	4618      	mov	r0, r3
 8010a40:	f7ff f914 	bl	800fc6c <lwip_htons>
 8010a44:	4603      	mov	r3, r0
 8010a46:	461a      	mov	r2, r3
 8010a48:	697b      	ldr	r3, [r7, #20]
 8010a4a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010a52:	2b06      	cmp	r3, #6
 8010a54:	d006      	beq.n	8010a64 <etharp_raw+0x84>
 8010a56:	4b23      	ldr	r3, [pc, #140]	; (8010ae4 <etharp_raw+0x104>)
 8010a58:	f240 4269 	movw	r2, #1129	; 0x469
 8010a5c:	4925      	ldr	r1, [pc, #148]	; (8010af4 <etharp_raw+0x114>)
 8010a5e:	4823      	ldr	r0, [pc, #140]	; (8010aec <etharp_raw+0x10c>)
 8010a60:	f00c fce4 	bl	801d42c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8010a64:	697b      	ldr	r3, [r7, #20]
 8010a66:	3308      	adds	r3, #8
 8010a68:	2206      	movs	r2, #6
 8010a6a:	6839      	ldr	r1, [r7, #0]
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f00b fdbb 	bl	801c5e8 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	3312      	adds	r3, #18
 8010a76:	2206      	movs	r2, #6
 8010a78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f00b fdb4 	bl	801c5e8 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	330e      	adds	r3, #14
 8010a84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010a86:	6812      	ldr	r2, [r2, #0]
 8010a88:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010a8a:	697b      	ldr	r3, [r7, #20]
 8010a8c:	3318      	adds	r3, #24
 8010a8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a90:	6812      	ldr	r2, [r2, #0]
 8010a92:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8010a94:	697b      	ldr	r3, [r7, #20]
 8010a96:	2200      	movs	r2, #0
 8010a98:	701a      	strb	r2, [r3, #0]
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	f042 0201 	orr.w	r2, r2, #1
 8010aa0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8010aa2:	697b      	ldr	r3, [r7, #20]
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	f042 0208 	orr.w	r2, r2, #8
 8010aaa:	709a      	strb	r2, [r3, #2]
 8010aac:	2200      	movs	r2, #0
 8010aae:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8010ab0:	697b      	ldr	r3, [r7, #20]
 8010ab2:	2206      	movs	r2, #6
 8010ab4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8010ab6:	697b      	ldr	r3, [r7, #20]
 8010ab8:	2204      	movs	r2, #4
 8010aba:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8010abc:	f640 0306 	movw	r3, #2054	; 0x806
 8010ac0:	9300      	str	r3, [sp, #0]
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	68ba      	ldr	r2, [r7, #8]
 8010ac6:	69b9      	ldr	r1, [r7, #24]
 8010ac8:	68f8      	ldr	r0, [r7, #12]
 8010aca:	f000 f8d7 	bl	8010c7c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8010ace:	69b8      	ldr	r0, [r7, #24]
 8010ad0:	f002 ff62 	bl	8013998 <pbuf_free>
  p = NULL;
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8010ad8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010adc:	4618      	mov	r0, r3
 8010ade:	3720      	adds	r7, #32
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}
 8010ae4:	080211a8 	.word	0x080211a8
 8010ae8:	08021324 	.word	0x08021324
 8010aec:	0802124c 	.word	0x0802124c
 8010af0:	080213d4 	.word	0x080213d4
 8010af4:	08021408 	.word	0x08021408

08010af8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b088      	sub	sp, #32
 8010afc:	af04      	add	r7, sp, #16
 8010afe:	60f8      	str	r0, [r7, #12]
 8010b00:	60b9      	str	r1, [r7, #8]
 8010b02:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010b14:	2201      	movs	r2, #1
 8010b16:	9203      	str	r2, [sp, #12]
 8010b18:	68ba      	ldr	r2, [r7, #8]
 8010b1a:	9202      	str	r2, [sp, #8]
 8010b1c:	4a06      	ldr	r2, [pc, #24]	; (8010b38 <etharp_request_dst+0x40>)
 8010b1e:	9201      	str	r2, [sp, #4]
 8010b20:	9300      	str	r3, [sp, #0]
 8010b22:	4603      	mov	r3, r0
 8010b24:	687a      	ldr	r2, [r7, #4]
 8010b26:	68f8      	ldr	r0, [r7, #12]
 8010b28:	f7ff ff5a 	bl	80109e0 <etharp_raw>
 8010b2c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8010b2e:	4618      	mov	r0, r3
 8010b30:	3710      	adds	r7, #16
 8010b32:	46bd      	mov	sp, r7
 8010b34:	bd80      	pop	{r7, pc}
 8010b36:	bf00      	nop
 8010b38:	08023e18 	.word	0x08023e18

08010b3c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b082      	sub	sp, #8
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	6078      	str	r0, [r7, #4]
 8010b44:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8010b46:	4a05      	ldr	r2, [pc, #20]	; (8010b5c <etharp_request+0x20>)
 8010b48:	6839      	ldr	r1, [r7, #0]
 8010b4a:	6878      	ldr	r0, [r7, #4]
 8010b4c:	f7ff ffd4 	bl	8010af8 <etharp_request_dst>
 8010b50:	4603      	mov	r3, r0
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3708      	adds	r7, #8
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}
 8010b5a:	bf00      	nop
 8010b5c:	08023e10 	.word	0x08023e10

08010b60 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b086      	sub	sp, #24
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8010b6a:	230e      	movs	r3, #14
 8010b6c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	895b      	ldrh	r3, [r3, #10]
 8010b72:	2b0e      	cmp	r3, #14
 8010b74:	d96e      	bls.n	8010c54 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	7bdb      	ldrb	r3, [r3, #15]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d106      	bne.n	8010b8c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010b84:	3301      	adds	r3, #1
 8010b86:	b2da      	uxtb	r2, r3
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	685b      	ldr	r3, [r3, #4]
 8010b90:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	7b1a      	ldrb	r2, [r3, #12]
 8010b96:	7b5b      	ldrb	r3, [r3, #13]
 8010b98:	021b      	lsls	r3, r3, #8
 8010b9a:	4313      	orrs	r3, r2
 8010b9c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	781b      	ldrb	r3, [r3, #0]
 8010ba2:	f003 0301 	and.w	r3, r3, #1
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d023      	beq.n	8010bf2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8010baa:	693b      	ldr	r3, [r7, #16]
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	2b01      	cmp	r3, #1
 8010bb0:	d10f      	bne.n	8010bd2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	785b      	ldrb	r3, [r3, #1]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d11b      	bne.n	8010bf2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8010bba:	693b      	ldr	r3, [r7, #16]
 8010bbc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010bbe:	2b5e      	cmp	r3, #94	; 0x5e
 8010bc0:	d117      	bne.n	8010bf2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	7b5b      	ldrb	r3, [r3, #13]
 8010bc6:	f043 0310 	orr.w	r3, r3, #16
 8010bca:	b2da      	uxtb	r2, r3
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	735a      	strb	r2, [r3, #13]
 8010bd0:	e00f      	b.n	8010bf2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8010bd2:	693b      	ldr	r3, [r7, #16]
 8010bd4:	2206      	movs	r2, #6
 8010bd6:	4928      	ldr	r1, [pc, #160]	; (8010c78 <ethernet_input+0x118>)
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f00b fcf7 	bl	801c5cc <memcmp>
 8010bde:	4603      	mov	r3, r0
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d106      	bne.n	8010bf2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	7b5b      	ldrb	r3, [r3, #13]
 8010be8:	f043 0308 	orr.w	r3, r3, #8
 8010bec:	b2da      	uxtb	r2, r3
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8010bf2:	89fb      	ldrh	r3, [r7, #14]
 8010bf4:	2b08      	cmp	r3, #8
 8010bf6:	d003      	beq.n	8010c00 <ethernet_input+0xa0>
 8010bf8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8010bfc:	d014      	beq.n	8010c28 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8010bfe:	e032      	b.n	8010c66 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c06:	f003 0308 	and.w	r3, r3, #8
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d024      	beq.n	8010c58 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010c0e:	8afb      	ldrh	r3, [r7, #22]
 8010c10:	4619      	mov	r1, r3
 8010c12:	6878      	ldr	r0, [r7, #4]
 8010c14:	f002 fe3a 	bl	801388c <pbuf_remove_header>
 8010c18:	4603      	mov	r3, r0
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d11e      	bne.n	8010c5c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8010c1e:	6839      	ldr	r1, [r7, #0]
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f000 fb93 	bl	801134c <ip4_input>
      break;
 8010c26:	e013      	b.n	8010c50 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010c28:	683b      	ldr	r3, [r7, #0]
 8010c2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c2e:	f003 0308 	and.w	r3, r3, #8
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d014      	beq.n	8010c60 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010c36:	8afb      	ldrh	r3, [r7, #22]
 8010c38:	4619      	mov	r1, r3
 8010c3a:	6878      	ldr	r0, [r7, #4]
 8010c3c:	f002 fe26 	bl	801388c <pbuf_remove_header>
 8010c40:	4603      	mov	r3, r0
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d10e      	bne.n	8010c64 <ethernet_input+0x104>
        etharp_input(p, netif);
 8010c46:	6839      	ldr	r1, [r7, #0]
 8010c48:	6878      	ldr	r0, [r7, #4]
 8010c4a:	f7ff fb65 	bl	8010318 <etharp_input>
      break;
 8010c4e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8010c50:	2300      	movs	r3, #0
 8010c52:	e00c      	b.n	8010c6e <ethernet_input+0x10e>
    goto free_and_return;
 8010c54:	bf00      	nop
 8010c56:	e006      	b.n	8010c66 <ethernet_input+0x106>
        goto free_and_return;
 8010c58:	bf00      	nop
 8010c5a:	e004      	b.n	8010c66 <ethernet_input+0x106>
        goto free_and_return;
 8010c5c:	bf00      	nop
 8010c5e:	e002      	b.n	8010c66 <ethernet_input+0x106>
        goto free_and_return;
 8010c60:	bf00      	nop
 8010c62:	e000      	b.n	8010c66 <ethernet_input+0x106>
        goto free_and_return;
 8010c64:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8010c66:	6878      	ldr	r0, [r7, #4]
 8010c68:	f002 fe96 	bl	8013998 <pbuf_free>
  return ERR_OK;
 8010c6c:	2300      	movs	r3, #0
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3718      	adds	r7, #24
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd80      	pop	{r7, pc}
 8010c76:	bf00      	nop
 8010c78:	08023e10 	.word	0x08023e10

08010c7c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b086      	sub	sp, #24
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	60f8      	str	r0, [r7, #12]
 8010c84:	60b9      	str	r1, [r7, #8]
 8010c86:	607a      	str	r2, [r7, #4]
 8010c88:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010c8a:	8c3b      	ldrh	r3, [r7, #32]
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f7fe ffed 	bl	800fc6c <lwip_htons>
 8010c92:	4603      	mov	r3, r0
 8010c94:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8010c96:	210e      	movs	r1, #14
 8010c98:	68b8      	ldr	r0, [r7, #8]
 8010c9a:	f002 fde7 	bl	801386c <pbuf_add_header>
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d125      	bne.n	8010cf0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8010ca4:	68bb      	ldr	r3, [r7, #8]
 8010ca6:	685b      	ldr	r3, [r3, #4]
 8010ca8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010caa:	693b      	ldr	r3, [r7, #16]
 8010cac:	8afa      	ldrh	r2, [r7, #22]
 8010cae:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8010cb0:	693b      	ldr	r3, [r7, #16]
 8010cb2:	2206      	movs	r2, #6
 8010cb4:	6839      	ldr	r1, [r7, #0]
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	f00b fc96 	bl	801c5e8 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8010cbc:	693b      	ldr	r3, [r7, #16]
 8010cbe:	3306      	adds	r3, #6
 8010cc0:	2206      	movs	r2, #6
 8010cc2:	6879      	ldr	r1, [r7, #4]
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	f00b fc8f 	bl	801c5e8 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010cd0:	2b06      	cmp	r3, #6
 8010cd2:	d006      	beq.n	8010ce2 <ethernet_output+0x66>
 8010cd4:	4b0a      	ldr	r3, [pc, #40]	; (8010d00 <ethernet_output+0x84>)
 8010cd6:	f44f 7299 	mov.w	r2, #306	; 0x132
 8010cda:	490a      	ldr	r1, [pc, #40]	; (8010d04 <ethernet_output+0x88>)
 8010cdc:	480a      	ldr	r0, [pc, #40]	; (8010d08 <ethernet_output+0x8c>)
 8010cde:	f00c fba5 	bl	801d42c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	699b      	ldr	r3, [r3, #24]
 8010ce6:	68b9      	ldr	r1, [r7, #8]
 8010ce8:	68f8      	ldr	r0, [r7, #12]
 8010cea:	4798      	blx	r3
 8010cec:	4603      	mov	r3, r0
 8010cee:	e002      	b.n	8010cf6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010cf0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8010cf2:	f06f 0301 	mvn.w	r3, #1
}
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	3718      	adds	r7, #24
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}
 8010cfe:	bf00      	nop
 8010d00:	0802144c 	.word	0x0802144c
 8010d04:	080214ac 	.word	0x080214ac
 8010d08:	080214e0 	.word	0x080214e0

08010d0c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b08e      	sub	sp, #56	; 0x38
 8010d10:	af04      	add	r7, sp, #16
 8010d12:	6078      	str	r0, [r7, #4]
 8010d14:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8010d16:	4b87      	ldr	r3, [pc, #540]	; (8010f34 <icmp_input+0x228>)
 8010d18:	689b      	ldr	r3, [r3, #8]
 8010d1a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8010d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d1e:	781b      	ldrb	r3, [r3, #0]
 8010d20:	f003 030f 	and.w	r3, r3, #15
 8010d24:	b2db      	uxtb	r3, r3
 8010d26:	009b      	lsls	r3, r3, #2
 8010d28:	b2db      	uxtb	r3, r3
 8010d2a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8010d2c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010d2e:	2b13      	cmp	r3, #19
 8010d30:	f240 80e8 	bls.w	8010f04 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	895b      	ldrh	r3, [r3, #10]
 8010d38:	2b03      	cmp	r3, #3
 8010d3a:	f240 80e5 	bls.w	8010f08 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	685b      	ldr	r3, [r3, #4]
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8010d48:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	f000 80d2 	beq.w	8010ef6 <icmp_input+0x1ea>
 8010d52:	2b08      	cmp	r3, #8
 8010d54:	f040 80d2 	bne.w	8010efc <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8010d58:	4b77      	ldr	r3, [pc, #476]	; (8010f38 <icmp_input+0x22c>)
 8010d5a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010d5c:	4b75      	ldr	r3, [pc, #468]	; (8010f34 <icmp_input+0x228>)
 8010d5e:	695b      	ldr	r3, [r3, #20]
 8010d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010d64:	2be0      	cmp	r3, #224	; 0xe0
 8010d66:	f000 80d6 	beq.w	8010f16 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010d6a:	4b72      	ldr	r3, [pc, #456]	; (8010f34 <icmp_input+0x228>)
 8010d6c:	695b      	ldr	r3, [r3, #20]
 8010d6e:	4a71      	ldr	r2, [pc, #452]	; (8010f34 <icmp_input+0x228>)
 8010d70:	6812      	ldr	r2, [r2, #0]
 8010d72:	4611      	mov	r1, r2
 8010d74:	4618      	mov	r0, r3
 8010d76:	f000 fce5 	bl	8011744 <ip4_addr_isbroadcast_u32>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	f040 80cc 	bne.w	8010f1a <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	891b      	ldrh	r3, [r3, #8]
 8010d86:	2b07      	cmp	r3, #7
 8010d88:	f240 80c0 	bls.w	8010f0c <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f000 f9e0 	bl	8011152 <inet_chksum_pbuf>
 8010d92:	4603      	mov	r3, r0
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d003      	beq.n	8010da0 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8010d98:	6878      	ldr	r0, [r7, #4]
 8010d9a:	f002 fdfd 	bl	8013998 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8010d9e:	e0c5      	b.n	8010f2c <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010da0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010da2:	330e      	adds	r3, #14
 8010da4:	4619      	mov	r1, r3
 8010da6:	6878      	ldr	r0, [r7, #4]
 8010da8:	f002 fd60 	bl	801386c <pbuf_add_header>
 8010dac:	4603      	mov	r3, r0
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d04b      	beq.n	8010e4a <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	891a      	ldrh	r2, [r3, #8]
 8010db6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010db8:	4413      	add	r3, r2
 8010dba:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	891b      	ldrh	r3, [r3, #8]
 8010dc0:	8b7a      	ldrh	r2, [r7, #26]
 8010dc2:	429a      	cmp	r2, r3
 8010dc4:	f0c0 80ab 	bcc.w	8010f1e <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8010dc8:	8b7b      	ldrh	r3, [r7, #26]
 8010dca:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010dce:	4619      	mov	r1, r3
 8010dd0:	200e      	movs	r0, #14
 8010dd2:	f002 fafd 	bl	80133d0 <pbuf_alloc>
 8010dd6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8010dd8:	697b      	ldr	r3, [r7, #20]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	f000 80a1 	beq.w	8010f22 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	895b      	ldrh	r3, [r3, #10]
 8010de4:	461a      	mov	r2, r3
 8010de6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010de8:	3308      	adds	r3, #8
 8010dea:	429a      	cmp	r2, r3
 8010dec:	d203      	bcs.n	8010df6 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8010dee:	6978      	ldr	r0, [r7, #20]
 8010df0:	f002 fdd2 	bl	8013998 <pbuf_free>
          goto icmperr;
 8010df4:	e096      	b.n	8010f24 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8010df6:	697b      	ldr	r3, [r7, #20]
 8010df8:	685b      	ldr	r3, [r3, #4]
 8010dfa:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010dfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010dfe:	4618      	mov	r0, r3
 8010e00:	f00b fbf2 	bl	801c5e8 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8010e04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e06:	4619      	mov	r1, r3
 8010e08:	6978      	ldr	r0, [r7, #20]
 8010e0a:	f002 fd3f 	bl	801388c <pbuf_remove_header>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d009      	beq.n	8010e28 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8010e14:	4b49      	ldr	r3, [pc, #292]	; (8010f3c <icmp_input+0x230>)
 8010e16:	22b6      	movs	r2, #182	; 0xb6
 8010e18:	4949      	ldr	r1, [pc, #292]	; (8010f40 <icmp_input+0x234>)
 8010e1a:	484a      	ldr	r0, [pc, #296]	; (8010f44 <icmp_input+0x238>)
 8010e1c:	f00c fb06 	bl	801d42c <iprintf>
          pbuf_free(r);
 8010e20:	6978      	ldr	r0, [r7, #20]
 8010e22:	f002 fdb9 	bl	8013998 <pbuf_free>
          goto icmperr;
 8010e26:	e07d      	b.n	8010f24 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8010e28:	6879      	ldr	r1, [r7, #4]
 8010e2a:	6978      	ldr	r0, [r7, #20]
 8010e2c:	f002 fecc 	bl	8013bc8 <pbuf_copy>
 8010e30:	4603      	mov	r3, r0
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d003      	beq.n	8010e3e <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8010e36:	6978      	ldr	r0, [r7, #20]
 8010e38:	f002 fdae 	bl	8013998 <pbuf_free>
          goto icmperr;
 8010e3c:	e072      	b.n	8010f24 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8010e3e:	6878      	ldr	r0, [r7, #4]
 8010e40:	f002 fdaa 	bl	8013998 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	607b      	str	r3, [r7, #4]
 8010e48:	e00f      	b.n	8010e6a <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010e4a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e4c:	330e      	adds	r3, #14
 8010e4e:	4619      	mov	r1, r3
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	f002 fd1b 	bl	801388c <pbuf_remove_header>
 8010e56:	4603      	mov	r3, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d006      	beq.n	8010e6a <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010e5c:	4b37      	ldr	r3, [pc, #220]	; (8010f3c <icmp_input+0x230>)
 8010e5e:	22c7      	movs	r2, #199	; 0xc7
 8010e60:	4939      	ldr	r1, [pc, #228]	; (8010f48 <icmp_input+0x23c>)
 8010e62:	4838      	ldr	r0, [pc, #224]	; (8010f44 <icmp_input+0x238>)
 8010e64:	f00c fae2 	bl	801d42c <iprintf>
          goto icmperr;
 8010e68:	e05c      	b.n	8010f24 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	685b      	ldr	r3, [r3, #4]
 8010e6e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8010e70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e72:	4619      	mov	r1, r3
 8010e74:	6878      	ldr	r0, [r7, #4]
 8010e76:	f002 fcf9 	bl	801386c <pbuf_add_header>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d13c      	bne.n	8010efa <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	685b      	ldr	r3, [r3, #4]
 8010e84:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8010e86:	69fb      	ldr	r3, [r7, #28]
 8010e88:	681a      	ldr	r2, [r3, #0]
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8010e8e:	4b29      	ldr	r3, [pc, #164]	; (8010f34 <icmp_input+0x228>)
 8010e90:	691a      	ldr	r2, [r3, #16]
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8010e96:	693b      	ldr	r3, [r7, #16]
 8010e98:	2200      	movs	r2, #0
 8010e9a:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010e9c:	693b      	ldr	r3, [r7, #16]
 8010e9e:	885b      	ldrh	r3, [r3, #2]
 8010ea0:	b29b      	uxth	r3, r3
 8010ea2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8010ea6:	4293      	cmp	r3, r2
 8010ea8:	d907      	bls.n	8010eba <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8010eaa:	693b      	ldr	r3, [r7, #16]
 8010eac:	885b      	ldrh	r3, [r3, #2]
 8010eae:	b29b      	uxth	r3, r3
 8010eb0:	3309      	adds	r3, #9
 8010eb2:	b29a      	uxth	r2, r3
 8010eb4:	693b      	ldr	r3, [r7, #16]
 8010eb6:	805a      	strh	r2, [r3, #2]
 8010eb8:	e006      	b.n	8010ec8 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8010eba:	693b      	ldr	r3, [r7, #16]
 8010ebc:	885b      	ldrh	r3, [r3, #2]
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	3308      	adds	r3, #8
 8010ec2:	b29a      	uxth	r2, r3
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	22ff      	movs	r2, #255	; 0xff
 8010ecc:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	2200      	movs	r2, #0
 8010ed2:	729a      	strb	r2, [r3, #10]
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010ed8:	683b      	ldr	r3, [r7, #0]
 8010eda:	9302      	str	r3, [sp, #8]
 8010edc:	2301      	movs	r3, #1
 8010ede:	9301      	str	r3, [sp, #4]
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	9300      	str	r3, [sp, #0]
 8010ee4:	23ff      	movs	r3, #255	; 0xff
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	69f9      	ldr	r1, [r7, #28]
 8010eea:	6878      	ldr	r0, [r7, #4]
 8010eec:	f000 fb52 	bl	8011594 <ip4_output_if>
 8010ef0:	4603      	mov	r3, r0
 8010ef2:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8010ef4:	e001      	b.n	8010efa <icmp_input+0x1ee>
      break;
 8010ef6:	bf00      	nop
 8010ef8:	e000      	b.n	8010efc <icmp_input+0x1f0>
      break;
 8010efa:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f002 fd4b 	bl	8013998 <pbuf_free>
  return;
 8010f02:	e013      	b.n	8010f2c <icmp_input+0x220>
    goto lenerr;
 8010f04:	bf00      	nop
 8010f06:	e002      	b.n	8010f0e <icmp_input+0x202>
    goto lenerr;
 8010f08:	bf00      	nop
 8010f0a:	e000      	b.n	8010f0e <icmp_input+0x202>
        goto lenerr;
 8010f0c:	bf00      	nop
lenerr:
  pbuf_free(p);
 8010f0e:	6878      	ldr	r0, [r7, #4]
 8010f10:	f002 fd42 	bl	8013998 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8010f14:	e00a      	b.n	8010f2c <icmp_input+0x220>
        goto icmperr;
 8010f16:	bf00      	nop
 8010f18:	e004      	b.n	8010f24 <icmp_input+0x218>
        goto icmperr;
 8010f1a:	bf00      	nop
 8010f1c:	e002      	b.n	8010f24 <icmp_input+0x218>
          goto icmperr;
 8010f1e:	bf00      	nop
 8010f20:	e000      	b.n	8010f24 <icmp_input+0x218>
          goto icmperr;
 8010f22:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8010f24:	6878      	ldr	r0, [r7, #4]
 8010f26:	f002 fd37 	bl	8013998 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8010f2a:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8010f2c:	3728      	adds	r7, #40	; 0x28
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bd80      	pop	{r7, pc}
 8010f32:	bf00      	nop
 8010f34:	2400430c 	.word	0x2400430c
 8010f38:	24004320 	.word	0x24004320
 8010f3c:	08021508 	.word	0x08021508
 8010f40:	08021568 	.word	0x08021568
 8010f44:	080215a0 	.word	0x080215a0
 8010f48:	080215c8 	.word	0x080215c8

08010f4c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	b082      	sub	sp, #8
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	6078      	str	r0, [r7, #4]
 8010f54:	460b      	mov	r3, r1
 8010f56:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8010f58:	78fb      	ldrb	r3, [r7, #3]
 8010f5a:	461a      	mov	r2, r3
 8010f5c:	2103      	movs	r1, #3
 8010f5e:	6878      	ldr	r0, [r7, #4]
 8010f60:	f000 f814 	bl	8010f8c <icmp_send_response>
}
 8010f64:	bf00      	nop
 8010f66:	3708      	adds	r7, #8
 8010f68:	46bd      	mov	sp, r7
 8010f6a:	bd80      	pop	{r7, pc}

08010f6c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b082      	sub	sp, #8
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
 8010f74:	460b      	mov	r3, r1
 8010f76:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8010f78:	78fb      	ldrb	r3, [r7, #3]
 8010f7a:	461a      	mov	r2, r3
 8010f7c:	210b      	movs	r1, #11
 8010f7e:	6878      	ldr	r0, [r7, #4]
 8010f80:	f000 f804 	bl	8010f8c <icmp_send_response>
}
 8010f84:	bf00      	nop
 8010f86:	3708      	adds	r7, #8
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd80      	pop	{r7, pc}

08010f8c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b08c      	sub	sp, #48	; 0x30
 8010f90:	af04      	add	r7, sp, #16
 8010f92:	6078      	str	r0, [r7, #4]
 8010f94:	460b      	mov	r3, r1
 8010f96:	70fb      	strb	r3, [r7, #3]
 8010f98:	4613      	mov	r3, r2
 8010f9a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8010f9c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010fa0:	2124      	movs	r1, #36	; 0x24
 8010fa2:	2022      	movs	r0, #34	; 0x22
 8010fa4:	f002 fa14 	bl	80133d0 <pbuf_alloc>
 8010fa8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8010faa:	69fb      	ldr	r3, [r7, #28]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d056      	beq.n	801105e <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8010fb0:	69fb      	ldr	r3, [r7, #28]
 8010fb2:	895b      	ldrh	r3, [r3, #10]
 8010fb4:	2b23      	cmp	r3, #35	; 0x23
 8010fb6:	d806      	bhi.n	8010fc6 <icmp_send_response+0x3a>
 8010fb8:	4b2b      	ldr	r3, [pc, #172]	; (8011068 <icmp_send_response+0xdc>)
 8010fba:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8010fbe:	492b      	ldr	r1, [pc, #172]	; (801106c <icmp_send_response+0xe0>)
 8010fc0:	482b      	ldr	r0, [pc, #172]	; (8011070 <icmp_send_response+0xe4>)
 8010fc2:	f00c fa33 	bl	801d42c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	685b      	ldr	r3, [r3, #4]
 8010fca:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8010fcc:	69fb      	ldr	r3, [r7, #28]
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8010fd2:	697b      	ldr	r3, [r7, #20]
 8010fd4:	78fa      	ldrb	r2, [r7, #3]
 8010fd6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	78ba      	ldrb	r2, [r7, #2]
 8010fdc:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	711a      	strb	r2, [r3, #4]
 8010fe4:	2200      	movs	r2, #0
 8010fe6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8010fe8:	697b      	ldr	r3, [r7, #20]
 8010fea:	2200      	movs	r2, #0
 8010fec:	719a      	strb	r2, [r3, #6]
 8010fee:	2200      	movs	r2, #0
 8010ff0:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010ff2:	69fb      	ldr	r3, [r7, #28]
 8010ff4:	685b      	ldr	r3, [r3, #4]
 8010ff6:	f103 0008 	add.w	r0, r3, #8
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	221c      	movs	r2, #28
 8011000:	4619      	mov	r1, r3
 8011002:	f00b faf1 	bl	801c5e8 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8011006:	69bb      	ldr	r3, [r7, #24]
 8011008:	68db      	ldr	r3, [r3, #12]
 801100a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801100c:	f107 030c 	add.w	r3, r7, #12
 8011010:	4618      	mov	r0, r3
 8011012:	f000 f901 	bl	8011218 <ip4_route>
 8011016:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8011018:	693b      	ldr	r3, [r7, #16]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d01b      	beq.n	8011056 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801101e:	697b      	ldr	r3, [r7, #20]
 8011020:	2200      	movs	r2, #0
 8011022:	709a      	strb	r2, [r3, #2]
 8011024:	2200      	movs	r2, #0
 8011026:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8011028:	69fb      	ldr	r3, [r7, #28]
 801102a:	895b      	ldrh	r3, [r3, #10]
 801102c:	4619      	mov	r1, r3
 801102e:	6978      	ldr	r0, [r7, #20]
 8011030:	f000 f87d 	bl	801112e <inet_chksum>
 8011034:	4603      	mov	r3, r0
 8011036:	461a      	mov	r2, r3
 8011038:	697b      	ldr	r3, [r7, #20]
 801103a:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801103c:	f107 020c 	add.w	r2, r7, #12
 8011040:	693b      	ldr	r3, [r7, #16]
 8011042:	9302      	str	r3, [sp, #8]
 8011044:	2301      	movs	r3, #1
 8011046:	9301      	str	r3, [sp, #4]
 8011048:	2300      	movs	r3, #0
 801104a:	9300      	str	r3, [sp, #0]
 801104c:	23ff      	movs	r3, #255	; 0xff
 801104e:	2100      	movs	r1, #0
 8011050:	69f8      	ldr	r0, [r7, #28]
 8011052:	f000 fa9f 	bl	8011594 <ip4_output_if>
  }
  pbuf_free(q);
 8011056:	69f8      	ldr	r0, [r7, #28]
 8011058:	f002 fc9e 	bl	8013998 <pbuf_free>
 801105c:	e000      	b.n	8011060 <icmp_send_response+0xd4>
    return;
 801105e:	bf00      	nop
}
 8011060:	3720      	adds	r7, #32
 8011062:	46bd      	mov	sp, r7
 8011064:	bd80      	pop	{r7, pc}
 8011066:	bf00      	nop
 8011068:	08021508 	.word	0x08021508
 801106c:	080215fc 	.word	0x080215fc
 8011070:	080215a0 	.word	0x080215a0

08011074 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8011074:	b480      	push	{r7}
 8011076:	b089      	sub	sp, #36	; 0x24
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
 801107c:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 8011082:	2300      	movs	r3, #0
 8011084:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8011086:	2300      	movs	r3, #0
 8011088:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 801108a:	69fb      	ldr	r3, [r7, #28]
 801108c:	f003 0301 	and.w	r3, r3, #1
 8011090:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d00d      	beq.n	80110b4 <lwip_standard_chksum+0x40>
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	dd0a      	ble.n	80110b4 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 801109e:	69fa      	ldr	r2, [r7, #28]
 80110a0:	1c53      	adds	r3, r2, #1
 80110a2:	61fb      	str	r3, [r7, #28]
 80110a4:	f107 030e 	add.w	r3, r7, #14
 80110a8:	3301      	adds	r3, #1
 80110aa:	7812      	ldrb	r2, [r2, #0]
 80110ac:	701a      	strb	r2, [r3, #0]
    len--;
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	3b01      	subs	r3, #1
 80110b2:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 80110b4:	69fb      	ldr	r3, [r7, #28]
 80110b6:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 80110b8:	e00a      	b.n	80110d0 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 80110ba:	69bb      	ldr	r3, [r7, #24]
 80110bc:	1c9a      	adds	r2, r3, #2
 80110be:	61ba      	str	r2, [r7, #24]
 80110c0:	881b      	ldrh	r3, [r3, #0]
 80110c2:	461a      	mov	r2, r3
 80110c4:	697b      	ldr	r3, [r7, #20]
 80110c6:	4413      	add	r3, r2
 80110c8:	617b      	str	r3, [r7, #20]
    len -= 2;
 80110ca:	683b      	ldr	r3, [r7, #0]
 80110cc:	3b02      	subs	r3, #2
 80110ce:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	2b01      	cmp	r3, #1
 80110d4:	dcf1      	bgt.n	80110ba <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	dd04      	ble.n	80110e6 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80110dc:	f107 030e 	add.w	r3, r7, #14
 80110e0:	69ba      	ldr	r2, [r7, #24]
 80110e2:	7812      	ldrb	r2, [r2, #0]
 80110e4:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 80110e6:	89fb      	ldrh	r3, [r7, #14]
 80110e8:	461a      	mov	r2, r3
 80110ea:	697b      	ldr	r3, [r7, #20]
 80110ec:	4413      	add	r3, r2
 80110ee:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	0c1a      	lsrs	r2, r3, #16
 80110f4:	697b      	ldr	r3, [r7, #20]
 80110f6:	b29b      	uxth	r3, r3
 80110f8:	4413      	add	r3, r2
 80110fa:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 80110fc:	697b      	ldr	r3, [r7, #20]
 80110fe:	0c1a      	lsrs	r2, r3, #16
 8011100:	697b      	ldr	r3, [r7, #20]
 8011102:	b29b      	uxth	r3, r3
 8011104:	4413      	add	r3, r2
 8011106:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d007      	beq.n	801111e <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	021b      	lsls	r3, r3, #8
 8011112:	b29a      	uxth	r2, r3
 8011114:	697b      	ldr	r3, [r7, #20]
 8011116:	0a1b      	lsrs	r3, r3, #8
 8011118:	b2db      	uxtb	r3, r3
 801111a:	4313      	orrs	r3, r2
 801111c:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 801111e:	697b      	ldr	r3, [r7, #20]
 8011120:	b29b      	uxth	r3, r3
}
 8011122:	4618      	mov	r0, r3
 8011124:	3724      	adds	r7, #36	; 0x24
 8011126:	46bd      	mov	sp, r7
 8011128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112c:	4770      	bx	lr

0801112e <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 801112e:	b580      	push	{r7, lr}
 8011130:	b082      	sub	sp, #8
 8011132:	af00      	add	r7, sp, #0
 8011134:	6078      	str	r0, [r7, #4]
 8011136:	460b      	mov	r3, r1
 8011138:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 801113a:	887b      	ldrh	r3, [r7, #2]
 801113c:	4619      	mov	r1, r3
 801113e:	6878      	ldr	r0, [r7, #4]
 8011140:	f7ff ff98 	bl	8011074 <lwip_standard_chksum>
 8011144:	4603      	mov	r3, r0
 8011146:	43db      	mvns	r3, r3
 8011148:	b29b      	uxth	r3, r3
}
 801114a:	4618      	mov	r0, r3
 801114c:	3708      	adds	r7, #8
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}

08011152 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 8011152:	b580      	push	{r7, lr}
 8011154:	b086      	sub	sp, #24
 8011156:	af00      	add	r7, sp, #0
 8011158:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 801115a:	2300      	movs	r3, #0
 801115c:	60fb      	str	r3, [r7, #12]

  acc = 0;
 801115e:	2300      	movs	r3, #0
 8011160:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	613b      	str	r3, [r7, #16]
 8011166:	e02b      	b.n	80111c0 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8011168:	693b      	ldr	r3, [r7, #16]
 801116a:	685a      	ldr	r2, [r3, #4]
 801116c:	693b      	ldr	r3, [r7, #16]
 801116e:	895b      	ldrh	r3, [r3, #10]
 8011170:	4619      	mov	r1, r3
 8011172:	4610      	mov	r0, r2
 8011174:	f7ff ff7e 	bl	8011074 <lwip_standard_chksum>
 8011178:	4603      	mov	r3, r0
 801117a:	461a      	mov	r2, r3
 801117c:	697b      	ldr	r3, [r7, #20]
 801117e:	4413      	add	r3, r2
 8011180:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 8011182:	697b      	ldr	r3, [r7, #20]
 8011184:	0c1a      	lsrs	r2, r3, #16
 8011186:	697b      	ldr	r3, [r7, #20]
 8011188:	b29b      	uxth	r3, r3
 801118a:	4413      	add	r3, r2
 801118c:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 801118e:	693b      	ldr	r3, [r7, #16]
 8011190:	895b      	ldrh	r3, [r3, #10]
 8011192:	f003 0301 	and.w	r3, r3, #1
 8011196:	b29b      	uxth	r3, r3
 8011198:	2b00      	cmp	r3, #0
 801119a:	d00e      	beq.n	80111ba <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	bf0c      	ite	eq
 80111a2:	2301      	moveq	r3, #1
 80111a4:	2300      	movne	r3, #0
 80111a6:	b2db      	uxtb	r3, r3
 80111a8:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 80111aa:	697b      	ldr	r3, [r7, #20]
 80111ac:	021b      	lsls	r3, r3, #8
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	697b      	ldr	r3, [r7, #20]
 80111b2:	0a1b      	lsrs	r3, r3, #8
 80111b4:	b2db      	uxtb	r3, r3
 80111b6:	4313      	orrs	r3, r2
 80111b8:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 80111ba:	693b      	ldr	r3, [r7, #16]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	613b      	str	r3, [r7, #16]
 80111c0:	693b      	ldr	r3, [r7, #16]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d1d0      	bne.n	8011168 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d007      	beq.n	80111dc <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80111cc:	697b      	ldr	r3, [r7, #20]
 80111ce:	021b      	lsls	r3, r3, #8
 80111d0:	b29a      	uxth	r2, r3
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	0a1b      	lsrs	r3, r3, #8
 80111d6:	b2db      	uxtb	r3, r3
 80111d8:	4313      	orrs	r3, r2
 80111da:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	b29b      	uxth	r3, r3
 80111e0:	43db      	mvns	r3, r3
 80111e2:	b29b      	uxth	r3, r3
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3718      	adds	r7, #24
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bd80      	pop	{r7, pc}

080111ec <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b082      	sub	sp, #8
 80111f0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80111f2:	2300      	movs	r3, #0
 80111f4:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80111f6:	f001 f9e5 	bl	80125c4 <mem_init>
  memp_init();
 80111fa:	f001 fce7 	bl	8012bcc <memp_init>
  pbuf_init();
  netif_init();
 80111fe:	f001 fd9f 	bl	8012d40 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011202:	f008 f8b7 	bl	8019374 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011206:	f002 fe55 	bl	8013eb4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801120a:	f008 f86b 	bl	80192e4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801120e:	bf00      	nop
 8011210:	3708      	adds	r7, #8
 8011212:	46bd      	mov	sp, r7
 8011214:	bd80      	pop	{r7, pc}
	...

08011218 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011218:	b480      	push	{r7}
 801121a:	b085      	sub	sp, #20
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8011220:	4b33      	ldr	r3, [pc, #204]	; (80112f0 <ip4_route+0xd8>)
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	60fb      	str	r3, [r7, #12]
 8011226:	e036      	b.n	8011296 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801122e:	f003 0301 	and.w	r3, r3, #1
 8011232:	b2db      	uxtb	r3, r3
 8011234:	2b00      	cmp	r3, #0
 8011236:	d02b      	beq.n	8011290 <ip4_route+0x78>
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801123e:	089b      	lsrs	r3, r3, #2
 8011240:	f003 0301 	and.w	r3, r3, #1
 8011244:	b2db      	uxtb	r3, r3
 8011246:	2b00      	cmp	r3, #0
 8011248:	d022      	beq.n	8011290 <ip4_route+0x78>
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	3304      	adds	r3, #4
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d01d      	beq.n	8011290 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	681a      	ldr	r2, [r3, #0]
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	3304      	adds	r3, #4
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	405a      	eors	r2, r3
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	3308      	adds	r3, #8
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	4013      	ands	r3, r2
 8011268:	2b00      	cmp	r3, #0
 801126a:	d101      	bne.n	8011270 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	e038      	b.n	80112e2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011276:	f003 0302 	and.w	r3, r3, #2
 801127a:	2b00      	cmp	r3, #0
 801127c:	d108      	bne.n	8011290 <ip4_route+0x78>
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681a      	ldr	r2, [r3, #0]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	330c      	adds	r3, #12
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	429a      	cmp	r2, r3
 801128a:	d101      	bne.n	8011290 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	e028      	b.n	80112e2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	60fb      	str	r3, [r7, #12]
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d1c5      	bne.n	8011228 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801129c:	4b15      	ldr	r3, [pc, #84]	; (80112f4 <ip4_route+0xdc>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d01a      	beq.n	80112da <ip4_route+0xc2>
 80112a4:	4b13      	ldr	r3, [pc, #76]	; (80112f4 <ip4_route+0xdc>)
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80112ac:	f003 0301 	and.w	r3, r3, #1
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d012      	beq.n	80112da <ip4_route+0xc2>
 80112b4:	4b0f      	ldr	r3, [pc, #60]	; (80112f4 <ip4_route+0xdc>)
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80112bc:	f003 0304 	and.w	r3, r3, #4
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d00a      	beq.n	80112da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80112c4:	4b0b      	ldr	r3, [pc, #44]	; (80112f4 <ip4_route+0xdc>)
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	3304      	adds	r3, #4
 80112ca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d004      	beq.n	80112da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	b2db      	uxtb	r3, r3
 80112d6:	2b7f      	cmp	r3, #127	; 0x7f
 80112d8:	d101      	bne.n	80112de <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80112da:	2300      	movs	r3, #0
 80112dc:	e001      	b.n	80112e2 <ip4_route+0xca>
  }

  return netif_default;
 80112de:	4b05      	ldr	r3, [pc, #20]	; (80112f4 <ip4_route+0xdc>)
 80112e0:	681b      	ldr	r3, [r3, #0]
}
 80112e2:	4618      	mov	r0, r3
 80112e4:	3714      	adds	r7, #20
 80112e6:	46bd      	mov	sp, r7
 80112e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ec:	4770      	bx	lr
 80112ee:	bf00      	nop
 80112f0:	240071ec 	.word	0x240071ec
 80112f4:	240071f0 	.word	0x240071f0

080112f8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80112f8:	b580      	push	{r7, lr}
 80112fa:	b082      	sub	sp, #8
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011306:	f003 0301 	and.w	r3, r3, #1
 801130a:	b2db      	uxtb	r3, r3
 801130c:	2b00      	cmp	r3, #0
 801130e:	d016      	beq.n	801133e <ip4_input_accept+0x46>
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	3304      	adds	r3, #4
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d011      	beq.n	801133e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801131a:	4b0b      	ldr	r3, [pc, #44]	; (8011348 <ip4_input_accept+0x50>)
 801131c:	695a      	ldr	r2, [r3, #20]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	3304      	adds	r3, #4
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	429a      	cmp	r2, r3
 8011326:	d008      	beq.n	801133a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011328:	4b07      	ldr	r3, [pc, #28]	; (8011348 <ip4_input_accept+0x50>)
 801132a:	695b      	ldr	r3, [r3, #20]
 801132c:	6879      	ldr	r1, [r7, #4]
 801132e:	4618      	mov	r0, r3
 8011330:	f000 fa08 	bl	8011744 <ip4_addr_isbroadcast_u32>
 8011334:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011336:	2b00      	cmp	r3, #0
 8011338:	d001      	beq.n	801133e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801133a:	2301      	movs	r3, #1
 801133c:	e000      	b.n	8011340 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801133e:	2300      	movs	r3, #0
}
 8011340:	4618      	mov	r0, r3
 8011342:	3708      	adds	r7, #8
 8011344:	46bd      	mov	sp, r7
 8011346:	bd80      	pop	{r7, pc}
 8011348:	2400430c 	.word	0x2400430c

0801134c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b086      	sub	sp, #24
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
 8011354:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	685b      	ldr	r3, [r3, #4]
 801135a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801135c:	697b      	ldr	r3, [r7, #20]
 801135e:	781b      	ldrb	r3, [r3, #0]
 8011360:	091b      	lsrs	r3, r3, #4
 8011362:	b2db      	uxtb	r3, r3
 8011364:	2b04      	cmp	r3, #4
 8011366:	d004      	beq.n	8011372 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011368:	6878      	ldr	r0, [r7, #4]
 801136a:	f002 fb15 	bl	8013998 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801136e:	2300      	movs	r3, #0
 8011370:	e107      	b.n	8011582 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	781b      	ldrb	r3, [r3, #0]
 8011376:	f003 030f 	and.w	r3, r3, #15
 801137a:	b2db      	uxtb	r3, r3
 801137c:	009b      	lsls	r3, r3, #2
 801137e:	b2db      	uxtb	r3, r3
 8011380:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011382:	697b      	ldr	r3, [r7, #20]
 8011384:	885b      	ldrh	r3, [r3, #2]
 8011386:	b29b      	uxth	r3, r3
 8011388:	4618      	mov	r0, r3
 801138a:	f7fe fc6f 	bl	800fc6c <lwip_htons>
 801138e:	4603      	mov	r3, r0
 8011390:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	891b      	ldrh	r3, [r3, #8]
 8011396:	89ba      	ldrh	r2, [r7, #12]
 8011398:	429a      	cmp	r2, r3
 801139a:	d204      	bcs.n	80113a6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801139c:	89bb      	ldrh	r3, [r7, #12]
 801139e:	4619      	mov	r1, r3
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f002 f973 	bl	801368c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	895b      	ldrh	r3, [r3, #10]
 80113aa:	89fa      	ldrh	r2, [r7, #14]
 80113ac:	429a      	cmp	r2, r3
 80113ae:	d807      	bhi.n	80113c0 <ip4_input+0x74>
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	891b      	ldrh	r3, [r3, #8]
 80113b4:	89ba      	ldrh	r2, [r7, #12]
 80113b6:	429a      	cmp	r2, r3
 80113b8:	d802      	bhi.n	80113c0 <ip4_input+0x74>
 80113ba:	89fb      	ldrh	r3, [r7, #14]
 80113bc:	2b13      	cmp	r3, #19
 80113be:	d804      	bhi.n	80113ca <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80113c0:	6878      	ldr	r0, [r7, #4]
 80113c2:	f002 fae9 	bl	8013998 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80113c6:	2300      	movs	r3, #0
 80113c8:	e0db      	b.n	8011582 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	691b      	ldr	r3, [r3, #16]
 80113ce:	4a6f      	ldr	r2, [pc, #444]	; (801158c <ip4_input+0x240>)
 80113d0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80113d2:	697b      	ldr	r3, [r7, #20]
 80113d4:	68db      	ldr	r3, [r3, #12]
 80113d6:	4a6d      	ldr	r2, [pc, #436]	; (801158c <ip4_input+0x240>)
 80113d8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80113da:	4b6c      	ldr	r3, [pc, #432]	; (801158c <ip4_input+0x240>)
 80113dc:	695b      	ldr	r3, [r3, #20]
 80113de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80113e2:	2be0      	cmp	r3, #224	; 0xe0
 80113e4:	d112      	bne.n	801140c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80113e6:	683b      	ldr	r3, [r7, #0]
 80113e8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80113ec:	f003 0301 	and.w	r3, r3, #1
 80113f0:	b2db      	uxtb	r3, r3
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d007      	beq.n	8011406 <ip4_input+0xba>
 80113f6:	683b      	ldr	r3, [r7, #0]
 80113f8:	3304      	adds	r3, #4
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d002      	beq.n	8011406 <ip4_input+0xba>
      netif = inp;
 8011400:	683b      	ldr	r3, [r7, #0]
 8011402:	613b      	str	r3, [r7, #16]
 8011404:	e02a      	b.n	801145c <ip4_input+0x110>
    } else {
      netif = NULL;
 8011406:	2300      	movs	r3, #0
 8011408:	613b      	str	r3, [r7, #16]
 801140a:	e027      	b.n	801145c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801140c:	6838      	ldr	r0, [r7, #0]
 801140e:	f7ff ff73 	bl	80112f8 <ip4_input_accept>
 8011412:	4603      	mov	r3, r0
 8011414:	2b00      	cmp	r3, #0
 8011416:	d002      	beq.n	801141e <ip4_input+0xd2>
      netif = inp;
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	613b      	str	r3, [r7, #16]
 801141c:	e01e      	b.n	801145c <ip4_input+0x110>
    } else {
      netif = NULL;
 801141e:	2300      	movs	r3, #0
 8011420:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8011422:	4b5a      	ldr	r3, [pc, #360]	; (801158c <ip4_input+0x240>)
 8011424:	695b      	ldr	r3, [r3, #20]
 8011426:	b2db      	uxtb	r3, r3
 8011428:	2b7f      	cmp	r3, #127	; 0x7f
 801142a:	d017      	beq.n	801145c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801142c:	4b58      	ldr	r3, [pc, #352]	; (8011590 <ip4_input+0x244>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	613b      	str	r3, [r7, #16]
 8011432:	e00e      	b.n	8011452 <ip4_input+0x106>
          if (netif == inp) {
 8011434:	693a      	ldr	r2, [r7, #16]
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	429a      	cmp	r2, r3
 801143a:	d006      	beq.n	801144a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801143c:	6938      	ldr	r0, [r7, #16]
 801143e:	f7ff ff5b 	bl	80112f8 <ip4_input_accept>
 8011442:	4603      	mov	r3, r0
 8011444:	2b00      	cmp	r3, #0
 8011446:	d108      	bne.n	801145a <ip4_input+0x10e>
 8011448:	e000      	b.n	801144c <ip4_input+0x100>
            continue;
 801144a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	613b      	str	r3, [r7, #16]
 8011452:	693b      	ldr	r3, [r7, #16]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d1ed      	bne.n	8011434 <ip4_input+0xe8>
 8011458:	e000      	b.n	801145c <ip4_input+0x110>
            break;
 801145a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801145c:	4b4b      	ldr	r3, [pc, #300]	; (801158c <ip4_input+0x240>)
 801145e:	691b      	ldr	r3, [r3, #16]
 8011460:	6839      	ldr	r1, [r7, #0]
 8011462:	4618      	mov	r0, r3
 8011464:	f000 f96e 	bl	8011744 <ip4_addr_isbroadcast_u32>
 8011468:	4603      	mov	r3, r0
 801146a:	2b00      	cmp	r3, #0
 801146c:	d105      	bne.n	801147a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801146e:	4b47      	ldr	r3, [pc, #284]	; (801158c <ip4_input+0x240>)
 8011470:	691b      	ldr	r3, [r3, #16]
 8011472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011476:	2be0      	cmp	r3, #224	; 0xe0
 8011478:	d104      	bne.n	8011484 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	f002 fa8c 	bl	8013998 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011480:	2300      	movs	r3, #0
 8011482:	e07e      	b.n	8011582 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011484:	693b      	ldr	r3, [r7, #16]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d104      	bne.n	8011494 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801148a:	6878      	ldr	r0, [r7, #4]
 801148c:	f002 fa84 	bl	8013998 <pbuf_free>
    return ERR_OK;
 8011490:	2300      	movs	r3, #0
 8011492:	e076      	b.n	8011582 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011494:	697b      	ldr	r3, [r7, #20]
 8011496:	88db      	ldrh	r3, [r3, #6]
 8011498:	b29b      	uxth	r3, r3
 801149a:	461a      	mov	r2, r3
 801149c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80114a0:	4013      	ands	r3, r2
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d00b      	beq.n	80114be <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80114a6:	6878      	ldr	r0, [r7, #4]
 80114a8:	f000 fc92 	bl	8011dd0 <ip4_reass>
 80114ac:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d101      	bne.n	80114b8 <ip4_input+0x16c>
      return ERR_OK;
 80114b4:	2300      	movs	r3, #0
 80114b6:	e064      	b.n	8011582 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	685b      	ldr	r3, [r3, #4]
 80114bc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80114be:	4a33      	ldr	r2, [pc, #204]	; (801158c <ip4_input+0x240>)
 80114c0:	693b      	ldr	r3, [r7, #16]
 80114c2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80114c4:	4a31      	ldr	r2, [pc, #196]	; (801158c <ip4_input+0x240>)
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80114ca:	4a30      	ldr	r2, [pc, #192]	; (801158c <ip4_input+0x240>)
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80114d0:	697b      	ldr	r3, [r7, #20]
 80114d2:	781b      	ldrb	r3, [r3, #0]
 80114d4:	f003 030f 	and.w	r3, r3, #15
 80114d8:	b2db      	uxtb	r3, r3
 80114da:	009b      	lsls	r3, r3, #2
 80114dc:	b2db      	uxtb	r3, r3
 80114de:	b29a      	uxth	r2, r3
 80114e0:	4b2a      	ldr	r3, [pc, #168]	; (801158c <ip4_input+0x240>)
 80114e2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80114e4:	89fb      	ldrh	r3, [r7, #14]
 80114e6:	4619      	mov	r1, r3
 80114e8:	6878      	ldr	r0, [r7, #4]
 80114ea:	f002 f9cf 	bl	801388c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80114ee:	697b      	ldr	r3, [r7, #20]
 80114f0:	7a5b      	ldrb	r3, [r3, #9]
 80114f2:	2b11      	cmp	r3, #17
 80114f4:	d006      	beq.n	8011504 <ip4_input+0x1b8>
 80114f6:	2b11      	cmp	r3, #17
 80114f8:	dc13      	bgt.n	8011522 <ip4_input+0x1d6>
 80114fa:	2b01      	cmp	r3, #1
 80114fc:	d00c      	beq.n	8011518 <ip4_input+0x1cc>
 80114fe:	2b06      	cmp	r3, #6
 8011500:	d005      	beq.n	801150e <ip4_input+0x1c2>
 8011502:	e00e      	b.n	8011522 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8011504:	6839      	ldr	r1, [r7, #0]
 8011506:	6878      	ldr	r0, [r7, #4]
 8011508:	f007 ffe2 	bl	80194d0 <udp_input>
        break;
 801150c:	e026      	b.n	801155c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801150e:	6839      	ldr	r1, [r7, #0]
 8011510:	6878      	ldr	r0, [r7, #4]
 8011512:	f004 f869 	bl	80155e8 <tcp_input>
        break;
 8011516:	e021      	b.n	801155c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8011518:	6839      	ldr	r1, [r7, #0]
 801151a:	6878      	ldr	r0, [r7, #4]
 801151c:	f7ff fbf6 	bl	8010d0c <icmp_input>
        break;
 8011520:	e01c      	b.n	801155c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011522:	4b1a      	ldr	r3, [pc, #104]	; (801158c <ip4_input+0x240>)
 8011524:	695b      	ldr	r3, [r3, #20]
 8011526:	6939      	ldr	r1, [r7, #16]
 8011528:	4618      	mov	r0, r3
 801152a:	f000 f90b 	bl	8011744 <ip4_addr_isbroadcast_u32>
 801152e:	4603      	mov	r3, r0
 8011530:	2b00      	cmp	r3, #0
 8011532:	d10f      	bne.n	8011554 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011534:	4b15      	ldr	r3, [pc, #84]	; (801158c <ip4_input+0x240>)
 8011536:	695b      	ldr	r3, [r3, #20]
 8011538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801153c:	2be0      	cmp	r3, #224	; 0xe0
 801153e:	d009      	beq.n	8011554 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8011540:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8011544:	4619      	mov	r1, r3
 8011546:	6878      	ldr	r0, [r7, #4]
 8011548:	f002 fa13 	bl	8013972 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801154c:	2102      	movs	r1, #2
 801154e:	6878      	ldr	r0, [r7, #4]
 8011550:	f7ff fcfc 	bl	8010f4c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8011554:	6878      	ldr	r0, [r7, #4]
 8011556:	f002 fa1f 	bl	8013998 <pbuf_free>
        break;
 801155a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801155c:	4b0b      	ldr	r3, [pc, #44]	; (801158c <ip4_input+0x240>)
 801155e:	2200      	movs	r2, #0
 8011560:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8011562:	4b0a      	ldr	r3, [pc, #40]	; (801158c <ip4_input+0x240>)
 8011564:	2200      	movs	r2, #0
 8011566:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011568:	4b08      	ldr	r3, [pc, #32]	; (801158c <ip4_input+0x240>)
 801156a:	2200      	movs	r2, #0
 801156c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801156e:	4b07      	ldr	r3, [pc, #28]	; (801158c <ip4_input+0x240>)
 8011570:	2200      	movs	r2, #0
 8011572:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8011574:	4b05      	ldr	r3, [pc, #20]	; (801158c <ip4_input+0x240>)
 8011576:	2200      	movs	r2, #0
 8011578:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801157a:	4b04      	ldr	r3, [pc, #16]	; (801158c <ip4_input+0x240>)
 801157c:	2200      	movs	r2, #0
 801157e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011580:	2300      	movs	r3, #0
}
 8011582:	4618      	mov	r0, r3
 8011584:	3718      	adds	r7, #24
 8011586:	46bd      	mov	sp, r7
 8011588:	bd80      	pop	{r7, pc}
 801158a:	bf00      	nop
 801158c:	2400430c 	.word	0x2400430c
 8011590:	240071ec 	.word	0x240071ec

08011594 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b08a      	sub	sp, #40	; 0x28
 8011598:	af04      	add	r7, sp, #16
 801159a:	60f8      	str	r0, [r7, #12]
 801159c:	60b9      	str	r1, [r7, #8]
 801159e:	607a      	str	r2, [r7, #4]
 80115a0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80115a2:	68bb      	ldr	r3, [r7, #8]
 80115a4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d009      	beq.n	80115c0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d003      	beq.n	80115ba <ip4_output_if+0x26>
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d102      	bne.n	80115c0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80115ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115bc:	3304      	adds	r3, #4
 80115be:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80115c0:	78fa      	ldrb	r2, [r7, #3]
 80115c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c4:	9302      	str	r3, [sp, #8]
 80115c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80115ca:	9301      	str	r3, [sp, #4]
 80115cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80115d0:	9300      	str	r3, [sp, #0]
 80115d2:	4613      	mov	r3, r2
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	6979      	ldr	r1, [r7, #20]
 80115d8:	68f8      	ldr	r0, [r7, #12]
 80115da:	f000 f805 	bl	80115e8 <ip4_output_if_src>
 80115de:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80115e0:	4618      	mov	r0, r3
 80115e2:	3718      	adds	r7, #24
 80115e4:	46bd      	mov	sp, r7
 80115e6:	bd80      	pop	{r7, pc}

080115e8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80115e8:	b580      	push	{r7, lr}
 80115ea:	b088      	sub	sp, #32
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	60f8      	str	r0, [r7, #12]
 80115f0:	60b9      	str	r1, [r7, #8]
 80115f2:	607a      	str	r2, [r7, #4]
 80115f4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	7b9b      	ldrb	r3, [r3, #14]
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d006      	beq.n	801160c <ip4_output_if_src+0x24>
 80115fe:	4b4b      	ldr	r3, [pc, #300]	; (801172c <ip4_output_if_src+0x144>)
 8011600:	f44f 7255 	mov.w	r2, #852	; 0x354
 8011604:	494a      	ldr	r1, [pc, #296]	; (8011730 <ip4_output_if_src+0x148>)
 8011606:	484b      	ldr	r0, [pc, #300]	; (8011734 <ip4_output_if_src+0x14c>)
 8011608:	f00b ff10 	bl	801d42c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d060      	beq.n	80116d4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8011612:	2314      	movs	r3, #20
 8011614:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8011616:	2114      	movs	r1, #20
 8011618:	68f8      	ldr	r0, [r7, #12]
 801161a:	f002 f927 	bl	801386c <pbuf_add_header>
 801161e:	4603      	mov	r3, r0
 8011620:	2b00      	cmp	r3, #0
 8011622:	d002      	beq.n	801162a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011624:	f06f 0301 	mvn.w	r3, #1
 8011628:	e07c      	b.n	8011724 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	685b      	ldr	r3, [r3, #4]
 801162e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	895b      	ldrh	r3, [r3, #10]
 8011634:	2b13      	cmp	r3, #19
 8011636:	d806      	bhi.n	8011646 <ip4_output_if_src+0x5e>
 8011638:	4b3c      	ldr	r3, [pc, #240]	; (801172c <ip4_output_if_src+0x144>)
 801163a:	f44f 7262 	mov.w	r2, #904	; 0x388
 801163e:	493e      	ldr	r1, [pc, #248]	; (8011738 <ip4_output_if_src+0x150>)
 8011640:	483c      	ldr	r0, [pc, #240]	; (8011734 <ip4_output_if_src+0x14c>)
 8011642:	f00b fef3 	bl	801d42c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8011646:	69fb      	ldr	r3, [r7, #28]
 8011648:	78fa      	ldrb	r2, [r7, #3]
 801164a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801164c:	69fb      	ldr	r3, [r7, #28]
 801164e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8011652:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	681a      	ldr	r2, [r3, #0]
 8011658:	69fb      	ldr	r3, [r7, #28]
 801165a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801165c:	8b7b      	ldrh	r3, [r7, #26]
 801165e:	089b      	lsrs	r3, r3, #2
 8011660:	b29b      	uxth	r3, r3
 8011662:	b2db      	uxtb	r3, r3
 8011664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011668:	b2da      	uxtb	r2, r3
 801166a:	69fb      	ldr	r3, [r7, #28]
 801166c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801166e:	69fb      	ldr	r3, [r7, #28]
 8011670:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011674:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	891b      	ldrh	r3, [r3, #8]
 801167a:	4618      	mov	r0, r3
 801167c:	f7fe faf6 	bl	800fc6c <lwip_htons>
 8011680:	4603      	mov	r3, r0
 8011682:	461a      	mov	r2, r3
 8011684:	69fb      	ldr	r3, [r7, #28]
 8011686:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011688:	69fb      	ldr	r3, [r7, #28]
 801168a:	2200      	movs	r2, #0
 801168c:	719a      	strb	r2, [r3, #6]
 801168e:	2200      	movs	r2, #0
 8011690:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011692:	4b2a      	ldr	r3, [pc, #168]	; (801173c <ip4_output_if_src+0x154>)
 8011694:	881b      	ldrh	r3, [r3, #0]
 8011696:	4618      	mov	r0, r3
 8011698:	f7fe fae8 	bl	800fc6c <lwip_htons>
 801169c:	4603      	mov	r3, r0
 801169e:	461a      	mov	r2, r3
 80116a0:	69fb      	ldr	r3, [r7, #28]
 80116a2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80116a4:	4b25      	ldr	r3, [pc, #148]	; (801173c <ip4_output_if_src+0x154>)
 80116a6:	881b      	ldrh	r3, [r3, #0]
 80116a8:	3301      	adds	r3, #1
 80116aa:	b29a      	uxth	r2, r3
 80116ac:	4b23      	ldr	r3, [pc, #140]	; (801173c <ip4_output_if_src+0x154>)
 80116ae:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80116b0:	68bb      	ldr	r3, [r7, #8]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d104      	bne.n	80116c0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80116b6:	4b22      	ldr	r3, [pc, #136]	; (8011740 <ip4_output_if_src+0x158>)
 80116b8:	681a      	ldr	r2, [r3, #0]
 80116ba:	69fb      	ldr	r3, [r7, #28]
 80116bc:	60da      	str	r2, [r3, #12]
 80116be:	e003      	b.n	80116c8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80116c0:	68bb      	ldr	r3, [r7, #8]
 80116c2:	681a      	ldr	r2, [r3, #0]
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80116c8:	69fb      	ldr	r3, [r7, #28]
 80116ca:	2200      	movs	r2, #0
 80116cc:	729a      	strb	r2, [r3, #10]
 80116ce:	2200      	movs	r2, #0
 80116d0:	72da      	strb	r2, [r3, #11]
 80116d2:	e00f      	b.n	80116f4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	895b      	ldrh	r3, [r3, #10]
 80116d8:	2b13      	cmp	r3, #19
 80116da:	d802      	bhi.n	80116e2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80116dc:	f06f 0301 	mvn.w	r3, #1
 80116e0:	e020      	b.n	8011724 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	685b      	ldr	r3, [r3, #4]
 80116e6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80116e8:	69fb      	ldr	r3, [r7, #28]
 80116ea:	691b      	ldr	r3, [r3, #16]
 80116ec:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80116ee:	f107 0314 	add.w	r3, r7, #20
 80116f2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80116f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d00c      	beq.n	8011716 <ip4_output_if_src+0x12e>
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	891a      	ldrh	r2, [r3, #8]
 8011700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011702:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011704:	429a      	cmp	r2, r3
 8011706:	d906      	bls.n	8011716 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801170c:	68f8      	ldr	r0, [r7, #12]
 801170e:	f000 fd4d 	bl	80121ac <ip4_frag>
 8011712:	4603      	mov	r3, r0
 8011714:	e006      	b.n	8011724 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011718:	695b      	ldr	r3, [r3, #20]
 801171a:	687a      	ldr	r2, [r7, #4]
 801171c:	68f9      	ldr	r1, [r7, #12]
 801171e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011720:	4798      	blx	r3
 8011722:	4603      	mov	r3, r0
}
 8011724:	4618      	mov	r0, r3
 8011726:	3720      	adds	r7, #32
 8011728:	46bd      	mov	sp, r7
 801172a:	bd80      	pop	{r7, pc}
 801172c:	08021628 	.word	0x08021628
 8011730:	08021688 	.word	0x08021688
 8011734:	08021694 	.word	0x08021694
 8011738:	080216bc 	.word	0x080216bc
 801173c:	24003b36 	.word	0x24003b36
 8011740:	08023e20 	.word	0x08023e20

08011744 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011744:	b480      	push	{r7}
 8011746:	b085      	sub	sp, #20
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011758:	d002      	beq.n	8011760 <ip4_addr_isbroadcast_u32+0x1c>
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d101      	bne.n	8011764 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011760:	2301      	movs	r3, #1
 8011762:	e02a      	b.n	80117ba <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801176a:	f003 0302 	and.w	r3, r3, #2
 801176e:	2b00      	cmp	r3, #0
 8011770:	d101      	bne.n	8011776 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8011772:	2300      	movs	r3, #0
 8011774:	e021      	b.n	80117ba <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011776:	683b      	ldr	r3, [r7, #0]
 8011778:	3304      	adds	r3, #4
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	687a      	ldr	r2, [r7, #4]
 801177e:	429a      	cmp	r2, r3
 8011780:	d101      	bne.n	8011786 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8011782:	2300      	movs	r3, #0
 8011784:	e019      	b.n	80117ba <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011786:	68fa      	ldr	r2, [r7, #12]
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	3304      	adds	r3, #4
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	405a      	eors	r2, r3
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	3308      	adds	r3, #8
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	4013      	ands	r3, r2
 8011798:	2b00      	cmp	r3, #0
 801179a:	d10d      	bne.n	80117b8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	3308      	adds	r3, #8
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	43da      	mvns	r2, r3
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	3308      	adds	r3, #8
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80117b0:	429a      	cmp	r2, r3
 80117b2:	d101      	bne.n	80117b8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80117b4:	2301      	movs	r3, #1
 80117b6:	e000      	b.n	80117ba <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80117b8:	2300      	movs	r3, #0
  }
}
 80117ba:	4618      	mov	r0, r3
 80117bc:	3714      	adds	r7, #20
 80117be:	46bd      	mov	sp, r7
 80117c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c4:	4770      	bx	lr
	...

080117c8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b084      	sub	sp, #16
 80117cc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80117ce:	2300      	movs	r3, #0
 80117d0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80117d2:	4b12      	ldr	r3, [pc, #72]	; (801181c <ip_reass_tmr+0x54>)
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80117d8:	e018      	b.n	801180c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	7fdb      	ldrb	r3, [r3, #31]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d00b      	beq.n	80117fa <ip_reass_tmr+0x32>
      r->timer--;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	7fdb      	ldrb	r3, [r3, #31]
 80117e6:	3b01      	subs	r3, #1
 80117e8:	b2da      	uxtb	r2, r3
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	60fb      	str	r3, [r7, #12]
 80117f8:	e008      	b.n	801180c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8011804:	68b9      	ldr	r1, [r7, #8]
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f000 f80a 	bl	8011820 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d1e3      	bne.n	80117da <ip_reass_tmr+0x12>
    }
  }
}
 8011812:	bf00      	nop
 8011814:	bf00      	nop
 8011816:	3710      	adds	r7, #16
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}
 801181c:	24003b38 	.word	0x24003b38

08011820 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011820:	b580      	push	{r7, lr}
 8011822:	b088      	sub	sp, #32
 8011824:	af00      	add	r7, sp, #0
 8011826:	6078      	str	r0, [r7, #4]
 8011828:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801182a:	2300      	movs	r3, #0
 801182c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801182e:	683a      	ldr	r2, [r7, #0]
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	429a      	cmp	r2, r3
 8011834:	d105      	bne.n	8011842 <ip_reass_free_complete_datagram+0x22>
 8011836:	4b45      	ldr	r3, [pc, #276]	; (801194c <ip_reass_free_complete_datagram+0x12c>)
 8011838:	22ab      	movs	r2, #171	; 0xab
 801183a:	4945      	ldr	r1, [pc, #276]	; (8011950 <ip_reass_free_complete_datagram+0x130>)
 801183c:	4845      	ldr	r0, [pc, #276]	; (8011954 <ip_reass_free_complete_datagram+0x134>)
 801183e:	f00b fdf5 	bl	801d42c <iprintf>
  if (prev != NULL) {
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d00a      	beq.n	801185e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	687a      	ldr	r2, [r7, #4]
 801184e:	429a      	cmp	r2, r3
 8011850:	d005      	beq.n	801185e <ip_reass_free_complete_datagram+0x3e>
 8011852:	4b3e      	ldr	r3, [pc, #248]	; (801194c <ip_reass_free_complete_datagram+0x12c>)
 8011854:	22ad      	movs	r2, #173	; 0xad
 8011856:	4940      	ldr	r1, [pc, #256]	; (8011958 <ip_reass_free_complete_datagram+0x138>)
 8011858:	483e      	ldr	r0, [pc, #248]	; (8011954 <ip_reass_free_complete_datagram+0x134>)
 801185a:	f00b fde7 	bl	801d42c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	685b      	ldr	r3, [r3, #4]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8011866:	697b      	ldr	r3, [r7, #20]
 8011868:	889b      	ldrh	r3, [r3, #4]
 801186a:	b29b      	uxth	r3, r3
 801186c:	2b00      	cmp	r3, #0
 801186e:	d12a      	bne.n	80118c6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	685b      	ldr	r3, [r3, #4]
 8011874:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8011876:	697b      	ldr	r3, [r7, #20]
 8011878:	681a      	ldr	r2, [r3, #0]
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801187e:	69bb      	ldr	r3, [r7, #24]
 8011880:	6858      	ldr	r0, [r3, #4]
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	3308      	adds	r3, #8
 8011886:	2214      	movs	r2, #20
 8011888:	4619      	mov	r1, r3
 801188a:	f00a fead 	bl	801c5e8 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801188e:	2101      	movs	r1, #1
 8011890:	69b8      	ldr	r0, [r7, #24]
 8011892:	f7ff fb6b 	bl	8010f6c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8011896:	69b8      	ldr	r0, [r7, #24]
 8011898:	f002 f906 	bl	8013aa8 <pbuf_clen>
 801189c:	4603      	mov	r3, r0
 801189e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80118a0:	8bfa      	ldrh	r2, [r7, #30]
 80118a2:	8a7b      	ldrh	r3, [r7, #18]
 80118a4:	4413      	add	r3, r2
 80118a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80118aa:	db05      	blt.n	80118b8 <ip_reass_free_complete_datagram+0x98>
 80118ac:	4b27      	ldr	r3, [pc, #156]	; (801194c <ip_reass_free_complete_datagram+0x12c>)
 80118ae:	22bc      	movs	r2, #188	; 0xbc
 80118b0:	492a      	ldr	r1, [pc, #168]	; (801195c <ip_reass_free_complete_datagram+0x13c>)
 80118b2:	4828      	ldr	r0, [pc, #160]	; (8011954 <ip_reass_free_complete_datagram+0x134>)
 80118b4:	f00b fdba 	bl	801d42c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80118b8:	8bfa      	ldrh	r2, [r7, #30]
 80118ba:	8a7b      	ldrh	r3, [r7, #18]
 80118bc:	4413      	add	r3, r2
 80118be:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80118c0:	69b8      	ldr	r0, [r7, #24]
 80118c2:	f002 f869 	bl	8013998 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	685b      	ldr	r3, [r3, #4]
 80118ca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80118cc:	e01f      	b.n	801190e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80118ce:	69bb      	ldr	r3, [r7, #24]
 80118d0:	685b      	ldr	r3, [r3, #4]
 80118d2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80118d4:	69bb      	ldr	r3, [r7, #24]
 80118d6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80118d8:	697b      	ldr	r3, [r7, #20]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80118de:	68f8      	ldr	r0, [r7, #12]
 80118e0:	f002 f8e2 	bl	8013aa8 <pbuf_clen>
 80118e4:	4603      	mov	r3, r0
 80118e6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80118e8:	8bfa      	ldrh	r2, [r7, #30]
 80118ea:	8a7b      	ldrh	r3, [r7, #18]
 80118ec:	4413      	add	r3, r2
 80118ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80118f2:	db05      	blt.n	8011900 <ip_reass_free_complete_datagram+0xe0>
 80118f4:	4b15      	ldr	r3, [pc, #84]	; (801194c <ip_reass_free_complete_datagram+0x12c>)
 80118f6:	22cc      	movs	r2, #204	; 0xcc
 80118f8:	4918      	ldr	r1, [pc, #96]	; (801195c <ip_reass_free_complete_datagram+0x13c>)
 80118fa:	4816      	ldr	r0, [pc, #88]	; (8011954 <ip_reass_free_complete_datagram+0x134>)
 80118fc:	f00b fd96 	bl	801d42c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011900:	8bfa      	ldrh	r2, [r7, #30]
 8011902:	8a7b      	ldrh	r3, [r7, #18]
 8011904:	4413      	add	r3, r2
 8011906:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011908:	68f8      	ldr	r0, [r7, #12]
 801190a:	f002 f845 	bl	8013998 <pbuf_free>
  while (p != NULL) {
 801190e:	69bb      	ldr	r3, [r7, #24]
 8011910:	2b00      	cmp	r3, #0
 8011912:	d1dc      	bne.n	80118ce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8011914:	6839      	ldr	r1, [r7, #0]
 8011916:	6878      	ldr	r0, [r7, #4]
 8011918:	f000 f8c2 	bl	8011aa0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801191c:	4b10      	ldr	r3, [pc, #64]	; (8011960 <ip_reass_free_complete_datagram+0x140>)
 801191e:	881b      	ldrh	r3, [r3, #0]
 8011920:	8bfa      	ldrh	r2, [r7, #30]
 8011922:	429a      	cmp	r2, r3
 8011924:	d905      	bls.n	8011932 <ip_reass_free_complete_datagram+0x112>
 8011926:	4b09      	ldr	r3, [pc, #36]	; (801194c <ip_reass_free_complete_datagram+0x12c>)
 8011928:	22d2      	movs	r2, #210	; 0xd2
 801192a:	490e      	ldr	r1, [pc, #56]	; (8011964 <ip_reass_free_complete_datagram+0x144>)
 801192c:	4809      	ldr	r0, [pc, #36]	; (8011954 <ip_reass_free_complete_datagram+0x134>)
 801192e:	f00b fd7d 	bl	801d42c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8011932:	4b0b      	ldr	r3, [pc, #44]	; (8011960 <ip_reass_free_complete_datagram+0x140>)
 8011934:	881a      	ldrh	r2, [r3, #0]
 8011936:	8bfb      	ldrh	r3, [r7, #30]
 8011938:	1ad3      	subs	r3, r2, r3
 801193a:	b29a      	uxth	r2, r3
 801193c:	4b08      	ldr	r3, [pc, #32]	; (8011960 <ip_reass_free_complete_datagram+0x140>)
 801193e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8011940:	8bfb      	ldrh	r3, [r7, #30]
}
 8011942:	4618      	mov	r0, r3
 8011944:	3720      	adds	r7, #32
 8011946:	46bd      	mov	sp, r7
 8011948:	bd80      	pop	{r7, pc}
 801194a:	bf00      	nop
 801194c:	080216ec 	.word	0x080216ec
 8011950:	08021750 	.word	0x08021750
 8011954:	0802175c 	.word	0x0802175c
 8011958:	08021784 	.word	0x08021784
 801195c:	08021798 	.word	0x08021798
 8011960:	24003b3c 	.word	0x24003b3c
 8011964:	080217b8 	.word	0x080217b8

08011968 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b08a      	sub	sp, #40	; 0x28
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8011972:	2300      	movs	r3, #0
 8011974:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8011976:	2300      	movs	r3, #0
 8011978:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801197a:	2300      	movs	r3, #0
 801197c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801197e:	2300      	movs	r3, #0
 8011980:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8011982:	2300      	movs	r3, #0
 8011984:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8011986:	4b28      	ldr	r3, [pc, #160]	; (8011a28 <ip_reass_remove_oldest_datagram+0xc0>)
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801198c:	e030      	b.n	80119f0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011990:	695a      	ldr	r2, [r3, #20]
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	68db      	ldr	r3, [r3, #12]
 8011996:	429a      	cmp	r2, r3
 8011998:	d10c      	bne.n	80119b4 <ip_reass_remove_oldest_datagram+0x4c>
 801199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199c:	699a      	ldr	r2, [r3, #24]
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	691b      	ldr	r3, [r3, #16]
 80119a2:	429a      	cmp	r2, r3
 80119a4:	d106      	bne.n	80119b4 <ip_reass_remove_oldest_datagram+0x4c>
 80119a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a8:	899a      	ldrh	r2, [r3, #12]
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	889b      	ldrh	r3, [r3, #4]
 80119ae:	b29b      	uxth	r3, r3
 80119b0:	429a      	cmp	r2, r3
 80119b2:	d014      	beq.n	80119de <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80119b4:	693b      	ldr	r3, [r7, #16]
 80119b6:	3301      	adds	r3, #1
 80119b8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80119ba:	6a3b      	ldr	r3, [r7, #32]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d104      	bne.n	80119ca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80119c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80119c4:	69fb      	ldr	r3, [r7, #28]
 80119c6:	61bb      	str	r3, [r7, #24]
 80119c8:	e009      	b.n	80119de <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80119ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119cc:	7fda      	ldrb	r2, [r3, #31]
 80119ce:	6a3b      	ldr	r3, [r7, #32]
 80119d0:	7fdb      	ldrb	r3, [r3, #31]
 80119d2:	429a      	cmp	r2, r3
 80119d4:	d803      	bhi.n	80119de <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80119d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80119da:	69fb      	ldr	r3, [r7, #28]
 80119dc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80119de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d001      	beq.n	80119ea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80119e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80119ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80119f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d1cb      	bne.n	801198e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80119f6:	6a3b      	ldr	r3, [r7, #32]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d008      	beq.n	8011a0e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80119fc:	69b9      	ldr	r1, [r7, #24]
 80119fe:	6a38      	ldr	r0, [r7, #32]
 8011a00:	f7ff ff0e 	bl	8011820 <ip_reass_free_complete_datagram>
 8011a04:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8011a06:	697a      	ldr	r2, [r7, #20]
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	4413      	add	r3, r2
 8011a0c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011a0e:	697a      	ldr	r2, [r7, #20]
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	429a      	cmp	r2, r3
 8011a14:	da02      	bge.n	8011a1c <ip_reass_remove_oldest_datagram+0xb4>
 8011a16:	693b      	ldr	r3, [r7, #16]
 8011a18:	2b01      	cmp	r3, #1
 8011a1a:	dcac      	bgt.n	8011976 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011a1c:	697b      	ldr	r3, [r7, #20]
}
 8011a1e:	4618      	mov	r0, r3
 8011a20:	3728      	adds	r7, #40	; 0x28
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}
 8011a26:	bf00      	nop
 8011a28:	24003b38 	.word	0x24003b38

08011a2c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b084      	sub	sp, #16
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	6078      	str	r0, [r7, #4]
 8011a34:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011a36:	2004      	movs	r0, #4
 8011a38:	f001 f90c 	bl	8012c54 <memp_malloc>
 8011a3c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d110      	bne.n	8011a66 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011a44:	6839      	ldr	r1, [r7, #0]
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f7ff ff8e 	bl	8011968 <ip_reass_remove_oldest_datagram>
 8011a4c:	4602      	mov	r2, r0
 8011a4e:	683b      	ldr	r3, [r7, #0]
 8011a50:	4293      	cmp	r3, r2
 8011a52:	dc03      	bgt.n	8011a5c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011a54:	2004      	movs	r0, #4
 8011a56:	f001 f8fd 	bl	8012c54 <memp_malloc>
 8011a5a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d101      	bne.n	8011a66 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8011a62:	2300      	movs	r3, #0
 8011a64:	e016      	b.n	8011a94 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011a66:	2220      	movs	r2, #32
 8011a68:	2100      	movs	r1, #0
 8011a6a:	68f8      	ldr	r0, [r7, #12]
 8011a6c:	f00a fde4 	bl	801c638 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	220f      	movs	r2, #15
 8011a74:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8011a76:	4b09      	ldr	r3, [pc, #36]	; (8011a9c <ip_reass_enqueue_new_datagram+0x70>)
 8011a78:	681a      	ldr	r2, [r3, #0]
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8011a7e:	4a07      	ldr	r2, [pc, #28]	; (8011a9c <ip_reass_enqueue_new_datagram+0x70>)
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	3308      	adds	r3, #8
 8011a88:	2214      	movs	r2, #20
 8011a8a:	6879      	ldr	r1, [r7, #4]
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	f00a fdab 	bl	801c5e8 <memcpy>
  return ipr;
 8011a92:	68fb      	ldr	r3, [r7, #12]
}
 8011a94:	4618      	mov	r0, r3
 8011a96:	3710      	adds	r7, #16
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	bd80      	pop	{r7, pc}
 8011a9c:	24003b38 	.word	0x24003b38

08011aa0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011aa0:	b580      	push	{r7, lr}
 8011aa2:	b082      	sub	sp, #8
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	6078      	str	r0, [r7, #4]
 8011aa8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8011aaa:	4b10      	ldr	r3, [pc, #64]	; (8011aec <ip_reass_dequeue_datagram+0x4c>)
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	687a      	ldr	r2, [r7, #4]
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d104      	bne.n	8011abe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	681b      	ldr	r3, [r3, #0]
 8011ab8:	4a0c      	ldr	r2, [pc, #48]	; (8011aec <ip_reass_dequeue_datagram+0x4c>)
 8011aba:	6013      	str	r3, [r2, #0]
 8011abc:	e00d      	b.n	8011ada <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011abe:	683b      	ldr	r3, [r7, #0]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d106      	bne.n	8011ad2 <ip_reass_dequeue_datagram+0x32>
 8011ac4:	4b0a      	ldr	r3, [pc, #40]	; (8011af0 <ip_reass_dequeue_datagram+0x50>)
 8011ac6:	f240 1245 	movw	r2, #325	; 0x145
 8011aca:	490a      	ldr	r1, [pc, #40]	; (8011af4 <ip_reass_dequeue_datagram+0x54>)
 8011acc:	480a      	ldr	r0, [pc, #40]	; (8011af8 <ip_reass_dequeue_datagram+0x58>)
 8011ace:	f00b fcad 	bl	801d42c <iprintf>
    prev->next = ipr->next;
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681a      	ldr	r2, [r3, #0]
 8011ad6:	683b      	ldr	r3, [r7, #0]
 8011ad8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011ada:	6879      	ldr	r1, [r7, #4]
 8011adc:	2004      	movs	r0, #4
 8011ade:	f001 f905 	bl	8012cec <memp_free>
}
 8011ae2:	bf00      	nop
 8011ae4:	3708      	adds	r7, #8
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}
 8011aea:	bf00      	nop
 8011aec:	24003b38 	.word	0x24003b38
 8011af0:	080216ec 	.word	0x080216ec
 8011af4:	080217dc 	.word	0x080217dc
 8011af8:	0802175c 	.word	0x0802175c

08011afc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b08c      	sub	sp, #48	; 0x30
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	60f8      	str	r0, [r7, #12]
 8011b04:	60b9      	str	r1, [r7, #8]
 8011b06:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011b0c:	2301      	movs	r3, #1
 8011b0e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8011b10:	68bb      	ldr	r3, [r7, #8]
 8011b12:	685b      	ldr	r3, [r3, #4]
 8011b14:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011b16:	69fb      	ldr	r3, [r7, #28]
 8011b18:	885b      	ldrh	r3, [r3, #2]
 8011b1a:	b29b      	uxth	r3, r3
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	f7fe f8a5 	bl	800fc6c <lwip_htons>
 8011b22:	4603      	mov	r3, r0
 8011b24:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8011b26:	69fb      	ldr	r3, [r7, #28]
 8011b28:	781b      	ldrb	r3, [r3, #0]
 8011b2a:	f003 030f 	and.w	r3, r3, #15
 8011b2e:	b2db      	uxtb	r3, r3
 8011b30:	009b      	lsls	r3, r3, #2
 8011b32:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8011b34:	7e7b      	ldrb	r3, [r7, #25]
 8011b36:	b29b      	uxth	r3, r3
 8011b38:	8b7a      	ldrh	r2, [r7, #26]
 8011b3a:	429a      	cmp	r2, r3
 8011b3c:	d202      	bcs.n	8011b44 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011b3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011b42:	e135      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8011b44:	7e7b      	ldrb	r3, [r7, #25]
 8011b46:	b29b      	uxth	r3, r3
 8011b48:	8b7a      	ldrh	r2, [r7, #26]
 8011b4a:	1ad3      	subs	r3, r2, r3
 8011b4c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011b4e:	69fb      	ldr	r3, [r7, #28]
 8011b50:	88db      	ldrh	r3, [r3, #6]
 8011b52:	b29b      	uxth	r3, r3
 8011b54:	4618      	mov	r0, r3
 8011b56:	f7fe f889 	bl	800fc6c <lwip_htons>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011b60:	b29b      	uxth	r3, r3
 8011b62:	00db      	lsls	r3, r3, #3
 8011b64:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8011b66:	68bb      	ldr	r3, [r7, #8]
 8011b68:	685b      	ldr	r3, [r3, #4]
 8011b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8011b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b6e:	2200      	movs	r2, #0
 8011b70:	701a      	strb	r2, [r3, #0]
 8011b72:	2200      	movs	r2, #0
 8011b74:	705a      	strb	r2, [r3, #1]
 8011b76:	2200      	movs	r2, #0
 8011b78:	709a      	strb	r2, [r3, #2]
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8011b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b80:	8afa      	ldrh	r2, [r7, #22]
 8011b82:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8011b84:	8afa      	ldrh	r2, [r7, #22]
 8011b86:	8b7b      	ldrh	r3, [r7, #26]
 8011b88:	4413      	add	r3, r2
 8011b8a:	b29a      	uxth	r2, r3
 8011b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b8e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8011b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b92:	88db      	ldrh	r3, [r3, #6]
 8011b94:	b29b      	uxth	r3, r3
 8011b96:	8afa      	ldrh	r2, [r7, #22]
 8011b98:	429a      	cmp	r2, r3
 8011b9a:	d902      	bls.n	8011ba2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011b9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011ba0:	e106      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	685b      	ldr	r3, [r3, #4]
 8011ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8011ba8:	e068      	b.n	8011c7c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8011baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bac:	685b      	ldr	r3, [r3, #4]
 8011bae:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8011bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb2:	889b      	ldrh	r3, [r3, #4]
 8011bb4:	b29a      	uxth	r2, r3
 8011bb6:	693b      	ldr	r3, [r7, #16]
 8011bb8:	889b      	ldrh	r3, [r3, #4]
 8011bba:	b29b      	uxth	r3, r3
 8011bbc:	429a      	cmp	r2, r3
 8011bbe:	d235      	bcs.n	8011c2c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8011bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011bc4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8011bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d020      	beq.n	8011c0e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bce:	889b      	ldrh	r3, [r3, #4]
 8011bd0:	b29a      	uxth	r2, r3
 8011bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bd4:	88db      	ldrh	r3, [r3, #6]
 8011bd6:	b29b      	uxth	r3, r3
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d307      	bcc.n	8011bec <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8011bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bde:	88db      	ldrh	r3, [r3, #6]
 8011be0:	b29a      	uxth	r2, r3
 8011be2:	693b      	ldr	r3, [r7, #16]
 8011be4:	889b      	ldrh	r3, [r3, #4]
 8011be6:	b29b      	uxth	r3, r3
 8011be8:	429a      	cmp	r2, r3
 8011bea:	d902      	bls.n	8011bf2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011bf0:	e0de      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8011bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bf4:	68ba      	ldr	r2, [r7, #8]
 8011bf6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8011bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bfa:	88db      	ldrh	r3, [r3, #6]
 8011bfc:	b29a      	uxth	r2, r3
 8011bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c00:	889b      	ldrh	r3, [r3, #4]
 8011c02:	b29b      	uxth	r3, r3
 8011c04:	429a      	cmp	r2, r3
 8011c06:	d03d      	beq.n	8011c84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011c08:	2300      	movs	r3, #0
 8011c0a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8011c0c:	e03a      	b.n	8011c84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8011c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c10:	88db      	ldrh	r3, [r3, #6]
 8011c12:	b29a      	uxth	r2, r3
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	889b      	ldrh	r3, [r3, #4]
 8011c18:	b29b      	uxth	r3, r3
 8011c1a:	429a      	cmp	r2, r3
 8011c1c:	d902      	bls.n	8011c24 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011c1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011c22:	e0c5      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	68ba      	ldr	r2, [r7, #8]
 8011c28:	605a      	str	r2, [r3, #4]
      break;
 8011c2a:	e02b      	b.n	8011c84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8011c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2e:	889b      	ldrh	r3, [r3, #4]
 8011c30:	b29a      	uxth	r2, r3
 8011c32:	693b      	ldr	r3, [r7, #16]
 8011c34:	889b      	ldrh	r3, [r3, #4]
 8011c36:	b29b      	uxth	r3, r3
 8011c38:	429a      	cmp	r2, r3
 8011c3a:	d102      	bne.n	8011c42 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011c3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011c40:	e0b6      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8011c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c44:	889b      	ldrh	r3, [r3, #4]
 8011c46:	b29a      	uxth	r2, r3
 8011c48:	693b      	ldr	r3, [r7, #16]
 8011c4a:	88db      	ldrh	r3, [r3, #6]
 8011c4c:	b29b      	uxth	r3, r3
 8011c4e:	429a      	cmp	r2, r3
 8011c50:	d202      	bcs.n	8011c58 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011c56:	e0ab      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8011c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d009      	beq.n	8011c72 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8011c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c60:	88db      	ldrh	r3, [r3, #6]
 8011c62:	b29a      	uxth	r2, r3
 8011c64:	693b      	ldr	r3, [r7, #16]
 8011c66:	889b      	ldrh	r3, [r3, #4]
 8011c68:	b29b      	uxth	r3, r3
 8011c6a:	429a      	cmp	r2, r3
 8011c6c:	d001      	beq.n	8011c72 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011c6e:	2300      	movs	r3, #0
 8011c70:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8011c78:	693b      	ldr	r3, [r7, #16]
 8011c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8011c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d193      	bne.n	8011baa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8011c82:	e000      	b.n	8011c86 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8011c84:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8011c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d12d      	bne.n	8011ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8011c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d01c      	beq.n	8011ccc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8011c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c94:	88db      	ldrh	r3, [r3, #6]
 8011c96:	b29a      	uxth	r2, r3
 8011c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c9a:	889b      	ldrh	r3, [r3, #4]
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	429a      	cmp	r2, r3
 8011ca0:	d906      	bls.n	8011cb0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8011ca2:	4b45      	ldr	r3, [pc, #276]	; (8011db8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011ca4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8011ca8:	4944      	ldr	r1, [pc, #272]	; (8011dbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011caa:	4845      	ldr	r0, [pc, #276]	; (8011dc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011cac:	f00b fbbe 	bl	801d42c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8011cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb2:	68ba      	ldr	r2, [r7, #8]
 8011cb4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8011cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb8:	88db      	ldrh	r3, [r3, #6]
 8011cba:	b29a      	uxth	r2, r3
 8011cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cbe:	889b      	ldrh	r3, [r3, #4]
 8011cc0:	b29b      	uxth	r3, r3
 8011cc2:	429a      	cmp	r2, r3
 8011cc4:	d010      	beq.n	8011ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	623b      	str	r3, [r7, #32]
 8011cca:	e00d      	b.n	8011ce8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	685b      	ldr	r3, [r3, #4]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d006      	beq.n	8011ce2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8011cd4:	4b38      	ldr	r3, [pc, #224]	; (8011db8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011cd6:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8011cda:	493a      	ldr	r1, [pc, #232]	; (8011dc4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011cdc:	4838      	ldr	r0, [pc, #224]	; (8011dc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011cde:	f00b fba5 	bl	801d42c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	68ba      	ldr	r2, [r7, #8]
 8011ce6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d105      	bne.n	8011cfa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	7f9b      	ldrb	r3, [r3, #30]
 8011cf2:	f003 0301 	and.w	r3, r3, #1
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d059      	beq.n	8011dae <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8011cfa:	6a3b      	ldr	r3, [r7, #32]
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d04f      	beq.n	8011da0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	685b      	ldr	r3, [r3, #4]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d006      	beq.n	8011d16 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	685b      	ldr	r3, [r3, #4]
 8011d0c:	685b      	ldr	r3, [r3, #4]
 8011d0e:	889b      	ldrh	r3, [r3, #4]
 8011d10:	b29b      	uxth	r3, r3
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d002      	beq.n	8011d1c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8011d16:	2300      	movs	r3, #0
 8011d18:	623b      	str	r3, [r7, #32]
 8011d1a:	e041      	b.n	8011da0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8011d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d1e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8011d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011d26:	e012      	b.n	8011d4e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8011d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d2a:	685b      	ldr	r3, [r3, #4]
 8011d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8011d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d30:	88db      	ldrh	r3, [r3, #6]
 8011d32:	b29a      	uxth	r2, r3
 8011d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d36:	889b      	ldrh	r3, [r3, #4]
 8011d38:	b29b      	uxth	r3, r3
 8011d3a:	429a      	cmp	r2, r3
 8011d3c:	d002      	beq.n	8011d44 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8011d3e:	2300      	movs	r3, #0
 8011d40:	623b      	str	r3, [r7, #32]
            break;
 8011d42:	e007      	b.n	8011d54 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8011d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d46:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8011d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d1e9      	bne.n	8011d28 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8011d54:	6a3b      	ldr	r3, [r7, #32]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d022      	beq.n	8011da0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	685b      	ldr	r3, [r3, #4]
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d106      	bne.n	8011d70 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8011d62:	4b15      	ldr	r3, [pc, #84]	; (8011db8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011d64:	f240 12df 	movw	r2, #479	; 0x1df
 8011d68:	4917      	ldr	r1, [pc, #92]	; (8011dc8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8011d6a:	4815      	ldr	r0, [pc, #84]	; (8011dc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011d6c:	f00b fb5e 	bl	801d42c <iprintf>
          LWIP_ASSERT("sanity check",
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	685b      	ldr	r3, [r3, #4]
 8011d74:	685b      	ldr	r3, [r3, #4]
 8011d76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	d106      	bne.n	8011d8a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8011d7c:	4b0e      	ldr	r3, [pc, #56]	; (8011db8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011d7e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011d82:	4911      	ldr	r1, [pc, #68]	; (8011dc8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8011d84:	480e      	ldr	r0, [pc, #56]	; (8011dc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011d86:	f00b fb51 	bl	801d42c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8011d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d006      	beq.n	8011da0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8011d92:	4b09      	ldr	r3, [pc, #36]	; (8011db8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011d94:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8011d98:	490c      	ldr	r1, [pc, #48]	; (8011dcc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8011d9a:	4809      	ldr	r0, [pc, #36]	; (8011dc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011d9c:	f00b fb46 	bl	801d42c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8011da0:	6a3b      	ldr	r3, [r7, #32]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	bf14      	ite	ne
 8011da6:	2301      	movne	r3, #1
 8011da8:	2300      	moveq	r3, #0
 8011daa:	b2db      	uxtb	r3, r3
 8011dac:	e000      	b.n	8011db0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8011dae:	2300      	movs	r3, #0
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	3730      	adds	r7, #48	; 0x30
 8011db4:	46bd      	mov	sp, r7
 8011db6:	bd80      	pop	{r7, pc}
 8011db8:	080216ec 	.word	0x080216ec
 8011dbc:	080217f8 	.word	0x080217f8
 8011dc0:	0802175c 	.word	0x0802175c
 8011dc4:	08021818 	.word	0x08021818
 8011dc8:	08021850 	.word	0x08021850
 8011dcc:	08021860 	.word	0x08021860

08011dd0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8011dd0:	b580      	push	{r7, lr}
 8011dd2:	b08e      	sub	sp, #56	; 0x38
 8011dd4:	af00      	add	r7, sp, #0
 8011dd6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	685b      	ldr	r3, [r3, #4]
 8011ddc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8011dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	f003 030f 	and.w	r3, r3, #15
 8011de6:	b2db      	uxtb	r3, r3
 8011de8:	009b      	lsls	r3, r3, #2
 8011dea:	b2db      	uxtb	r3, r3
 8011dec:	2b14      	cmp	r3, #20
 8011dee:	f040 8167 	bne.w	80120c0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8011df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011df4:	88db      	ldrh	r3, [r3, #6]
 8011df6:	b29b      	uxth	r3, r3
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f7fd ff37 	bl	800fc6c <lwip_htons>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011e04:	b29b      	uxth	r3, r3
 8011e06:	00db      	lsls	r3, r3, #3
 8011e08:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e0c:	885b      	ldrh	r3, [r3, #2]
 8011e0e:	b29b      	uxth	r3, r3
 8011e10:	4618      	mov	r0, r3
 8011e12:	f7fd ff2b 	bl	800fc6c <lwip_htons>
 8011e16:	4603      	mov	r3, r0
 8011e18:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8011e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e1c:	781b      	ldrb	r3, [r3, #0]
 8011e1e:	f003 030f 	and.w	r3, r3, #15
 8011e22:	b2db      	uxtb	r3, r3
 8011e24:	009b      	lsls	r3, r3, #2
 8011e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8011e2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011e2e:	b29b      	uxth	r3, r3
 8011e30:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011e32:	429a      	cmp	r2, r3
 8011e34:	f0c0 8146 	bcc.w	80120c4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8011e38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011e40:	1ad3      	subs	r3, r2, r3
 8011e42:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8011e44:	6878      	ldr	r0, [r7, #4]
 8011e46:	f001 fe2f 	bl	8013aa8 <pbuf_clen>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011e4e:	4b9f      	ldr	r3, [pc, #636]	; (80120cc <ip4_reass+0x2fc>)
 8011e50:	881b      	ldrh	r3, [r3, #0]
 8011e52:	461a      	mov	r2, r3
 8011e54:	8c3b      	ldrh	r3, [r7, #32]
 8011e56:	4413      	add	r3, r2
 8011e58:	2b0a      	cmp	r3, #10
 8011e5a:	dd10      	ble.n	8011e7e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011e5c:	8c3b      	ldrh	r3, [r7, #32]
 8011e5e:	4619      	mov	r1, r3
 8011e60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e62:	f7ff fd81 	bl	8011968 <ip_reass_remove_oldest_datagram>
 8011e66:	4603      	mov	r3, r0
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	f000 812d 	beq.w	80120c8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011e6e:	4b97      	ldr	r3, [pc, #604]	; (80120cc <ip4_reass+0x2fc>)
 8011e70:	881b      	ldrh	r3, [r3, #0]
 8011e72:	461a      	mov	r2, r3
 8011e74:	8c3b      	ldrh	r3, [r7, #32]
 8011e76:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011e78:	2b0a      	cmp	r3, #10
 8011e7a:	f300 8125 	bgt.w	80120c8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011e7e:	4b94      	ldr	r3, [pc, #592]	; (80120d0 <ip4_reass+0x300>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	633b      	str	r3, [r7, #48]	; 0x30
 8011e84:	e015      	b.n	8011eb2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e88:	695a      	ldr	r2, [r3, #20]
 8011e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e8c:	68db      	ldr	r3, [r3, #12]
 8011e8e:	429a      	cmp	r2, r3
 8011e90:	d10c      	bne.n	8011eac <ip4_reass+0xdc>
 8011e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e94:	699a      	ldr	r2, [r3, #24]
 8011e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e98:	691b      	ldr	r3, [r3, #16]
 8011e9a:	429a      	cmp	r2, r3
 8011e9c:	d106      	bne.n	8011eac <ip4_reass+0xdc>
 8011e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ea0:	899a      	ldrh	r2, [r3, #12]
 8011ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ea4:	889b      	ldrh	r3, [r3, #4]
 8011ea6:	b29b      	uxth	r3, r3
 8011ea8:	429a      	cmp	r2, r3
 8011eaa:	d006      	beq.n	8011eba <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	633b      	str	r3, [r7, #48]	; 0x30
 8011eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d1e6      	bne.n	8011e86 <ip4_reass+0xb6>
 8011eb8:	e000      	b.n	8011ebc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8011eba:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8011ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d109      	bne.n	8011ed6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8011ec2:	8c3b      	ldrh	r3, [r7, #32]
 8011ec4:	4619      	mov	r1, r3
 8011ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ec8:	f7ff fdb0 	bl	8011a2c <ip_reass_enqueue_new_datagram>
 8011ecc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8011ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d11c      	bne.n	8011f0e <ip4_reass+0x13e>
      goto nullreturn;
 8011ed4:	e109      	b.n	80120ea <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ed8:	88db      	ldrh	r3, [r3, #6]
 8011eda:	b29b      	uxth	r3, r3
 8011edc:	4618      	mov	r0, r3
 8011ede:	f7fd fec5 	bl	800fc6c <lwip_htons>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d110      	bne.n	8011f0e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8011eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eee:	89db      	ldrh	r3, [r3, #14]
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f7fd febb 	bl	800fc6c <lwip_htons>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d006      	beq.n	8011f0e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f02:	3308      	adds	r3, #8
 8011f04:	2214      	movs	r2, #20
 8011f06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011f08:	4618      	mov	r0, r3
 8011f0a:	f00a fb6d 	bl	801c5e8 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8011f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f10:	88db      	ldrh	r3, [r3, #6]
 8011f12:	b29b      	uxth	r3, r3
 8011f14:	f003 0320 	and.w	r3, r3, #32
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	bf0c      	ite	eq
 8011f1c:	2301      	moveq	r3, #1
 8011f1e:	2300      	movne	r3, #0
 8011f20:	b2db      	uxtb	r3, r3
 8011f22:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8011f24:	69fb      	ldr	r3, [r7, #28]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d00e      	beq.n	8011f48 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8011f2a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011f2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011f2e:	4413      	add	r3, r2
 8011f30:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8011f32:	8b7a      	ldrh	r2, [r7, #26]
 8011f34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011f36:	429a      	cmp	r2, r3
 8011f38:	f0c0 80a0 	bcc.w	801207c <ip4_reass+0x2ac>
 8011f3c:	8b7b      	ldrh	r3, [r7, #26]
 8011f3e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8011f42:	4293      	cmp	r3, r2
 8011f44:	f200 809a 	bhi.w	801207c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8011f48:	69fa      	ldr	r2, [r7, #28]
 8011f4a:	6879      	ldr	r1, [r7, #4]
 8011f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011f4e:	f7ff fdd5 	bl	8011afc <ip_reass_chain_frag_into_datagram_and_validate>
 8011f52:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8011f54:	697b      	ldr	r3, [r7, #20]
 8011f56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011f5a:	f000 8091 	beq.w	8012080 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011f5e:	4b5b      	ldr	r3, [pc, #364]	; (80120cc <ip4_reass+0x2fc>)
 8011f60:	881a      	ldrh	r2, [r3, #0]
 8011f62:	8c3b      	ldrh	r3, [r7, #32]
 8011f64:	4413      	add	r3, r2
 8011f66:	b29a      	uxth	r2, r3
 8011f68:	4b58      	ldr	r3, [pc, #352]	; (80120cc <ip4_reass+0x2fc>)
 8011f6a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8011f6c:	69fb      	ldr	r3, [r7, #28]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d00d      	beq.n	8011f8e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8011f72:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011f74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011f76:	4413      	add	r3, r2
 8011f78:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8011f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f7c:	8a7a      	ldrh	r2, [r7, #18]
 8011f7e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f82:	7f9b      	ldrb	r3, [r3, #30]
 8011f84:	f043 0301 	orr.w	r3, r3, #1
 8011f88:	b2da      	uxtb	r2, r3
 8011f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f8c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	2b01      	cmp	r3, #1
 8011f92:	d171      	bne.n	8012078 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8011f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f96:	8b9b      	ldrh	r3, [r3, #28]
 8011f98:	3314      	adds	r3, #20
 8011f9a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8011f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f9e:	685b      	ldr	r3, [r3, #4]
 8011fa0:	685b      	ldr	r3, [r3, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8011fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fa8:	685b      	ldr	r3, [r3, #4]
 8011faa:	685b      	ldr	r3, [r3, #4]
 8011fac:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8011fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fb0:	3308      	adds	r3, #8
 8011fb2:	2214      	movs	r2, #20
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011fb8:	f00a fb16 	bl	801c5e8 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8011fbc:	8a3b      	ldrh	r3, [r7, #16]
 8011fbe:	4618      	mov	r0, r3
 8011fc0:	f7fd fe54 	bl	800fc6c <lwip_htons>
 8011fc4:	4603      	mov	r3, r0
 8011fc6:	461a      	mov	r2, r3
 8011fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8011fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fce:	2200      	movs	r2, #0
 8011fd0:	719a      	strb	r2, [r3, #6]
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8011fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fd8:	2200      	movs	r2, #0
 8011fda:	729a      	strb	r2, [r3, #10]
 8011fdc:	2200      	movs	r2, #0
 8011fde:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8011fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fe2:	685b      	ldr	r3, [r3, #4]
 8011fe4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8011fe6:	e00d      	b.n	8012004 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8011fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8011fee:	2114      	movs	r1, #20
 8011ff0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011ff2:	f001 fc4b 	bl	801388c <pbuf_remove_header>
      pbuf_cat(p, r);
 8011ff6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011ff8:	6878      	ldr	r0, [r7, #4]
 8011ffa:	f001 fd8f 	bl	8013b1c <pbuf_cat>
      r = iprh->next_pbuf;
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012006:	2b00      	cmp	r3, #0
 8012008:	d1ee      	bne.n	8011fe8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801200a:	4b31      	ldr	r3, [pc, #196]	; (80120d0 <ip4_reass+0x300>)
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012010:	429a      	cmp	r2, r3
 8012012:	d102      	bne.n	801201a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8012014:	2300      	movs	r3, #0
 8012016:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012018:	e010      	b.n	801203c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801201a:	4b2d      	ldr	r3, [pc, #180]	; (80120d0 <ip4_reass+0x300>)
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012020:	e007      	b.n	8012032 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8012022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012028:	429a      	cmp	r2, r3
 801202a:	d006      	beq.n	801203a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801202c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012034:	2b00      	cmp	r3, #0
 8012036:	d1f4      	bne.n	8012022 <ip4_reass+0x252>
 8012038:	e000      	b.n	801203c <ip4_reass+0x26c>
          break;
 801203a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801203c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801203e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012040:	f7ff fd2e 	bl	8011aa0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8012044:	6878      	ldr	r0, [r7, #4]
 8012046:	f001 fd2f 	bl	8013aa8 <pbuf_clen>
 801204a:	4603      	mov	r3, r0
 801204c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801204e:	4b1f      	ldr	r3, [pc, #124]	; (80120cc <ip4_reass+0x2fc>)
 8012050:	881b      	ldrh	r3, [r3, #0]
 8012052:	8c3a      	ldrh	r2, [r7, #32]
 8012054:	429a      	cmp	r2, r3
 8012056:	d906      	bls.n	8012066 <ip4_reass+0x296>
 8012058:	4b1e      	ldr	r3, [pc, #120]	; (80120d4 <ip4_reass+0x304>)
 801205a:	f240 229b 	movw	r2, #667	; 0x29b
 801205e:	491e      	ldr	r1, [pc, #120]	; (80120d8 <ip4_reass+0x308>)
 8012060:	481e      	ldr	r0, [pc, #120]	; (80120dc <ip4_reass+0x30c>)
 8012062:	f00b f9e3 	bl	801d42c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012066:	4b19      	ldr	r3, [pc, #100]	; (80120cc <ip4_reass+0x2fc>)
 8012068:	881a      	ldrh	r2, [r3, #0]
 801206a:	8c3b      	ldrh	r3, [r7, #32]
 801206c:	1ad3      	subs	r3, r2, r3
 801206e:	b29a      	uxth	r2, r3
 8012070:	4b16      	ldr	r3, [pc, #88]	; (80120cc <ip4_reass+0x2fc>)
 8012072:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	e03c      	b.n	80120f2 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8012078:	2300      	movs	r3, #0
 801207a:	e03a      	b.n	80120f2 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801207c:	bf00      	nop
 801207e:	e000      	b.n	8012082 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8012080:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8012082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012084:	2b00      	cmp	r3, #0
 8012086:	d106      	bne.n	8012096 <ip4_reass+0x2c6>
 8012088:	4b12      	ldr	r3, [pc, #72]	; (80120d4 <ip4_reass+0x304>)
 801208a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801208e:	4914      	ldr	r1, [pc, #80]	; (80120e0 <ip4_reass+0x310>)
 8012090:	4812      	ldr	r0, [pc, #72]	; (80120dc <ip4_reass+0x30c>)
 8012092:	f00b f9cb 	bl	801d42c <iprintf>
  if (ipr->p == NULL) {
 8012096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012098:	685b      	ldr	r3, [r3, #4]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d124      	bne.n	80120e8 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801209e:	4b0c      	ldr	r3, [pc, #48]	; (80120d0 <ip4_reass+0x300>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d006      	beq.n	80120b6 <ip4_reass+0x2e6>
 80120a8:	4b0a      	ldr	r3, [pc, #40]	; (80120d4 <ip4_reass+0x304>)
 80120aa:	f240 22ab 	movw	r2, #683	; 0x2ab
 80120ae:	490d      	ldr	r1, [pc, #52]	; (80120e4 <ip4_reass+0x314>)
 80120b0:	480a      	ldr	r0, [pc, #40]	; (80120dc <ip4_reass+0x30c>)
 80120b2:	f00b f9bb 	bl	801d42c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80120b6:	2100      	movs	r1, #0
 80120b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80120ba:	f7ff fcf1 	bl	8011aa0 <ip_reass_dequeue_datagram>
 80120be:	e014      	b.n	80120ea <ip4_reass+0x31a>
    goto nullreturn;
 80120c0:	bf00      	nop
 80120c2:	e012      	b.n	80120ea <ip4_reass+0x31a>
    goto nullreturn;
 80120c4:	bf00      	nop
 80120c6:	e010      	b.n	80120ea <ip4_reass+0x31a>
      goto nullreturn;
 80120c8:	bf00      	nop
 80120ca:	e00e      	b.n	80120ea <ip4_reass+0x31a>
 80120cc:	24003b3c 	.word	0x24003b3c
 80120d0:	24003b38 	.word	0x24003b38
 80120d4:	080216ec 	.word	0x080216ec
 80120d8:	08021884 	.word	0x08021884
 80120dc:	0802175c 	.word	0x0802175c
 80120e0:	080218a0 	.word	0x080218a0
 80120e4:	080218ac 	.word	0x080218ac
  }

nullreturn:
 80120e8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80120ea:	6878      	ldr	r0, [r7, #4]
 80120ec:	f001 fc54 	bl	8013998 <pbuf_free>
  return NULL;
 80120f0:	2300      	movs	r3, #0
}
 80120f2:	4618      	mov	r0, r3
 80120f4:	3738      	adds	r7, #56	; 0x38
 80120f6:	46bd      	mov	sp, r7
 80120f8:	bd80      	pop	{r7, pc}
 80120fa:	bf00      	nop

080120fc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8012100:	2005      	movs	r0, #5
 8012102:	f000 fda7 	bl	8012c54 <memp_malloc>
 8012106:	4603      	mov	r3, r0
}
 8012108:	4618      	mov	r0, r3
 801210a:	bd80      	pop	{r7, pc}

0801210c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801210c:	b580      	push	{r7, lr}
 801210e:	b082      	sub	sp, #8
 8012110:	af00      	add	r7, sp, #0
 8012112:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d106      	bne.n	8012128 <ip_frag_free_pbuf_custom_ref+0x1c>
 801211a:	4b07      	ldr	r3, [pc, #28]	; (8012138 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801211c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8012120:	4906      	ldr	r1, [pc, #24]	; (801213c <ip_frag_free_pbuf_custom_ref+0x30>)
 8012122:	4807      	ldr	r0, [pc, #28]	; (8012140 <ip_frag_free_pbuf_custom_ref+0x34>)
 8012124:	f00b f982 	bl	801d42c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012128:	6879      	ldr	r1, [r7, #4]
 801212a:	2005      	movs	r0, #5
 801212c:	f000 fdde 	bl	8012cec <memp_free>
}
 8012130:	bf00      	nop
 8012132:	3708      	adds	r7, #8
 8012134:	46bd      	mov	sp, r7
 8012136:	bd80      	pop	{r7, pc}
 8012138:	080216ec 	.word	0x080216ec
 801213c:	080218cc 	.word	0x080218cc
 8012140:	0802175c 	.word	0x0802175c

08012144 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b084      	sub	sp, #16
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d106      	bne.n	8012164 <ipfrag_free_pbuf_custom+0x20>
 8012156:	4b11      	ldr	r3, [pc, #68]	; (801219c <ipfrag_free_pbuf_custom+0x58>)
 8012158:	f240 22ce 	movw	r2, #718	; 0x2ce
 801215c:	4910      	ldr	r1, [pc, #64]	; (80121a0 <ipfrag_free_pbuf_custom+0x5c>)
 801215e:	4811      	ldr	r0, [pc, #68]	; (80121a4 <ipfrag_free_pbuf_custom+0x60>)
 8012160:	f00b f964 	bl	801d42c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8012164:	68fa      	ldr	r2, [r7, #12]
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	429a      	cmp	r2, r3
 801216a:	d006      	beq.n	801217a <ipfrag_free_pbuf_custom+0x36>
 801216c:	4b0b      	ldr	r3, [pc, #44]	; (801219c <ipfrag_free_pbuf_custom+0x58>)
 801216e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8012172:	490d      	ldr	r1, [pc, #52]	; (80121a8 <ipfrag_free_pbuf_custom+0x64>)
 8012174:	480b      	ldr	r0, [pc, #44]	; (80121a4 <ipfrag_free_pbuf_custom+0x60>)
 8012176:	f00b f959 	bl	801d42c <iprintf>
  if (pcr->original != NULL) {
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	695b      	ldr	r3, [r3, #20]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d004      	beq.n	801218c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	695b      	ldr	r3, [r3, #20]
 8012186:	4618      	mov	r0, r3
 8012188:	f001 fc06 	bl	8013998 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801218c:	68f8      	ldr	r0, [r7, #12]
 801218e:	f7ff ffbd 	bl	801210c <ip_frag_free_pbuf_custom_ref>
}
 8012192:	bf00      	nop
 8012194:	3710      	adds	r7, #16
 8012196:	46bd      	mov	sp, r7
 8012198:	bd80      	pop	{r7, pc}
 801219a:	bf00      	nop
 801219c:	080216ec 	.word	0x080216ec
 80121a0:	080218d8 	.word	0x080218d8
 80121a4:	0802175c 	.word	0x0802175c
 80121a8:	080218e4 	.word	0x080218e4

080121ac <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b094      	sub	sp, #80	; 0x50
 80121b0:	af02      	add	r7, sp, #8
 80121b2:	60f8      	str	r0, [r7, #12]
 80121b4:	60b9      	str	r1, [r7, #8]
 80121b6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80121b8:	2300      	movs	r3, #0
 80121ba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80121be:	68bb      	ldr	r3, [r7, #8]
 80121c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80121c2:	3b14      	subs	r3, #20
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	da00      	bge.n	80121ca <ip4_frag+0x1e>
 80121c8:	3307      	adds	r3, #7
 80121ca:	10db      	asrs	r3, r3, #3
 80121cc:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80121ce:	2314      	movs	r3, #20
 80121d0:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	685b      	ldr	r3, [r3, #4]
 80121d6:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80121d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80121da:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80121dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121de:	781b      	ldrb	r3, [r3, #0]
 80121e0:	f003 030f 	and.w	r3, r3, #15
 80121e4:	b2db      	uxtb	r3, r3
 80121e6:	009b      	lsls	r3, r3, #2
 80121e8:	b2db      	uxtb	r3, r3
 80121ea:	2b14      	cmp	r3, #20
 80121ec:	d002      	beq.n	80121f4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80121ee:	f06f 0305 	mvn.w	r3, #5
 80121f2:	e110      	b.n	8012416 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	895b      	ldrh	r3, [r3, #10]
 80121f8:	2b13      	cmp	r3, #19
 80121fa:	d809      	bhi.n	8012210 <ip4_frag+0x64>
 80121fc:	4b88      	ldr	r3, [pc, #544]	; (8012420 <ip4_frag+0x274>)
 80121fe:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8012202:	4988      	ldr	r1, [pc, #544]	; (8012424 <ip4_frag+0x278>)
 8012204:	4888      	ldr	r0, [pc, #544]	; (8012428 <ip4_frag+0x27c>)
 8012206:	f00b f911 	bl	801d42c <iprintf>
 801220a:	f06f 0305 	mvn.w	r3, #5
 801220e:	e102      	b.n	8012416 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012212:	88db      	ldrh	r3, [r3, #6]
 8012214:	b29b      	uxth	r3, r3
 8012216:	4618      	mov	r0, r3
 8012218:	f7fd fd28 	bl	800fc6c <lwip_htons>
 801221c:	4603      	mov	r3, r0
 801221e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8012220:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012222:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012226:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801222a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801222c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012230:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	891b      	ldrh	r3, [r3, #8]
 8012236:	3b14      	subs	r3, #20
 8012238:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801223c:	e0e1      	b.n	8012402 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801223e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012240:	00db      	lsls	r3, r3, #3
 8012242:	b29b      	uxth	r3, r3
 8012244:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012248:	4293      	cmp	r3, r2
 801224a:	bf28      	it	cs
 801224c:	4613      	movcs	r3, r2
 801224e:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8012250:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012254:	2114      	movs	r1, #20
 8012256:	200e      	movs	r0, #14
 8012258:	f001 f8ba 	bl	80133d0 <pbuf_alloc>
 801225c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012260:	2b00      	cmp	r3, #0
 8012262:	f000 80d5 	beq.w	8012410 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8012266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012268:	895b      	ldrh	r3, [r3, #10]
 801226a:	2b13      	cmp	r3, #19
 801226c:	d806      	bhi.n	801227c <ip4_frag+0xd0>
 801226e:	4b6c      	ldr	r3, [pc, #432]	; (8012420 <ip4_frag+0x274>)
 8012270:	f44f 7249 	mov.w	r2, #804	; 0x324
 8012274:	496d      	ldr	r1, [pc, #436]	; (801242c <ip4_frag+0x280>)
 8012276:	486c      	ldr	r0, [pc, #432]	; (8012428 <ip4_frag+0x27c>)
 8012278:	f00b f8d8 	bl	801d42c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801227c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801227e:	685b      	ldr	r3, [r3, #4]
 8012280:	2214      	movs	r2, #20
 8012282:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012284:	4618      	mov	r0, r3
 8012286:	f00a f9af 	bl	801c5e8 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801228c:	685b      	ldr	r3, [r3, #4]
 801228e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8012290:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012292:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8012296:	e064      	b.n	8012362 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	895a      	ldrh	r2, [r3, #10]
 801229c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801229e:	1ad3      	subs	r3, r2, r3
 80122a0:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	895b      	ldrh	r3, [r3, #10]
 80122a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80122a8:	429a      	cmp	r2, r3
 80122aa:	d906      	bls.n	80122ba <ip4_frag+0x10e>
 80122ac:	4b5c      	ldr	r3, [pc, #368]	; (8012420 <ip4_frag+0x274>)
 80122ae:	f240 322d 	movw	r2, #813	; 0x32d
 80122b2:	495f      	ldr	r1, [pc, #380]	; (8012430 <ip4_frag+0x284>)
 80122b4:	485c      	ldr	r0, [pc, #368]	; (8012428 <ip4_frag+0x27c>)
 80122b6:	f00b f8b9 	bl	801d42c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80122ba:	8bfa      	ldrh	r2, [r7, #30]
 80122bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80122c0:	4293      	cmp	r3, r2
 80122c2:	bf28      	it	cs
 80122c4:	4613      	movcs	r3, r2
 80122c6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80122ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d105      	bne.n	80122de <ip4_frag+0x132>
        poff = 0;
 80122d2:	2300      	movs	r3, #0
 80122d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	60fb      	str	r3, [r7, #12]
        continue;
 80122dc:	e041      	b.n	8012362 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80122de:	f7ff ff0d 	bl	80120fc <ip_frag_alloc_pbuf_custom_ref>
 80122e2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80122e4:	69bb      	ldr	r3, [r7, #24]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d103      	bne.n	80122f2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80122ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80122ec:	f001 fb54 	bl	8013998 <pbuf_free>
        goto memerr;
 80122f0:	e08f      	b.n	8012412 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80122f2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80122f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80122fa:	4413      	add	r3, r2
 80122fc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8012300:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8012304:	9201      	str	r2, [sp, #4]
 8012306:	9300      	str	r3, [sp, #0]
 8012308:	4603      	mov	r3, r0
 801230a:	2241      	movs	r2, #65	; 0x41
 801230c:	2000      	movs	r0, #0
 801230e:	f001 f989 	bl	8013624 <pbuf_alloced_custom>
 8012312:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8012314:	697b      	ldr	r3, [r7, #20]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d106      	bne.n	8012328 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801231a:	69b8      	ldr	r0, [r7, #24]
 801231c:	f7ff fef6 	bl	801210c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012320:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012322:	f001 fb39 	bl	8013998 <pbuf_free>
        goto memerr;
 8012326:	e074      	b.n	8012412 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8012328:	68f8      	ldr	r0, [r7, #12]
 801232a:	f001 fbd5 	bl	8013ad8 <pbuf_ref>
      pcr->original = p;
 801232e:	69bb      	ldr	r3, [r7, #24]
 8012330:	68fa      	ldr	r2, [r7, #12]
 8012332:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012334:	69bb      	ldr	r3, [r7, #24]
 8012336:	4a3f      	ldr	r2, [pc, #252]	; (8012434 <ip4_frag+0x288>)
 8012338:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801233a:	6979      	ldr	r1, [r7, #20]
 801233c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801233e:	f001 fbed 	bl	8013b1c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8012342:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8012346:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801234a:	1ad3      	subs	r3, r2, r3
 801234c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8012350:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012354:	2b00      	cmp	r3, #0
 8012356:	d004      	beq.n	8012362 <ip4_frag+0x1b6>
        poff = 0;
 8012358:	2300      	movs	r3, #0
 801235a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8012362:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012366:	2b00      	cmp	r3, #0
 8012368:	d196      	bne.n	8012298 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801236a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801236c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8012370:	4413      	add	r3, r2
 8012372:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8012374:	68bb      	ldr	r3, [r7, #8]
 8012376:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012378:	f1a3 0213 	sub.w	r2, r3, #19
 801237c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012380:	429a      	cmp	r2, r3
 8012382:	bfcc      	ite	gt
 8012384:	2301      	movgt	r3, #1
 8012386:	2300      	movle	r3, #0
 8012388:	b2db      	uxtb	r3, r3
 801238a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801238c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012390:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012394:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8012396:	6a3b      	ldr	r3, [r7, #32]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d002      	beq.n	80123a2 <ip4_frag+0x1f6>
 801239c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d003      	beq.n	80123aa <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80123a2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80123a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80123a8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80123aa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80123ac:	4618      	mov	r0, r3
 80123ae:	f7fd fc5d 	bl	800fc6c <lwip_htons>
 80123b2:	4603      	mov	r3, r0
 80123b4:	461a      	mov	r2, r3
 80123b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123b8:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80123ba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80123bc:	3314      	adds	r3, #20
 80123be:	b29b      	uxth	r3, r3
 80123c0:	4618      	mov	r0, r3
 80123c2:	f7fd fc53 	bl	800fc6c <lwip_htons>
 80123c6:	4603      	mov	r3, r0
 80123c8:	461a      	mov	r2, r3
 80123ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123cc:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80123ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123d0:	2200      	movs	r2, #0
 80123d2:	729a      	strb	r2, [r3, #10]
 80123d4:	2200      	movs	r2, #0
 80123d6:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80123d8:	68bb      	ldr	r3, [r7, #8]
 80123da:	695b      	ldr	r3, [r3, #20]
 80123dc:	687a      	ldr	r2, [r7, #4]
 80123de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80123e0:	68b8      	ldr	r0, [r7, #8]
 80123e2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80123e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80123e6:	f001 fad7 	bl	8013998 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80123ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80123ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80123f0:	1ad3      	subs	r3, r2, r3
 80123f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80123f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80123fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80123fc:	4413      	add	r3, r2
 80123fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8012402:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012406:	2b00      	cmp	r3, #0
 8012408:	f47f af19 	bne.w	801223e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801240c:	2300      	movs	r3, #0
 801240e:	e002      	b.n	8012416 <ip4_frag+0x26a>
      goto memerr;
 8012410:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012412:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8012416:	4618      	mov	r0, r3
 8012418:	3748      	adds	r7, #72	; 0x48
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}
 801241e:	bf00      	nop
 8012420:	080216ec 	.word	0x080216ec
 8012424:	080218f0 	.word	0x080218f0
 8012428:	0802175c 	.word	0x0802175c
 801242c:	0802190c 	.word	0x0802190c
 8012430:	0802192c 	.word	0x0802192c
 8012434:	08012145 	.word	0x08012145

08012438 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8012438:	b480      	push	{r7}
 801243a:	b083      	sub	sp, #12
 801243c:	af00      	add	r7, sp, #0
 801243e:	4603      	mov	r3, r0
 8012440:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8012442:	4b05      	ldr	r3, [pc, #20]	; (8012458 <ptr_to_mem+0x20>)
 8012444:	681a      	ldr	r2, [r3, #0]
 8012446:	88fb      	ldrh	r3, [r7, #6]
 8012448:	4413      	add	r3, r2
}
 801244a:	4618      	mov	r0, r3
 801244c:	370c      	adds	r7, #12
 801244e:	46bd      	mov	sp, r7
 8012450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012454:	4770      	bx	lr
 8012456:	bf00      	nop
 8012458:	24003b40 	.word	0x24003b40

0801245c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 801245c:	b480      	push	{r7}
 801245e:	b083      	sub	sp, #12
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8012464:	4b05      	ldr	r3, [pc, #20]	; (801247c <mem_to_ptr+0x20>)
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	687a      	ldr	r2, [r7, #4]
 801246a:	1ad3      	subs	r3, r2, r3
 801246c:	b29b      	uxth	r3, r3
}
 801246e:	4618      	mov	r0, r3
 8012470:	370c      	adds	r7, #12
 8012472:	46bd      	mov	sp, r7
 8012474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012478:	4770      	bx	lr
 801247a:	bf00      	nop
 801247c:	24003b40 	.word	0x24003b40

08012480 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8012480:	b590      	push	{r4, r7, lr}
 8012482:	b085      	sub	sp, #20
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8012488:	4b45      	ldr	r3, [pc, #276]	; (80125a0 <plug_holes+0x120>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	687a      	ldr	r2, [r7, #4]
 801248e:	429a      	cmp	r2, r3
 8012490:	d206      	bcs.n	80124a0 <plug_holes+0x20>
 8012492:	4b44      	ldr	r3, [pc, #272]	; (80125a4 <plug_holes+0x124>)
 8012494:	f240 12df 	movw	r2, #479	; 0x1df
 8012498:	4943      	ldr	r1, [pc, #268]	; (80125a8 <plug_holes+0x128>)
 801249a:	4844      	ldr	r0, [pc, #272]	; (80125ac <plug_holes+0x12c>)
 801249c:	f00a ffc6 	bl	801d42c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80124a0:	4b43      	ldr	r3, [pc, #268]	; (80125b0 <plug_holes+0x130>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	687a      	ldr	r2, [r7, #4]
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d306      	bcc.n	80124b8 <plug_holes+0x38>
 80124aa:	4b3e      	ldr	r3, [pc, #248]	; (80125a4 <plug_holes+0x124>)
 80124ac:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80124b0:	4940      	ldr	r1, [pc, #256]	; (80125b4 <plug_holes+0x134>)
 80124b2:	483e      	ldr	r0, [pc, #248]	; (80125ac <plug_holes+0x12c>)
 80124b4:	f00a ffba 	bl	801d42c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	791b      	ldrb	r3, [r3, #4]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d006      	beq.n	80124ce <plug_holes+0x4e>
 80124c0:	4b38      	ldr	r3, [pc, #224]	; (80125a4 <plug_holes+0x124>)
 80124c2:	f240 12e1 	movw	r2, #481	; 0x1e1
 80124c6:	493c      	ldr	r1, [pc, #240]	; (80125b8 <plug_holes+0x138>)
 80124c8:	4838      	ldr	r0, [pc, #224]	; (80125ac <plug_holes+0x12c>)
 80124ca:	f00a ffaf 	bl	801d42c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	881b      	ldrh	r3, [r3, #0]
 80124d2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80124d6:	d906      	bls.n	80124e6 <plug_holes+0x66>
 80124d8:	4b32      	ldr	r3, [pc, #200]	; (80125a4 <plug_holes+0x124>)
 80124da:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80124de:	4937      	ldr	r1, [pc, #220]	; (80125bc <plug_holes+0x13c>)
 80124e0:	4832      	ldr	r0, [pc, #200]	; (80125ac <plug_holes+0x12c>)
 80124e2:	f00a ffa3 	bl	801d42c <iprintf>

  nmem = ptr_to_mem(mem->next);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	881b      	ldrh	r3, [r3, #0]
 80124ea:	4618      	mov	r0, r3
 80124ec:	f7ff ffa4 	bl	8012438 <ptr_to_mem>
 80124f0:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80124f2:	687a      	ldr	r2, [r7, #4]
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	429a      	cmp	r2, r3
 80124f8:	d024      	beq.n	8012544 <plug_holes+0xc4>
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	791b      	ldrb	r3, [r3, #4]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d120      	bne.n	8012544 <plug_holes+0xc4>
 8012502:	4b2b      	ldr	r3, [pc, #172]	; (80125b0 <plug_holes+0x130>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	68fa      	ldr	r2, [r7, #12]
 8012508:	429a      	cmp	r2, r3
 801250a:	d01b      	beq.n	8012544 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801250c:	4b2c      	ldr	r3, [pc, #176]	; (80125c0 <plug_holes+0x140>)
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	68fa      	ldr	r2, [r7, #12]
 8012512:	429a      	cmp	r2, r3
 8012514:	d102      	bne.n	801251c <plug_holes+0x9c>
      lfree = mem;
 8012516:	4a2a      	ldr	r2, [pc, #168]	; (80125c0 <plug_holes+0x140>)
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	881a      	ldrh	r2, [r3, #0]
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	881b      	ldrh	r3, [r3, #0]
 8012528:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801252c:	d00a      	beq.n	8012544 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	881b      	ldrh	r3, [r3, #0]
 8012532:	4618      	mov	r0, r3
 8012534:	f7ff ff80 	bl	8012438 <ptr_to_mem>
 8012538:	4604      	mov	r4, r0
 801253a:	6878      	ldr	r0, [r7, #4]
 801253c:	f7ff ff8e 	bl	801245c <mem_to_ptr>
 8012540:	4603      	mov	r3, r0
 8012542:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	885b      	ldrh	r3, [r3, #2]
 8012548:	4618      	mov	r0, r3
 801254a:	f7ff ff75 	bl	8012438 <ptr_to_mem>
 801254e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8012550:	68ba      	ldr	r2, [r7, #8]
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	429a      	cmp	r2, r3
 8012556:	d01f      	beq.n	8012598 <plug_holes+0x118>
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	791b      	ldrb	r3, [r3, #4]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d11b      	bne.n	8012598 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8012560:	4b17      	ldr	r3, [pc, #92]	; (80125c0 <plug_holes+0x140>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	687a      	ldr	r2, [r7, #4]
 8012566:	429a      	cmp	r2, r3
 8012568:	d102      	bne.n	8012570 <plug_holes+0xf0>
      lfree = pmem;
 801256a:	4a15      	ldr	r2, [pc, #84]	; (80125c0 <plug_holes+0x140>)
 801256c:	68bb      	ldr	r3, [r7, #8]
 801256e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	881a      	ldrh	r2, [r3, #0]
 8012574:	68bb      	ldr	r3, [r7, #8]
 8012576:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	881b      	ldrh	r3, [r3, #0]
 801257c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012580:	d00a      	beq.n	8012598 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	881b      	ldrh	r3, [r3, #0]
 8012586:	4618      	mov	r0, r3
 8012588:	f7ff ff56 	bl	8012438 <ptr_to_mem>
 801258c:	4604      	mov	r4, r0
 801258e:	68b8      	ldr	r0, [r7, #8]
 8012590:	f7ff ff64 	bl	801245c <mem_to_ptr>
 8012594:	4603      	mov	r3, r0
 8012596:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8012598:	bf00      	nop
 801259a:	3714      	adds	r7, #20
 801259c:	46bd      	mov	sp, r7
 801259e:	bd90      	pop	{r4, r7, pc}
 80125a0:	24003b40 	.word	0x24003b40
 80125a4:	0802193c 	.word	0x0802193c
 80125a8:	08021998 	.word	0x08021998
 80125ac:	080219b0 	.word	0x080219b0
 80125b0:	24003b44 	.word	0x24003b44
 80125b4:	080219d8 	.word	0x080219d8
 80125b8:	080219f4 	.word	0x080219f4
 80125bc:	08021a10 	.word	0x08021a10
 80125c0:	24003b48 	.word	0x24003b48

080125c4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80125c4:	b580      	push	{r7, lr}
 80125c6:	b082      	sub	sp, #8
 80125c8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80125ca:	4b16      	ldr	r3, [pc, #88]	; (8012624 <mem_init+0x60>)
 80125cc:	4a16      	ldr	r2, [pc, #88]	; (8012628 <mem_init+0x64>)
 80125ce:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80125d0:	4b14      	ldr	r3, [pc, #80]	; (8012624 <mem_init+0x60>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80125dc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	2200      	movs	r2, #0
 80125e2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2200      	movs	r2, #0
 80125e8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80125ea:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80125ee:	f7ff ff23 	bl	8012438 <ptr_to_mem>
 80125f2:	4603      	mov	r3, r0
 80125f4:	4a0d      	ldr	r2, [pc, #52]	; (801262c <mem_init+0x68>)
 80125f6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80125f8:	4b0c      	ldr	r3, [pc, #48]	; (801262c <mem_init+0x68>)
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	2201      	movs	r2, #1
 80125fe:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8012600:	4b0a      	ldr	r3, [pc, #40]	; (801262c <mem_init+0x68>)
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8012608:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801260a:	4b08      	ldr	r3, [pc, #32]	; (801262c <mem_init+0x68>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8012612:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8012614:	4b03      	ldr	r3, [pc, #12]	; (8012624 <mem_init+0x60>)
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	4a05      	ldr	r2, [pc, #20]	; (8012630 <mem_init+0x6c>)
 801261a:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 801261c:	bf00      	nop
 801261e:	3708      	adds	r7, #8
 8012620:	46bd      	mov	sp, r7
 8012622:	bd80      	pop	{r7, pc}
 8012624:	24003b40 	.word	0x24003b40
 8012628:	30044000 	.word	0x30044000
 801262c:	24003b44 	.word	0x24003b44
 8012630:	24003b48 	.word	0x24003b48

08012634 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b086      	sub	sp, #24
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801263c:	6878      	ldr	r0, [r7, #4]
 801263e:	f7ff ff0d 	bl	801245c <mem_to_ptr>
 8012642:	4603      	mov	r3, r0
 8012644:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	881b      	ldrh	r3, [r3, #0]
 801264a:	4618      	mov	r0, r3
 801264c:	f7ff fef4 	bl	8012438 <ptr_to_mem>
 8012650:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	885b      	ldrh	r3, [r3, #2]
 8012656:	4618      	mov	r0, r3
 8012658:	f7ff feee 	bl	8012438 <ptr_to_mem>
 801265c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	881b      	ldrh	r3, [r3, #0]
 8012662:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012666:	d818      	bhi.n	801269a <mem_link_valid+0x66>
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	885b      	ldrh	r3, [r3, #2]
 801266c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012670:	d813      	bhi.n	801269a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012676:	8afa      	ldrh	r2, [r7, #22]
 8012678:	429a      	cmp	r2, r3
 801267a:	d004      	beq.n	8012686 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	881b      	ldrh	r3, [r3, #0]
 8012680:	8afa      	ldrh	r2, [r7, #22]
 8012682:	429a      	cmp	r2, r3
 8012684:	d109      	bne.n	801269a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012686:	4b08      	ldr	r3, [pc, #32]	; (80126a8 <mem_link_valid+0x74>)
 8012688:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801268a:	693a      	ldr	r2, [r7, #16]
 801268c:	429a      	cmp	r2, r3
 801268e:	d006      	beq.n	801269e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012690:	693b      	ldr	r3, [r7, #16]
 8012692:	885b      	ldrh	r3, [r3, #2]
 8012694:	8afa      	ldrh	r2, [r7, #22]
 8012696:	429a      	cmp	r2, r3
 8012698:	d001      	beq.n	801269e <mem_link_valid+0x6a>
    return 0;
 801269a:	2300      	movs	r3, #0
 801269c:	e000      	b.n	80126a0 <mem_link_valid+0x6c>
  }
  return 1;
 801269e:	2301      	movs	r3, #1
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	3718      	adds	r7, #24
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}
 80126a8:	24003b44 	.word	0x24003b44

080126ac <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80126ac:	b580      	push	{r7, lr}
 80126ae:	b084      	sub	sp, #16
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d04c      	beq.n	8012754 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	f003 0303 	and.w	r3, r3, #3
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d007      	beq.n	80126d4 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80126c4:	4b25      	ldr	r3, [pc, #148]	; (801275c <mem_free+0xb0>)
 80126c6:	f240 2273 	movw	r2, #627	; 0x273
 80126ca:	4925      	ldr	r1, [pc, #148]	; (8012760 <mem_free+0xb4>)
 80126cc:	4825      	ldr	r0, [pc, #148]	; (8012764 <mem_free+0xb8>)
 80126ce:	f00a fead 	bl	801d42c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80126d2:	e040      	b.n	8012756 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	3b08      	subs	r3, #8
 80126d8:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80126da:	4b23      	ldr	r3, [pc, #140]	; (8012768 <mem_free+0xbc>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	68fa      	ldr	r2, [r7, #12]
 80126e0:	429a      	cmp	r2, r3
 80126e2:	d306      	bcc.n	80126f2 <mem_free+0x46>
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	f103 020c 	add.w	r2, r3, #12
 80126ea:	4b20      	ldr	r3, [pc, #128]	; (801276c <mem_free+0xc0>)
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	429a      	cmp	r2, r3
 80126f0:	d907      	bls.n	8012702 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80126f2:	4b1a      	ldr	r3, [pc, #104]	; (801275c <mem_free+0xb0>)
 80126f4:	f240 227f 	movw	r2, #639	; 0x27f
 80126f8:	491d      	ldr	r1, [pc, #116]	; (8012770 <mem_free+0xc4>)
 80126fa:	481a      	ldr	r0, [pc, #104]	; (8012764 <mem_free+0xb8>)
 80126fc:	f00a fe96 	bl	801d42c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8012700:	e029      	b.n	8012756 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	791b      	ldrb	r3, [r3, #4]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d107      	bne.n	801271a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801270a:	4b14      	ldr	r3, [pc, #80]	; (801275c <mem_free+0xb0>)
 801270c:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8012710:	4918      	ldr	r1, [pc, #96]	; (8012774 <mem_free+0xc8>)
 8012712:	4814      	ldr	r0, [pc, #80]	; (8012764 <mem_free+0xb8>)
 8012714:	f00a fe8a 	bl	801d42c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8012718:	e01d      	b.n	8012756 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 801271a:	68f8      	ldr	r0, [r7, #12]
 801271c:	f7ff ff8a 	bl	8012634 <mem_link_valid>
 8012720:	4603      	mov	r3, r0
 8012722:	2b00      	cmp	r3, #0
 8012724:	d107      	bne.n	8012736 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8012726:	4b0d      	ldr	r3, [pc, #52]	; (801275c <mem_free+0xb0>)
 8012728:	f240 2295 	movw	r2, #661	; 0x295
 801272c:	4912      	ldr	r1, [pc, #72]	; (8012778 <mem_free+0xcc>)
 801272e:	480d      	ldr	r0, [pc, #52]	; (8012764 <mem_free+0xb8>)
 8012730:	f00a fe7c 	bl	801d42c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8012734:	e00f      	b.n	8012756 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	2200      	movs	r2, #0
 801273a:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801273c:	4b0f      	ldr	r3, [pc, #60]	; (801277c <mem_free+0xd0>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	68fa      	ldr	r2, [r7, #12]
 8012742:	429a      	cmp	r2, r3
 8012744:	d202      	bcs.n	801274c <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012746:	4a0d      	ldr	r2, [pc, #52]	; (801277c <mem_free+0xd0>)
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801274c:	68f8      	ldr	r0, [r7, #12]
 801274e:	f7ff fe97 	bl	8012480 <plug_holes>
 8012752:	e000      	b.n	8012756 <mem_free+0xaa>
    return;
 8012754:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8012756:	3710      	adds	r7, #16
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}
 801275c:	0802193c 	.word	0x0802193c
 8012760:	08021a3c 	.word	0x08021a3c
 8012764:	080219b0 	.word	0x080219b0
 8012768:	24003b40 	.word	0x24003b40
 801276c:	24003b44 	.word	0x24003b44
 8012770:	08021a60 	.word	0x08021a60
 8012774:	08021a7c 	.word	0x08021a7c
 8012778:	08021aa4 	.word	0x08021aa4
 801277c:	24003b48 	.word	0x24003b48

08012780 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8012780:	b580      	push	{r7, lr}
 8012782:	b088      	sub	sp, #32
 8012784:	af00      	add	r7, sp, #0
 8012786:	6078      	str	r0, [r7, #4]
 8012788:	460b      	mov	r3, r1
 801278a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801278c:	887b      	ldrh	r3, [r7, #2]
 801278e:	3303      	adds	r3, #3
 8012790:	b29b      	uxth	r3, r3
 8012792:	f023 0303 	bic.w	r3, r3, #3
 8012796:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8012798:	8bfb      	ldrh	r3, [r7, #30]
 801279a:	2b0b      	cmp	r3, #11
 801279c:	d801      	bhi.n	80127a2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801279e:	230c      	movs	r3, #12
 80127a0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80127a2:	8bfb      	ldrh	r3, [r7, #30]
 80127a4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80127a8:	d803      	bhi.n	80127b2 <mem_trim+0x32>
 80127aa:	8bfa      	ldrh	r2, [r7, #30]
 80127ac:	887b      	ldrh	r3, [r7, #2]
 80127ae:	429a      	cmp	r2, r3
 80127b0:	d201      	bcs.n	80127b6 <mem_trim+0x36>
    return NULL;
 80127b2:	2300      	movs	r3, #0
 80127b4:	e0cc      	b.n	8012950 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80127b6:	4b68      	ldr	r3, [pc, #416]	; (8012958 <mem_trim+0x1d8>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	687a      	ldr	r2, [r7, #4]
 80127bc:	429a      	cmp	r2, r3
 80127be:	d304      	bcc.n	80127ca <mem_trim+0x4a>
 80127c0:	4b66      	ldr	r3, [pc, #408]	; (801295c <mem_trim+0x1dc>)
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	687a      	ldr	r2, [r7, #4]
 80127c6:	429a      	cmp	r2, r3
 80127c8:	d306      	bcc.n	80127d8 <mem_trim+0x58>
 80127ca:	4b65      	ldr	r3, [pc, #404]	; (8012960 <mem_trim+0x1e0>)
 80127cc:	f240 22d1 	movw	r2, #721	; 0x2d1
 80127d0:	4964      	ldr	r1, [pc, #400]	; (8012964 <mem_trim+0x1e4>)
 80127d2:	4865      	ldr	r0, [pc, #404]	; (8012968 <mem_trim+0x1e8>)
 80127d4:	f00a fe2a 	bl	801d42c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80127d8:	4b5f      	ldr	r3, [pc, #380]	; (8012958 <mem_trim+0x1d8>)
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	687a      	ldr	r2, [r7, #4]
 80127de:	429a      	cmp	r2, r3
 80127e0:	d304      	bcc.n	80127ec <mem_trim+0x6c>
 80127e2:	4b5e      	ldr	r3, [pc, #376]	; (801295c <mem_trim+0x1dc>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	687a      	ldr	r2, [r7, #4]
 80127e8:	429a      	cmp	r2, r3
 80127ea:	d301      	bcc.n	80127f0 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	e0af      	b.n	8012950 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	3b08      	subs	r3, #8
 80127f4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80127f6:	69b8      	ldr	r0, [r7, #24]
 80127f8:	f7ff fe30 	bl	801245c <mem_to_ptr>
 80127fc:	4603      	mov	r3, r0
 80127fe:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8012800:	69bb      	ldr	r3, [r7, #24]
 8012802:	881a      	ldrh	r2, [r3, #0]
 8012804:	8afb      	ldrh	r3, [r7, #22]
 8012806:	1ad3      	subs	r3, r2, r3
 8012808:	b29b      	uxth	r3, r3
 801280a:	3b08      	subs	r3, #8
 801280c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801280e:	8bfa      	ldrh	r2, [r7, #30]
 8012810:	8abb      	ldrh	r3, [r7, #20]
 8012812:	429a      	cmp	r2, r3
 8012814:	d906      	bls.n	8012824 <mem_trim+0xa4>
 8012816:	4b52      	ldr	r3, [pc, #328]	; (8012960 <mem_trim+0x1e0>)
 8012818:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801281c:	4953      	ldr	r1, [pc, #332]	; (801296c <mem_trim+0x1ec>)
 801281e:	4852      	ldr	r0, [pc, #328]	; (8012968 <mem_trim+0x1e8>)
 8012820:	f00a fe04 	bl	801d42c <iprintf>
  if (newsize > size) {
 8012824:	8bfa      	ldrh	r2, [r7, #30]
 8012826:	8abb      	ldrh	r3, [r7, #20]
 8012828:	429a      	cmp	r2, r3
 801282a:	d901      	bls.n	8012830 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 801282c:	2300      	movs	r3, #0
 801282e:	e08f      	b.n	8012950 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8012830:	8bfa      	ldrh	r2, [r7, #30]
 8012832:	8abb      	ldrh	r3, [r7, #20]
 8012834:	429a      	cmp	r2, r3
 8012836:	d101      	bne.n	801283c <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	e089      	b.n	8012950 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 801283c:	69bb      	ldr	r3, [r7, #24]
 801283e:	881b      	ldrh	r3, [r3, #0]
 8012840:	4618      	mov	r0, r3
 8012842:	f7ff fdf9 	bl	8012438 <ptr_to_mem>
 8012846:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012848:	693b      	ldr	r3, [r7, #16]
 801284a:	791b      	ldrb	r3, [r3, #4]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d13f      	bne.n	80128d0 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012850:	69bb      	ldr	r3, [r7, #24]
 8012852:	881b      	ldrh	r3, [r3, #0]
 8012854:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012858:	d106      	bne.n	8012868 <mem_trim+0xe8>
 801285a:	4b41      	ldr	r3, [pc, #260]	; (8012960 <mem_trim+0x1e0>)
 801285c:	f240 22f5 	movw	r2, #757	; 0x2f5
 8012860:	4943      	ldr	r1, [pc, #268]	; (8012970 <mem_trim+0x1f0>)
 8012862:	4841      	ldr	r0, [pc, #260]	; (8012968 <mem_trim+0x1e8>)
 8012864:	f00a fde2 	bl	801d42c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	881b      	ldrh	r3, [r3, #0]
 801286c:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801286e:	8afa      	ldrh	r2, [r7, #22]
 8012870:	8bfb      	ldrh	r3, [r7, #30]
 8012872:	4413      	add	r3, r2
 8012874:	b29b      	uxth	r3, r3
 8012876:	3308      	adds	r3, #8
 8012878:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801287a:	4b3e      	ldr	r3, [pc, #248]	; (8012974 <mem_trim+0x1f4>)
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	693a      	ldr	r2, [r7, #16]
 8012880:	429a      	cmp	r2, r3
 8012882:	d106      	bne.n	8012892 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8012884:	89fb      	ldrh	r3, [r7, #14]
 8012886:	4618      	mov	r0, r3
 8012888:	f7ff fdd6 	bl	8012438 <ptr_to_mem>
 801288c:	4603      	mov	r3, r0
 801288e:	4a39      	ldr	r2, [pc, #228]	; (8012974 <mem_trim+0x1f4>)
 8012890:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8012892:	89fb      	ldrh	r3, [r7, #14]
 8012894:	4618      	mov	r0, r3
 8012896:	f7ff fdcf 	bl	8012438 <ptr_to_mem>
 801289a:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801289c:	693b      	ldr	r3, [r7, #16]
 801289e:	2200      	movs	r2, #0
 80128a0:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80128a2:	693b      	ldr	r3, [r7, #16]
 80128a4:	89ba      	ldrh	r2, [r7, #12]
 80128a6:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80128a8:	693b      	ldr	r3, [r7, #16]
 80128aa:	8afa      	ldrh	r2, [r7, #22]
 80128ac:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80128ae:	69bb      	ldr	r3, [r7, #24]
 80128b0:	89fa      	ldrh	r2, [r7, #14]
 80128b2:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80128b4:	693b      	ldr	r3, [r7, #16]
 80128b6:	881b      	ldrh	r3, [r3, #0]
 80128b8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80128bc:	d047      	beq.n	801294e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80128be:	693b      	ldr	r3, [r7, #16]
 80128c0:	881b      	ldrh	r3, [r3, #0]
 80128c2:	4618      	mov	r0, r3
 80128c4:	f7ff fdb8 	bl	8012438 <ptr_to_mem>
 80128c8:	4602      	mov	r2, r0
 80128ca:	89fb      	ldrh	r3, [r7, #14]
 80128cc:	8053      	strh	r3, [r2, #2]
 80128ce:	e03e      	b.n	801294e <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80128d0:	8bfb      	ldrh	r3, [r7, #30]
 80128d2:	f103 0214 	add.w	r2, r3, #20
 80128d6:	8abb      	ldrh	r3, [r7, #20]
 80128d8:	429a      	cmp	r2, r3
 80128da:	d838      	bhi.n	801294e <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80128dc:	8afa      	ldrh	r2, [r7, #22]
 80128de:	8bfb      	ldrh	r3, [r7, #30]
 80128e0:	4413      	add	r3, r2
 80128e2:	b29b      	uxth	r3, r3
 80128e4:	3308      	adds	r3, #8
 80128e6:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80128e8:	69bb      	ldr	r3, [r7, #24]
 80128ea:	881b      	ldrh	r3, [r3, #0]
 80128ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80128f0:	d106      	bne.n	8012900 <mem_trim+0x180>
 80128f2:	4b1b      	ldr	r3, [pc, #108]	; (8012960 <mem_trim+0x1e0>)
 80128f4:	f240 3216 	movw	r2, #790	; 0x316
 80128f8:	491d      	ldr	r1, [pc, #116]	; (8012970 <mem_trim+0x1f0>)
 80128fa:	481b      	ldr	r0, [pc, #108]	; (8012968 <mem_trim+0x1e8>)
 80128fc:	f00a fd96 	bl	801d42c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012900:	89fb      	ldrh	r3, [r7, #14]
 8012902:	4618      	mov	r0, r3
 8012904:	f7ff fd98 	bl	8012438 <ptr_to_mem>
 8012908:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 801290a:	4b1a      	ldr	r3, [pc, #104]	; (8012974 <mem_trim+0x1f4>)
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	693a      	ldr	r2, [r7, #16]
 8012910:	429a      	cmp	r2, r3
 8012912:	d202      	bcs.n	801291a <mem_trim+0x19a>
      lfree = mem2;
 8012914:	4a17      	ldr	r2, [pc, #92]	; (8012974 <mem_trim+0x1f4>)
 8012916:	693b      	ldr	r3, [r7, #16]
 8012918:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801291a:	693b      	ldr	r3, [r7, #16]
 801291c:	2200      	movs	r2, #0
 801291e:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012920:	69bb      	ldr	r3, [r7, #24]
 8012922:	881a      	ldrh	r2, [r3, #0]
 8012924:	693b      	ldr	r3, [r7, #16]
 8012926:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012928:	693b      	ldr	r3, [r7, #16]
 801292a:	8afa      	ldrh	r2, [r7, #22]
 801292c:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801292e:	69bb      	ldr	r3, [r7, #24]
 8012930:	89fa      	ldrh	r2, [r7, #14]
 8012932:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012934:	693b      	ldr	r3, [r7, #16]
 8012936:	881b      	ldrh	r3, [r3, #0]
 8012938:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801293c:	d007      	beq.n	801294e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801293e:	693b      	ldr	r3, [r7, #16]
 8012940:	881b      	ldrh	r3, [r3, #0]
 8012942:	4618      	mov	r0, r3
 8012944:	f7ff fd78 	bl	8012438 <ptr_to_mem>
 8012948:	4602      	mov	r2, r0
 801294a:	89fb      	ldrh	r3, [r7, #14]
 801294c:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 801294e:	687b      	ldr	r3, [r7, #4]
}
 8012950:	4618      	mov	r0, r3
 8012952:	3720      	adds	r7, #32
 8012954:	46bd      	mov	sp, r7
 8012956:	bd80      	pop	{r7, pc}
 8012958:	24003b40 	.word	0x24003b40
 801295c:	24003b44 	.word	0x24003b44
 8012960:	0802193c 	.word	0x0802193c
 8012964:	08021ad8 	.word	0x08021ad8
 8012968:	080219b0 	.word	0x080219b0
 801296c:	08021af0 	.word	0x08021af0
 8012970:	08021b10 	.word	0x08021b10
 8012974:	24003b48 	.word	0x24003b48

08012978 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012978:	b580      	push	{r7, lr}
 801297a:	b088      	sub	sp, #32
 801297c:	af00      	add	r7, sp, #0
 801297e:	4603      	mov	r3, r0
 8012980:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012982:	88fb      	ldrh	r3, [r7, #6]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d101      	bne.n	801298c <mem_malloc+0x14>
    return NULL;
 8012988:	2300      	movs	r3, #0
 801298a:	e0d9      	b.n	8012b40 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801298c:	88fb      	ldrh	r3, [r7, #6]
 801298e:	3303      	adds	r3, #3
 8012990:	b29b      	uxth	r3, r3
 8012992:	f023 0303 	bic.w	r3, r3, #3
 8012996:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012998:	8bbb      	ldrh	r3, [r7, #28]
 801299a:	2b0b      	cmp	r3, #11
 801299c:	d801      	bhi.n	80129a2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801299e:	230c      	movs	r3, #12
 80129a0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80129a2:	8bbb      	ldrh	r3, [r7, #28]
 80129a4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80129a8:	d803      	bhi.n	80129b2 <mem_malloc+0x3a>
 80129aa:	8bba      	ldrh	r2, [r7, #28]
 80129ac:	88fb      	ldrh	r3, [r7, #6]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d201      	bcs.n	80129b6 <mem_malloc+0x3e>
    return NULL;
 80129b2:	2300      	movs	r3, #0
 80129b4:	e0c4      	b.n	8012b40 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80129b6:	4b64      	ldr	r3, [pc, #400]	; (8012b48 <mem_malloc+0x1d0>)
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	4618      	mov	r0, r3
 80129bc:	f7ff fd4e 	bl	801245c <mem_to_ptr>
 80129c0:	4603      	mov	r3, r0
 80129c2:	83fb      	strh	r3, [r7, #30]
 80129c4:	e0b4      	b.n	8012b30 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80129c6:	8bfb      	ldrh	r3, [r7, #30]
 80129c8:	4618      	mov	r0, r3
 80129ca:	f7ff fd35 	bl	8012438 <ptr_to_mem>
 80129ce:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80129d0:	697b      	ldr	r3, [r7, #20]
 80129d2:	791b      	ldrb	r3, [r3, #4]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	f040 80a4 	bne.w	8012b22 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80129da:	697b      	ldr	r3, [r7, #20]
 80129dc:	881b      	ldrh	r3, [r3, #0]
 80129de:	461a      	mov	r2, r3
 80129e0:	8bfb      	ldrh	r3, [r7, #30]
 80129e2:	1ad3      	subs	r3, r2, r3
 80129e4:	f1a3 0208 	sub.w	r2, r3, #8
 80129e8:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80129ea:	429a      	cmp	r2, r3
 80129ec:	f0c0 8099 	bcc.w	8012b22 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80129f0:	697b      	ldr	r3, [r7, #20]
 80129f2:	881b      	ldrh	r3, [r3, #0]
 80129f4:	461a      	mov	r2, r3
 80129f6:	8bfb      	ldrh	r3, [r7, #30]
 80129f8:	1ad3      	subs	r3, r2, r3
 80129fa:	f1a3 0208 	sub.w	r2, r3, #8
 80129fe:	8bbb      	ldrh	r3, [r7, #28]
 8012a00:	3314      	adds	r3, #20
 8012a02:	429a      	cmp	r2, r3
 8012a04:	d333      	bcc.n	8012a6e <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8012a06:	8bfa      	ldrh	r2, [r7, #30]
 8012a08:	8bbb      	ldrh	r3, [r7, #28]
 8012a0a:	4413      	add	r3, r2
 8012a0c:	b29b      	uxth	r3, r3
 8012a0e:	3308      	adds	r3, #8
 8012a10:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012a12:	8a7b      	ldrh	r3, [r7, #18]
 8012a14:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012a18:	d106      	bne.n	8012a28 <mem_malloc+0xb0>
 8012a1a:	4b4c      	ldr	r3, [pc, #304]	; (8012b4c <mem_malloc+0x1d4>)
 8012a1c:	f240 3287 	movw	r2, #903	; 0x387
 8012a20:	494b      	ldr	r1, [pc, #300]	; (8012b50 <mem_malloc+0x1d8>)
 8012a22:	484c      	ldr	r0, [pc, #304]	; (8012b54 <mem_malloc+0x1dc>)
 8012a24:	f00a fd02 	bl	801d42c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012a28:	8a7b      	ldrh	r3, [r7, #18]
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	f7ff fd04 	bl	8012438 <ptr_to_mem>
 8012a30:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012a32:	68fb      	ldr	r3, [r7, #12]
 8012a34:	2200      	movs	r2, #0
 8012a36:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012a38:	697b      	ldr	r3, [r7, #20]
 8012a3a:	881a      	ldrh	r2, [r3, #0]
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	8bfa      	ldrh	r2, [r7, #30]
 8012a44:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8012a46:	697b      	ldr	r3, [r7, #20]
 8012a48:	8a7a      	ldrh	r2, [r7, #18]
 8012a4a:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012a4c:	697b      	ldr	r3, [r7, #20]
 8012a4e:	2201      	movs	r2, #1
 8012a50:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	881b      	ldrh	r3, [r3, #0]
 8012a56:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012a5a:	d00b      	beq.n	8012a74 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	881b      	ldrh	r3, [r3, #0]
 8012a60:	4618      	mov	r0, r3
 8012a62:	f7ff fce9 	bl	8012438 <ptr_to_mem>
 8012a66:	4602      	mov	r2, r0
 8012a68:	8a7b      	ldrh	r3, [r7, #18]
 8012a6a:	8053      	strh	r3, [r2, #2]
 8012a6c:	e002      	b.n	8012a74 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	2201      	movs	r2, #1
 8012a72:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8012a74:	4b34      	ldr	r3, [pc, #208]	; (8012b48 <mem_malloc+0x1d0>)
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	697a      	ldr	r2, [r7, #20]
 8012a7a:	429a      	cmp	r2, r3
 8012a7c:	d127      	bne.n	8012ace <mem_malloc+0x156>
          struct mem *cur = lfree;
 8012a7e:	4b32      	ldr	r3, [pc, #200]	; (8012b48 <mem_malloc+0x1d0>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8012a84:	e005      	b.n	8012a92 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8012a86:	69bb      	ldr	r3, [r7, #24]
 8012a88:	881b      	ldrh	r3, [r3, #0]
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	f7ff fcd4 	bl	8012438 <ptr_to_mem>
 8012a90:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8012a92:	69bb      	ldr	r3, [r7, #24]
 8012a94:	791b      	ldrb	r3, [r3, #4]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d004      	beq.n	8012aa4 <mem_malloc+0x12c>
 8012a9a:	4b2f      	ldr	r3, [pc, #188]	; (8012b58 <mem_malloc+0x1e0>)
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	69ba      	ldr	r2, [r7, #24]
 8012aa0:	429a      	cmp	r2, r3
 8012aa2:	d1f0      	bne.n	8012a86 <mem_malloc+0x10e>
          }
          lfree = cur;
 8012aa4:	4a28      	ldr	r2, [pc, #160]	; (8012b48 <mem_malloc+0x1d0>)
 8012aa6:	69bb      	ldr	r3, [r7, #24]
 8012aa8:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012aaa:	4b27      	ldr	r3, [pc, #156]	; (8012b48 <mem_malloc+0x1d0>)
 8012aac:	681a      	ldr	r2, [r3, #0]
 8012aae:	4b2a      	ldr	r3, [pc, #168]	; (8012b58 <mem_malloc+0x1e0>)
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	429a      	cmp	r2, r3
 8012ab4:	d00b      	beq.n	8012ace <mem_malloc+0x156>
 8012ab6:	4b24      	ldr	r3, [pc, #144]	; (8012b48 <mem_malloc+0x1d0>)
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	791b      	ldrb	r3, [r3, #4]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d006      	beq.n	8012ace <mem_malloc+0x156>
 8012ac0:	4b22      	ldr	r3, [pc, #136]	; (8012b4c <mem_malloc+0x1d4>)
 8012ac2:	f240 32b5 	movw	r2, #949	; 0x3b5
 8012ac6:	4925      	ldr	r1, [pc, #148]	; (8012b5c <mem_malloc+0x1e4>)
 8012ac8:	4822      	ldr	r0, [pc, #136]	; (8012b54 <mem_malloc+0x1dc>)
 8012aca:	f00a fcaf 	bl	801d42c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012ace:	8bba      	ldrh	r2, [r7, #28]
 8012ad0:	697b      	ldr	r3, [r7, #20]
 8012ad2:	4413      	add	r3, r2
 8012ad4:	3308      	adds	r3, #8
 8012ad6:	4a20      	ldr	r2, [pc, #128]	; (8012b58 <mem_malloc+0x1e0>)
 8012ad8:	6812      	ldr	r2, [r2, #0]
 8012ada:	4293      	cmp	r3, r2
 8012adc:	d906      	bls.n	8012aec <mem_malloc+0x174>
 8012ade:	4b1b      	ldr	r3, [pc, #108]	; (8012b4c <mem_malloc+0x1d4>)
 8012ae0:	f240 32b9 	movw	r2, #953	; 0x3b9
 8012ae4:	491e      	ldr	r1, [pc, #120]	; (8012b60 <mem_malloc+0x1e8>)
 8012ae6:	481b      	ldr	r0, [pc, #108]	; (8012b54 <mem_malloc+0x1dc>)
 8012ae8:	f00a fca0 	bl	801d42c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012aec:	697b      	ldr	r3, [r7, #20]
 8012aee:	f003 0303 	and.w	r3, r3, #3
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d006      	beq.n	8012b04 <mem_malloc+0x18c>
 8012af6:	4b15      	ldr	r3, [pc, #84]	; (8012b4c <mem_malloc+0x1d4>)
 8012af8:	f240 32bb 	movw	r2, #955	; 0x3bb
 8012afc:	4919      	ldr	r1, [pc, #100]	; (8012b64 <mem_malloc+0x1ec>)
 8012afe:	4815      	ldr	r0, [pc, #84]	; (8012b54 <mem_malloc+0x1dc>)
 8012b00:	f00a fc94 	bl	801d42c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012b04:	697b      	ldr	r3, [r7, #20]
 8012b06:	f003 0303 	and.w	r3, r3, #3
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d006      	beq.n	8012b1c <mem_malloc+0x1a4>
 8012b0e:	4b0f      	ldr	r3, [pc, #60]	; (8012b4c <mem_malloc+0x1d4>)
 8012b10:	f240 32bd 	movw	r2, #957	; 0x3bd
 8012b14:	4914      	ldr	r1, [pc, #80]	; (8012b68 <mem_malloc+0x1f0>)
 8012b16:	480f      	ldr	r0, [pc, #60]	; (8012b54 <mem_malloc+0x1dc>)
 8012b18:	f00a fc88 	bl	801d42c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012b1c:	697b      	ldr	r3, [r7, #20]
 8012b1e:	3308      	adds	r3, #8
 8012b20:	e00e      	b.n	8012b40 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 8012b22:	8bfb      	ldrh	r3, [r7, #30]
 8012b24:	4618      	mov	r0, r3
 8012b26:	f7ff fc87 	bl	8012438 <ptr_to_mem>
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	881b      	ldrh	r3, [r3, #0]
 8012b2e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012b30:	8bfa      	ldrh	r2, [r7, #30]
 8012b32:	8bbb      	ldrh	r3, [r7, #28]
 8012b34:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	f4ff af44 	bcc.w	80129c6 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012b3e:	2300      	movs	r3, #0
}
 8012b40:	4618      	mov	r0, r3
 8012b42:	3720      	adds	r7, #32
 8012b44:	46bd      	mov	sp, r7
 8012b46:	bd80      	pop	{r7, pc}
 8012b48:	24003b48 	.word	0x24003b48
 8012b4c:	0802193c 	.word	0x0802193c
 8012b50:	08021b10 	.word	0x08021b10
 8012b54:	080219b0 	.word	0x080219b0
 8012b58:	24003b44 	.word	0x24003b44
 8012b5c:	08021b24 	.word	0x08021b24
 8012b60:	08021b40 	.word	0x08021b40
 8012b64:	08021b70 	.word	0x08021b70
 8012b68:	08021ba0 	.word	0x08021ba0

08012b6c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012b6c:	b480      	push	{r7}
 8012b6e:	b085      	sub	sp, #20
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	689b      	ldr	r3, [r3, #8]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	685b      	ldr	r3, [r3, #4]
 8012b80:	3303      	adds	r3, #3
 8012b82:	f023 0303 	bic.w	r3, r3, #3
 8012b86:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012b88:	2300      	movs	r3, #0
 8012b8a:	60fb      	str	r3, [r7, #12]
 8012b8c:	e011      	b.n	8012bb2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	689b      	ldr	r3, [r3, #8]
 8012b92:	681a      	ldr	r2, [r3, #0]
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	689b      	ldr	r3, [r3, #8]
 8012b9c:	68ba      	ldr	r2, [r7, #8]
 8012b9e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	881b      	ldrh	r3, [r3, #0]
 8012ba4:	461a      	mov	r2, r3
 8012ba6:	68bb      	ldr	r3, [r7, #8]
 8012ba8:	4413      	add	r3, r2
 8012baa:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	3301      	adds	r3, #1
 8012bb0:	60fb      	str	r3, [r7, #12]
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	885b      	ldrh	r3, [r3, #2]
 8012bb6:	461a      	mov	r2, r3
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	4293      	cmp	r3, r2
 8012bbc:	dbe7      	blt.n	8012b8e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012bbe:	bf00      	nop
 8012bc0:	bf00      	nop
 8012bc2:	3714      	adds	r7, #20
 8012bc4:	46bd      	mov	sp, r7
 8012bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bca:	4770      	bx	lr

08012bcc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b082      	sub	sp, #8
 8012bd0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	80fb      	strh	r3, [r7, #6]
 8012bd6:	e009      	b.n	8012bec <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012bd8:	88fb      	ldrh	r3, [r7, #6]
 8012bda:	4a08      	ldr	r2, [pc, #32]	; (8012bfc <memp_init+0x30>)
 8012bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012be0:	4618      	mov	r0, r3
 8012be2:	f7ff ffc3 	bl	8012b6c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012be6:	88fb      	ldrh	r3, [r7, #6]
 8012be8:	3301      	adds	r3, #1
 8012bea:	80fb      	strh	r3, [r7, #6]
 8012bec:	88fb      	ldrh	r3, [r7, #6]
 8012bee:	2b08      	cmp	r3, #8
 8012bf0:	d9f2      	bls.n	8012bd8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8012bf2:	bf00      	nop
 8012bf4:	bf00      	nop
 8012bf6:	3708      	adds	r7, #8
 8012bf8:	46bd      	mov	sp, r7
 8012bfa:	bd80      	pop	{r7, pc}
 8012bfc:	08023e90 	.word	0x08023e90

08012c00 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b084      	sub	sp, #16
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	689b      	ldr	r3, [r3, #8]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d012      	beq.n	8012c3c <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	689b      	ldr	r3, [r3, #8]
 8012c1a:	68fa      	ldr	r2, [r7, #12]
 8012c1c:	6812      	ldr	r2, [r2, #0]
 8012c1e:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	f003 0303 	and.w	r3, r3, #3
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d006      	beq.n	8012c38 <do_memp_malloc_pool+0x38>
 8012c2a:	4b07      	ldr	r3, [pc, #28]	; (8012c48 <do_memp_malloc_pool+0x48>)
 8012c2c:	f44f 728c 	mov.w	r2, #280	; 0x118
 8012c30:	4906      	ldr	r1, [pc, #24]	; (8012c4c <do_memp_malloc_pool+0x4c>)
 8012c32:	4807      	ldr	r0, [pc, #28]	; (8012c50 <do_memp_malloc_pool+0x50>)
 8012c34:	f00a fbfa 	bl	801d42c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	e000      	b.n	8012c3e <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012c3c:	2300      	movs	r3, #0
}
 8012c3e:	4618      	mov	r0, r3
 8012c40:	3710      	adds	r7, #16
 8012c42:	46bd      	mov	sp, r7
 8012c44:	bd80      	pop	{r7, pc}
 8012c46:	bf00      	nop
 8012c48:	08021bc4 	.word	0x08021bc4
 8012c4c:	08021c20 	.word	0x08021c20
 8012c50:	08021c44 	.word	0x08021c44

08012c54 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b084      	sub	sp, #16
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8012c5e:	79fb      	ldrb	r3, [r7, #7]
 8012c60:	2b08      	cmp	r3, #8
 8012c62:	d908      	bls.n	8012c76 <memp_malloc+0x22>
 8012c64:	4b0a      	ldr	r3, [pc, #40]	; (8012c90 <memp_malloc+0x3c>)
 8012c66:	f240 1257 	movw	r2, #343	; 0x157
 8012c6a:	490a      	ldr	r1, [pc, #40]	; (8012c94 <memp_malloc+0x40>)
 8012c6c:	480a      	ldr	r0, [pc, #40]	; (8012c98 <memp_malloc+0x44>)
 8012c6e:	f00a fbdd 	bl	801d42c <iprintf>
 8012c72:	2300      	movs	r3, #0
 8012c74:	e008      	b.n	8012c88 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012c76:	79fb      	ldrb	r3, [r7, #7]
 8012c78:	4a08      	ldr	r2, [pc, #32]	; (8012c9c <memp_malloc+0x48>)
 8012c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012c7e:	4618      	mov	r0, r3
 8012c80:	f7ff ffbe 	bl	8012c00 <do_memp_malloc_pool>
 8012c84:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012c86:	68fb      	ldr	r3, [r7, #12]
}
 8012c88:	4618      	mov	r0, r3
 8012c8a:	3710      	adds	r7, #16
 8012c8c:	46bd      	mov	sp, r7
 8012c8e:	bd80      	pop	{r7, pc}
 8012c90:	08021bc4 	.word	0x08021bc4
 8012c94:	08021c80 	.word	0x08021c80
 8012c98:	08021c44 	.word	0x08021c44
 8012c9c:	08023e90 	.word	0x08023e90

08012ca0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b084      	sub	sp, #16
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	6078      	str	r0, [r7, #4]
 8012ca8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012caa:	683b      	ldr	r3, [r7, #0]
 8012cac:	f003 0303 	and.w	r3, r3, #3
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d006      	beq.n	8012cc2 <do_memp_free_pool+0x22>
 8012cb4:	4b0a      	ldr	r3, [pc, #40]	; (8012ce0 <do_memp_free_pool+0x40>)
 8012cb6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8012cba:	490a      	ldr	r1, [pc, #40]	; (8012ce4 <do_memp_free_pool+0x44>)
 8012cbc:	480a      	ldr	r0, [pc, #40]	; (8012ce8 <do_memp_free_pool+0x48>)
 8012cbe:	f00a fbb5 	bl	801d42c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012cc2:	683b      	ldr	r3, [r7, #0]
 8012cc4:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	689b      	ldr	r3, [r3, #8]
 8012cca:	681a      	ldr	r2, [r3, #0]
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	689b      	ldr	r3, [r3, #8]
 8012cd4:	68fa      	ldr	r2, [r7, #12]
 8012cd6:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8012cd8:	bf00      	nop
 8012cda:	3710      	adds	r7, #16
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd80      	pop	{r7, pc}
 8012ce0:	08021bc4 	.word	0x08021bc4
 8012ce4:	08021ca0 	.word	0x08021ca0
 8012ce8:	08021c44 	.word	0x08021c44

08012cec <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b082      	sub	sp, #8
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	6039      	str	r1, [r7, #0]
 8012cf6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012cf8:	79fb      	ldrb	r3, [r7, #7]
 8012cfa:	2b08      	cmp	r3, #8
 8012cfc:	d907      	bls.n	8012d0e <memp_free+0x22>
 8012cfe:	4b0c      	ldr	r3, [pc, #48]	; (8012d30 <memp_free+0x44>)
 8012d00:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8012d04:	490b      	ldr	r1, [pc, #44]	; (8012d34 <memp_free+0x48>)
 8012d06:	480c      	ldr	r0, [pc, #48]	; (8012d38 <memp_free+0x4c>)
 8012d08:	f00a fb90 	bl	801d42c <iprintf>
 8012d0c:	e00c      	b.n	8012d28 <memp_free+0x3c>

  if (mem == NULL) {
 8012d0e:	683b      	ldr	r3, [r7, #0]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d008      	beq.n	8012d26 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012d14:	79fb      	ldrb	r3, [r7, #7]
 8012d16:	4a09      	ldr	r2, [pc, #36]	; (8012d3c <memp_free+0x50>)
 8012d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d1c:	6839      	ldr	r1, [r7, #0]
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f7ff ffbe 	bl	8012ca0 <do_memp_free_pool>
 8012d24:	e000      	b.n	8012d28 <memp_free+0x3c>
    return;
 8012d26:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012d28:	3708      	adds	r7, #8
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	bd80      	pop	{r7, pc}
 8012d2e:	bf00      	nop
 8012d30:	08021bc4 	.word	0x08021bc4
 8012d34:	08021cc0 	.word	0x08021cc0
 8012d38:	08021c44 	.word	0x08021c44
 8012d3c:	08023e90 	.word	0x08023e90

08012d40 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012d40:	b480      	push	{r7}
 8012d42:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012d44:	bf00      	nop
 8012d46:	46bd      	mov	sp, r7
 8012d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4c:	4770      	bx	lr
	...

08012d50 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b086      	sub	sp, #24
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	60f8      	str	r0, [r7, #12]
 8012d58:	60b9      	str	r1, [r7, #8]
 8012d5a:	607a      	str	r2, [r7, #4]
 8012d5c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d108      	bne.n	8012d76 <netif_add+0x26>
 8012d64:	4b57      	ldr	r3, [pc, #348]	; (8012ec4 <netif_add+0x174>)
 8012d66:	f240 1227 	movw	r2, #295	; 0x127
 8012d6a:	4957      	ldr	r1, [pc, #348]	; (8012ec8 <netif_add+0x178>)
 8012d6c:	4857      	ldr	r0, [pc, #348]	; (8012ecc <netif_add+0x17c>)
 8012d6e:	f00a fb5d 	bl	801d42c <iprintf>
 8012d72:	2300      	movs	r3, #0
 8012d74:	e0a2      	b.n	8012ebc <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d108      	bne.n	8012d8e <netif_add+0x3e>
 8012d7c:	4b51      	ldr	r3, [pc, #324]	; (8012ec4 <netif_add+0x174>)
 8012d7e:	f44f 7294 	mov.w	r2, #296	; 0x128
 8012d82:	4953      	ldr	r1, [pc, #332]	; (8012ed0 <netif_add+0x180>)
 8012d84:	4851      	ldr	r0, [pc, #324]	; (8012ecc <netif_add+0x17c>)
 8012d86:	f00a fb51 	bl	801d42c <iprintf>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	e096      	b.n	8012ebc <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012d8e:	68bb      	ldr	r3, [r7, #8]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d101      	bne.n	8012d98 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012d94:	4b4f      	ldr	r3, [pc, #316]	; (8012ed4 <netif_add+0x184>)
 8012d96:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d101      	bne.n	8012da2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012d9e:	4b4d      	ldr	r3, [pc, #308]	; (8012ed4 <netif_add+0x184>)
 8012da0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012da2:	683b      	ldr	r3, [r7, #0]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d101      	bne.n	8012dac <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012da8:	4b4a      	ldr	r3, [pc, #296]	; (8012ed4 <netif_add+0x184>)
 8012daa:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2200      	movs	r2, #0
 8012db0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	2200      	movs	r2, #0
 8012db6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2200      	movs	r2, #0
 8012dbc:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	4a45      	ldr	r2, [pc, #276]	; (8012ed8 <netif_add+0x188>)
 8012dc2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	2200      	movs	r2, #0
 8012dc8:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	2200      	movs	r2, #0
 8012dce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	2200      	movs	r2, #0
 8012dd6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	6a3a      	ldr	r2, [r7, #32]
 8012ddc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012dde:	4b3f      	ldr	r3, [pc, #252]	; (8012edc <netif_add+0x18c>)
 8012de0:	781a      	ldrb	r2, [r3, #0]
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012dec:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012dee:	683b      	ldr	r3, [r7, #0]
 8012df0:	687a      	ldr	r2, [r7, #4]
 8012df2:	68b9      	ldr	r1, [r7, #8]
 8012df4:	68f8      	ldr	r0, [r7, #12]
 8012df6:	f000 f913 	bl	8013020 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012dfc:	68f8      	ldr	r0, [r7, #12]
 8012dfe:	4798      	blx	r3
 8012e00:	4603      	mov	r3, r0
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d001      	beq.n	8012e0a <netif_add+0xba>
    return NULL;
 8012e06:	2300      	movs	r3, #0
 8012e08:	e058      	b.n	8012ebc <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e10:	2bff      	cmp	r3, #255	; 0xff
 8012e12:	d103      	bne.n	8012e1c <netif_add+0xcc>
        netif->num = 0;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	2200      	movs	r2, #0
 8012e18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e20:	4b2f      	ldr	r3, [pc, #188]	; (8012ee0 <netif_add+0x190>)
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	617b      	str	r3, [r7, #20]
 8012e26:	e02b      	b.n	8012e80 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012e28:	697a      	ldr	r2, [r7, #20]
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	429a      	cmp	r2, r3
 8012e2e:	d106      	bne.n	8012e3e <netif_add+0xee>
 8012e30:	4b24      	ldr	r3, [pc, #144]	; (8012ec4 <netif_add+0x174>)
 8012e32:	f240 128b 	movw	r2, #395	; 0x18b
 8012e36:	492b      	ldr	r1, [pc, #172]	; (8012ee4 <netif_add+0x194>)
 8012e38:	4824      	ldr	r0, [pc, #144]	; (8012ecc <netif_add+0x17c>)
 8012e3a:	f00a faf7 	bl	801d42c <iprintf>
        num_netifs++;
 8012e3e:	693b      	ldr	r3, [r7, #16]
 8012e40:	3301      	adds	r3, #1
 8012e42:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012e44:	693b      	ldr	r3, [r7, #16]
 8012e46:	2bff      	cmp	r3, #255	; 0xff
 8012e48:	dd06      	ble.n	8012e58 <netif_add+0x108>
 8012e4a:	4b1e      	ldr	r3, [pc, #120]	; (8012ec4 <netif_add+0x174>)
 8012e4c:	f240 128d 	movw	r2, #397	; 0x18d
 8012e50:	4925      	ldr	r1, [pc, #148]	; (8012ee8 <netif_add+0x198>)
 8012e52:	481e      	ldr	r0, [pc, #120]	; (8012ecc <netif_add+0x17c>)
 8012e54:	f00a faea 	bl	801d42c <iprintf>
        if (netif2->num == netif->num) {
 8012e58:	697b      	ldr	r3, [r7, #20]
 8012e5a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d108      	bne.n	8012e7a <netif_add+0x12a>
          netif->num++;
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e6e:	3301      	adds	r3, #1
 8012e70:	b2da      	uxtb	r2, r3
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8012e78:	e005      	b.n	8012e86 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e7a:	697b      	ldr	r3, [r7, #20]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	617b      	str	r3, [r7, #20]
 8012e80:	697b      	ldr	r3, [r7, #20]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d1d0      	bne.n	8012e28 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d1be      	bne.n	8012e0a <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e92:	2bfe      	cmp	r3, #254	; 0xfe
 8012e94:	d103      	bne.n	8012e9e <netif_add+0x14e>
    netif_num = 0;
 8012e96:	4b11      	ldr	r3, [pc, #68]	; (8012edc <netif_add+0x18c>)
 8012e98:	2200      	movs	r2, #0
 8012e9a:	701a      	strb	r2, [r3, #0]
 8012e9c:	e006      	b.n	8012eac <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012ea4:	3301      	adds	r3, #1
 8012ea6:	b2da      	uxtb	r2, r3
 8012ea8:	4b0c      	ldr	r3, [pc, #48]	; (8012edc <netif_add+0x18c>)
 8012eaa:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012eac:	4b0c      	ldr	r3, [pc, #48]	; (8012ee0 <netif_add+0x190>)
 8012eae:	681a      	ldr	r2, [r3, #0]
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012eb4:	4a0a      	ldr	r2, [pc, #40]	; (8012ee0 <netif_add+0x190>)
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012eba:	68fb      	ldr	r3, [r7, #12]
}
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	3718      	adds	r7, #24
 8012ec0:	46bd      	mov	sp, r7
 8012ec2:	bd80      	pop	{r7, pc}
 8012ec4:	08021cdc 	.word	0x08021cdc
 8012ec8:	08021d98 	.word	0x08021d98
 8012ecc:	08021d54 	.word	0x08021d54
 8012ed0:	08021db4 	.word	0x08021db4
 8012ed4:	08023e20 	.word	0x08023e20
 8012ed8:	080132fb 	.word	0x080132fb
 8012edc:	24003b70 	.word	0x24003b70
 8012ee0:	240071ec 	.word	0x240071ec
 8012ee4:	08021dd8 	.word	0x08021dd8
 8012ee8:	08021dec 	.word	0x08021dec

08012eec <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012eec:	b580      	push	{r7, lr}
 8012eee:	b082      	sub	sp, #8
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	6078      	str	r0, [r7, #4]
 8012ef4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012ef6:	6839      	ldr	r1, [r7, #0]
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f002 fb23 	bl	8015544 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012efe:	6839      	ldr	r1, [r7, #0]
 8012f00:	6878      	ldr	r0, [r7, #4]
 8012f02:	f006 fd07 	bl	8019914 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012f06:	bf00      	nop
 8012f08:	3708      	adds	r7, #8
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}
	...

08012f10 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b086      	sub	sp, #24
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	60f8      	str	r0, [r7, #12]
 8012f18:	60b9      	str	r1, [r7, #8]
 8012f1a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012f1c:	68bb      	ldr	r3, [r7, #8]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d106      	bne.n	8012f30 <netif_do_set_ipaddr+0x20>
 8012f22:	4b1d      	ldr	r3, [pc, #116]	; (8012f98 <netif_do_set_ipaddr+0x88>)
 8012f24:	f240 12cb 	movw	r2, #459	; 0x1cb
 8012f28:	491c      	ldr	r1, [pc, #112]	; (8012f9c <netif_do_set_ipaddr+0x8c>)
 8012f2a:	481d      	ldr	r0, [pc, #116]	; (8012fa0 <netif_do_set_ipaddr+0x90>)
 8012f2c:	f00a fa7e 	bl	801d42c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d106      	bne.n	8012f44 <netif_do_set_ipaddr+0x34>
 8012f36:	4b18      	ldr	r3, [pc, #96]	; (8012f98 <netif_do_set_ipaddr+0x88>)
 8012f38:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8012f3c:	4917      	ldr	r1, [pc, #92]	; (8012f9c <netif_do_set_ipaddr+0x8c>)
 8012f3e:	4818      	ldr	r0, [pc, #96]	; (8012fa0 <netif_do_set_ipaddr+0x90>)
 8012f40:	f00a fa74 	bl	801d42c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012f44:	68bb      	ldr	r3, [r7, #8]
 8012f46:	681a      	ldr	r2, [r3, #0]
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	3304      	adds	r3, #4
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	429a      	cmp	r2, r3
 8012f50:	d01c      	beq.n	8012f8c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012f52:	68bb      	ldr	r3, [r7, #8]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	3304      	adds	r3, #4
 8012f5c:	681a      	ldr	r2, [r3, #0]
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012f62:	f107 0314 	add.w	r3, r7, #20
 8012f66:	4619      	mov	r1, r3
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f7ff ffbf 	bl	8012eec <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d002      	beq.n	8012f7a <netif_do_set_ipaddr+0x6a>
 8012f74:	68bb      	ldr	r3, [r7, #8]
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	e000      	b.n	8012f7c <netif_do_set_ipaddr+0x6c>
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	68fa      	ldr	r2, [r7, #12]
 8012f7e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012f80:	2101      	movs	r1, #1
 8012f82:	68f8      	ldr	r0, [r7, #12]
 8012f84:	f000 f8d2 	bl	801312c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012f88:	2301      	movs	r3, #1
 8012f8a:	e000      	b.n	8012f8e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012f8c:	2300      	movs	r3, #0
}
 8012f8e:	4618      	mov	r0, r3
 8012f90:	3718      	adds	r7, #24
 8012f92:	46bd      	mov	sp, r7
 8012f94:	bd80      	pop	{r7, pc}
 8012f96:	bf00      	nop
 8012f98:	08021cdc 	.word	0x08021cdc
 8012f9c:	08021e1c 	.word	0x08021e1c
 8012fa0:	08021d54 	.word	0x08021d54

08012fa4 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012fa4:	b480      	push	{r7}
 8012fa6:	b085      	sub	sp, #20
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	60f8      	str	r0, [r7, #12]
 8012fac:	60b9      	str	r1, [r7, #8]
 8012fae:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012fb0:	68bb      	ldr	r3, [r7, #8]
 8012fb2:	681a      	ldr	r2, [r3, #0]
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	3308      	adds	r3, #8
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	429a      	cmp	r2, r3
 8012fbc:	d00a      	beq.n	8012fd4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012fbe:	68bb      	ldr	r3, [r7, #8]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d002      	beq.n	8012fca <netif_do_set_netmask+0x26>
 8012fc4:	68bb      	ldr	r3, [r7, #8]
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	e000      	b.n	8012fcc <netif_do_set_netmask+0x28>
 8012fca:	2300      	movs	r3, #0
 8012fcc:	68fa      	ldr	r2, [r7, #12]
 8012fce:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012fd0:	2301      	movs	r3, #1
 8012fd2:	e000      	b.n	8012fd6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012fd4:	2300      	movs	r3, #0
}
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	3714      	adds	r7, #20
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe0:	4770      	bx	lr

08012fe2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012fe2:	b480      	push	{r7}
 8012fe4:	b085      	sub	sp, #20
 8012fe6:	af00      	add	r7, sp, #0
 8012fe8:	60f8      	str	r0, [r7, #12]
 8012fea:	60b9      	str	r1, [r7, #8]
 8012fec:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012fee:	68bb      	ldr	r3, [r7, #8]
 8012ff0:	681a      	ldr	r2, [r3, #0]
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	330c      	adds	r3, #12
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	429a      	cmp	r2, r3
 8012ffa:	d00a      	beq.n	8013012 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012ffc:	68bb      	ldr	r3, [r7, #8]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d002      	beq.n	8013008 <netif_do_set_gw+0x26>
 8013002:	68bb      	ldr	r3, [r7, #8]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	e000      	b.n	801300a <netif_do_set_gw+0x28>
 8013008:	2300      	movs	r3, #0
 801300a:	68fa      	ldr	r2, [r7, #12]
 801300c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801300e:	2301      	movs	r3, #1
 8013010:	e000      	b.n	8013014 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013012:	2300      	movs	r3, #0
}
 8013014:	4618      	mov	r0, r3
 8013016:	3714      	adds	r7, #20
 8013018:	46bd      	mov	sp, r7
 801301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301e:	4770      	bx	lr

08013020 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b088      	sub	sp, #32
 8013024:	af00      	add	r7, sp, #0
 8013026:	60f8      	str	r0, [r7, #12]
 8013028:	60b9      	str	r1, [r7, #8]
 801302a:	607a      	str	r2, [r7, #4]
 801302c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801302e:	2300      	movs	r3, #0
 8013030:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013032:	2300      	movs	r3, #0
 8013034:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013036:	68bb      	ldr	r3, [r7, #8]
 8013038:	2b00      	cmp	r3, #0
 801303a:	d101      	bne.n	8013040 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801303c:	4b1c      	ldr	r3, [pc, #112]	; (80130b0 <netif_set_addr+0x90>)
 801303e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d101      	bne.n	801304a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013046:	4b1a      	ldr	r3, [pc, #104]	; (80130b0 <netif_set_addr+0x90>)
 8013048:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d101      	bne.n	8013054 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013050:	4b17      	ldr	r3, [pc, #92]	; (80130b0 <netif_set_addr+0x90>)
 8013052:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013054:	68bb      	ldr	r3, [r7, #8]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d003      	beq.n	8013062 <netif_set_addr+0x42>
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d101      	bne.n	8013066 <netif_set_addr+0x46>
 8013062:	2301      	movs	r3, #1
 8013064:	e000      	b.n	8013068 <netif_set_addr+0x48>
 8013066:	2300      	movs	r3, #0
 8013068:	617b      	str	r3, [r7, #20]
  if (remove) {
 801306a:	697b      	ldr	r3, [r7, #20]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d006      	beq.n	801307e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013070:	f107 0310 	add.w	r3, r7, #16
 8013074:	461a      	mov	r2, r3
 8013076:	68b9      	ldr	r1, [r7, #8]
 8013078:	68f8      	ldr	r0, [r7, #12]
 801307a:	f7ff ff49 	bl	8012f10 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801307e:	69fa      	ldr	r2, [r7, #28]
 8013080:	6879      	ldr	r1, [r7, #4]
 8013082:	68f8      	ldr	r0, [r7, #12]
 8013084:	f7ff ff8e 	bl	8012fa4 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013088:	69ba      	ldr	r2, [r7, #24]
 801308a:	6839      	ldr	r1, [r7, #0]
 801308c:	68f8      	ldr	r0, [r7, #12]
 801308e:	f7ff ffa8 	bl	8012fe2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013092:	697b      	ldr	r3, [r7, #20]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d106      	bne.n	80130a6 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013098:	f107 0310 	add.w	r3, r7, #16
 801309c:	461a      	mov	r2, r3
 801309e:	68b9      	ldr	r1, [r7, #8]
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f7ff ff35 	bl	8012f10 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80130a6:	bf00      	nop
 80130a8:	3720      	adds	r7, #32
 80130aa:	46bd      	mov	sp, r7
 80130ac:	bd80      	pop	{r7, pc}
 80130ae:	bf00      	nop
 80130b0:	08023e20 	.word	0x08023e20

080130b4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80130b4:	b480      	push	{r7}
 80130b6:	b083      	sub	sp, #12
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80130bc:	4a04      	ldr	r2, [pc, #16]	; (80130d0 <netif_set_default+0x1c>)
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80130c2:	bf00      	nop
 80130c4:	370c      	adds	r7, #12
 80130c6:	46bd      	mov	sp, r7
 80130c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130cc:	4770      	bx	lr
 80130ce:	bf00      	nop
 80130d0:	240071f0 	.word	0x240071f0

080130d4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b082      	sub	sp, #8
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d107      	bne.n	80130f2 <netif_set_up+0x1e>
 80130e2:	4b0f      	ldr	r3, [pc, #60]	; (8013120 <netif_set_up+0x4c>)
 80130e4:	f44f 7254 	mov.w	r2, #848	; 0x350
 80130e8:	490e      	ldr	r1, [pc, #56]	; (8013124 <netif_set_up+0x50>)
 80130ea:	480f      	ldr	r0, [pc, #60]	; (8013128 <netif_set_up+0x54>)
 80130ec:	f00a f99e 	bl	801d42c <iprintf>
 80130f0:	e013      	b.n	801311a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80130f8:	f003 0301 	and.w	r3, r3, #1
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d10c      	bne.n	801311a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013106:	f043 0301 	orr.w	r3, r3, #1
 801310a:	b2da      	uxtb	r2, r3
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013112:	2103      	movs	r1, #3
 8013114:	6878      	ldr	r0, [r7, #4]
 8013116:	f000 f809 	bl	801312c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801311a:	3708      	adds	r7, #8
 801311c:	46bd      	mov	sp, r7
 801311e:	bd80      	pop	{r7, pc}
 8013120:	08021cdc 	.word	0x08021cdc
 8013124:	08021e8c 	.word	0x08021e8c
 8013128:	08021d54 	.word	0x08021d54

0801312c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
 8013132:	6078      	str	r0, [r7, #4]
 8013134:	460b      	mov	r3, r1
 8013136:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d106      	bne.n	801314c <netif_issue_reports+0x20>
 801313e:	4b18      	ldr	r3, [pc, #96]	; (80131a0 <netif_issue_reports+0x74>)
 8013140:	f240 326d 	movw	r2, #877	; 0x36d
 8013144:	4917      	ldr	r1, [pc, #92]	; (80131a4 <netif_issue_reports+0x78>)
 8013146:	4818      	ldr	r0, [pc, #96]	; (80131a8 <netif_issue_reports+0x7c>)
 8013148:	f00a f970 	bl	801d42c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013152:	f003 0304 	and.w	r3, r3, #4
 8013156:	2b00      	cmp	r3, #0
 8013158:	d01e      	beq.n	8013198 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013160:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013164:	2b00      	cmp	r3, #0
 8013166:	d017      	beq.n	8013198 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013168:	78fb      	ldrb	r3, [r7, #3]
 801316a:	f003 0301 	and.w	r3, r3, #1
 801316e:	2b00      	cmp	r3, #0
 8013170:	d013      	beq.n	801319a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	3304      	adds	r3, #4
 8013176:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013178:	2b00      	cmp	r3, #0
 801317a:	d00e      	beq.n	801319a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013182:	f003 0308 	and.w	r3, r3, #8
 8013186:	2b00      	cmp	r3, #0
 8013188:	d007      	beq.n	801319a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	3304      	adds	r3, #4
 801318e:	4619      	mov	r1, r3
 8013190:	6878      	ldr	r0, [r7, #4]
 8013192:	f7fd fcd3 	bl	8010b3c <etharp_request>
 8013196:	e000      	b.n	801319a <netif_issue_reports+0x6e>
    return;
 8013198:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801319a:	3708      	adds	r7, #8
 801319c:	46bd      	mov	sp, r7
 801319e:	bd80      	pop	{r7, pc}
 80131a0:	08021cdc 	.word	0x08021cdc
 80131a4:	08021ea8 	.word	0x08021ea8
 80131a8:	08021d54 	.word	0x08021d54

080131ac <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b082      	sub	sp, #8
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d107      	bne.n	80131ca <netif_set_down+0x1e>
 80131ba:	4b12      	ldr	r3, [pc, #72]	; (8013204 <netif_set_down+0x58>)
 80131bc:	f240 329b 	movw	r2, #923	; 0x39b
 80131c0:	4911      	ldr	r1, [pc, #68]	; (8013208 <netif_set_down+0x5c>)
 80131c2:	4812      	ldr	r0, [pc, #72]	; (801320c <netif_set_down+0x60>)
 80131c4:	f00a f932 	bl	801d42c <iprintf>
 80131c8:	e019      	b.n	80131fe <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80131d0:	f003 0301 	and.w	r3, r3, #1
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d012      	beq.n	80131fe <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80131de:	f023 0301 	bic.w	r3, r3, #1
 80131e2:	b2da      	uxtb	r2, r3
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80131f0:	f003 0308 	and.w	r3, r3, #8
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d002      	beq.n	80131fe <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80131f8:	6878      	ldr	r0, [r7, #4]
 80131fa:	f7fd f85d 	bl	80102b8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80131fe:	3708      	adds	r7, #8
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}
 8013204:	08021cdc 	.word	0x08021cdc
 8013208:	08021ecc 	.word	0x08021ecc
 801320c:	08021d54 	.word	0x08021d54

08013210 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b082      	sub	sp, #8
 8013214:	af00      	add	r7, sp, #0
 8013216:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d107      	bne.n	801322e <netif_set_link_up+0x1e>
 801321e:	4b13      	ldr	r3, [pc, #76]	; (801326c <netif_set_link_up+0x5c>)
 8013220:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8013224:	4912      	ldr	r1, [pc, #72]	; (8013270 <netif_set_link_up+0x60>)
 8013226:	4813      	ldr	r0, [pc, #76]	; (8013274 <netif_set_link_up+0x64>)
 8013228:	f00a f900 	bl	801d42c <iprintf>
 801322c:	e01b      	b.n	8013266 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013234:	f003 0304 	and.w	r3, r3, #4
 8013238:	2b00      	cmp	r3, #0
 801323a:	d114      	bne.n	8013266 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013242:	f043 0304 	orr.w	r3, r3, #4
 8013246:	b2da      	uxtb	r2, r3
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801324e:	2103      	movs	r1, #3
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f7ff ff6b 	bl	801312c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	69db      	ldr	r3, [r3, #28]
 801325a:	2b00      	cmp	r3, #0
 801325c:	d003      	beq.n	8013266 <netif_set_link_up+0x56>
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	69db      	ldr	r3, [r3, #28]
 8013262:	6878      	ldr	r0, [r7, #4]
 8013264:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013266:	3708      	adds	r7, #8
 8013268:	46bd      	mov	sp, r7
 801326a:	bd80      	pop	{r7, pc}
 801326c:	08021cdc 	.word	0x08021cdc
 8013270:	08021eec 	.word	0x08021eec
 8013274:	08021d54 	.word	0x08021d54

08013278 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b082      	sub	sp, #8
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d107      	bne.n	8013296 <netif_set_link_down+0x1e>
 8013286:	4b11      	ldr	r3, [pc, #68]	; (80132cc <netif_set_link_down+0x54>)
 8013288:	f240 4206 	movw	r2, #1030	; 0x406
 801328c:	4910      	ldr	r1, [pc, #64]	; (80132d0 <netif_set_link_down+0x58>)
 801328e:	4811      	ldr	r0, [pc, #68]	; (80132d4 <netif_set_link_down+0x5c>)
 8013290:	f00a f8cc 	bl	801d42c <iprintf>
 8013294:	e017      	b.n	80132c6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801329c:	f003 0304 	and.w	r3, r3, #4
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d010      	beq.n	80132c6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80132aa:	f023 0304 	bic.w	r3, r3, #4
 80132ae:	b2da      	uxtb	r2, r3
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	69db      	ldr	r3, [r3, #28]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d003      	beq.n	80132c6 <netif_set_link_down+0x4e>
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	69db      	ldr	r3, [r3, #28]
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80132c6:	3708      	adds	r7, #8
 80132c8:	46bd      	mov	sp, r7
 80132ca:	bd80      	pop	{r7, pc}
 80132cc:	08021cdc 	.word	0x08021cdc
 80132d0:	08021f10 	.word	0x08021f10
 80132d4:	08021d54 	.word	0x08021d54

080132d8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80132d8:	b480      	push	{r7}
 80132da:	b083      	sub	sp, #12
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
 80132e0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d002      	beq.n	80132ee <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	683a      	ldr	r2, [r7, #0]
 80132ec:	61da      	str	r2, [r3, #28]
  }
}
 80132ee:	bf00      	nop
 80132f0:	370c      	adds	r7, #12
 80132f2:	46bd      	mov	sp, r7
 80132f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f8:	4770      	bx	lr

080132fa <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80132fa:	b480      	push	{r7}
 80132fc:	b085      	sub	sp, #20
 80132fe:	af00      	add	r7, sp, #0
 8013300:	60f8      	str	r0, [r7, #12]
 8013302:	60b9      	str	r1, [r7, #8]
 8013304:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8013306:	f06f 030b 	mvn.w	r3, #11
}
 801330a:	4618      	mov	r0, r3
 801330c:	3714      	adds	r7, #20
 801330e:	46bd      	mov	sp, r7
 8013310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013314:	4770      	bx	lr
	...

08013318 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8013318:	b480      	push	{r7}
 801331a:	b085      	sub	sp, #20
 801331c:	af00      	add	r7, sp, #0
 801331e:	4603      	mov	r3, r0
 8013320:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8013322:	79fb      	ldrb	r3, [r7, #7]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d013      	beq.n	8013350 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013328:	4b0d      	ldr	r3, [pc, #52]	; (8013360 <netif_get_by_index+0x48>)
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	60fb      	str	r3, [r7, #12]
 801332e:	e00c      	b.n	801334a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013336:	3301      	adds	r3, #1
 8013338:	b2db      	uxtb	r3, r3
 801333a:	79fa      	ldrb	r2, [r7, #7]
 801333c:	429a      	cmp	r2, r3
 801333e:	d101      	bne.n	8013344 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	e006      	b.n	8013352 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	60fb      	str	r3, [r7, #12]
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d1ef      	bne.n	8013330 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013350:	2300      	movs	r3, #0
}
 8013352:	4618      	mov	r0, r3
 8013354:	3714      	adds	r7, #20
 8013356:	46bd      	mov	sp, r7
 8013358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801335c:	4770      	bx	lr
 801335e:	bf00      	nop
 8013360:	240071ec 	.word	0x240071ec

08013364 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8013364:	b480      	push	{r7}
 8013366:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8013368:	4b03      	ldr	r3, [pc, #12]	; (8013378 <pbuf_pool_is_empty+0x14>)
 801336a:	2201      	movs	r2, #1
 801336c:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 801336e:	bf00      	nop
 8013370:	46bd      	mov	sp, r7
 8013372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013376:	4770      	bx	lr
 8013378:	240071f4 	.word	0x240071f4

0801337c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 801337c:	b480      	push	{r7}
 801337e:	b085      	sub	sp, #20
 8013380:	af00      	add	r7, sp, #0
 8013382:	60f8      	str	r0, [r7, #12]
 8013384:	60b9      	str	r1, [r7, #8]
 8013386:	4611      	mov	r1, r2
 8013388:	461a      	mov	r2, r3
 801338a:	460b      	mov	r3, r1
 801338c:	80fb      	strh	r3, [r7, #6]
 801338e:	4613      	mov	r3, r2
 8013390:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	2200      	movs	r2, #0
 8013396:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	68ba      	ldr	r2, [r7, #8]
 801339c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	88fa      	ldrh	r2, [r7, #6]
 80133a2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	88ba      	ldrh	r2, [r7, #4]
 80133a8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80133aa:	8b3b      	ldrh	r3, [r7, #24]
 80133ac:	b2da      	uxtb	r2, r3
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	7f3a      	ldrb	r2, [r7, #28]
 80133b6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	2201      	movs	r2, #1
 80133bc:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	2200      	movs	r2, #0
 80133c2:	73da      	strb	r2, [r3, #15]
}
 80133c4:	bf00      	nop
 80133c6:	3714      	adds	r7, #20
 80133c8:	46bd      	mov	sp, r7
 80133ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ce:	4770      	bx	lr

080133d0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b08c      	sub	sp, #48	; 0x30
 80133d4:	af02      	add	r7, sp, #8
 80133d6:	4603      	mov	r3, r0
 80133d8:	71fb      	strb	r3, [r7, #7]
 80133da:	460b      	mov	r3, r1
 80133dc:	80bb      	strh	r3, [r7, #4]
 80133de:	4613      	mov	r3, r2
 80133e0:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80133e2:	79fb      	ldrb	r3, [r7, #7]
 80133e4:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80133e6:	887b      	ldrh	r3, [r7, #2]
 80133e8:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80133ec:	d07f      	beq.n	80134ee <pbuf_alloc+0x11e>
 80133ee:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80133f2:	f300 80c8 	bgt.w	8013586 <pbuf_alloc+0x1b6>
 80133f6:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80133fa:	d010      	beq.n	801341e <pbuf_alloc+0x4e>
 80133fc:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8013400:	f300 80c1 	bgt.w	8013586 <pbuf_alloc+0x1b6>
 8013404:	2b01      	cmp	r3, #1
 8013406:	d002      	beq.n	801340e <pbuf_alloc+0x3e>
 8013408:	2b41      	cmp	r3, #65	; 0x41
 801340a:	f040 80bc 	bne.w	8013586 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801340e:	887a      	ldrh	r2, [r7, #2]
 8013410:	88bb      	ldrh	r3, [r7, #4]
 8013412:	4619      	mov	r1, r3
 8013414:	2000      	movs	r0, #0
 8013416:	f000 f8d1 	bl	80135bc <pbuf_alloc_reference>
 801341a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801341c:	e0bd      	b.n	801359a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801341e:	2300      	movs	r3, #0
 8013420:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8013422:	2300      	movs	r3, #0
 8013424:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8013426:	88bb      	ldrh	r3, [r7, #4]
 8013428:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801342a:	2008      	movs	r0, #8
 801342c:	f7ff fc12 	bl	8012c54 <memp_malloc>
 8013430:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8013432:	693b      	ldr	r3, [r7, #16]
 8013434:	2b00      	cmp	r3, #0
 8013436:	d109      	bne.n	801344c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8013438:	f7ff ff94 	bl	8013364 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801343e:	2b00      	cmp	r3, #0
 8013440:	d002      	beq.n	8013448 <pbuf_alloc+0x78>
            pbuf_free(p);
 8013442:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013444:	f000 faa8 	bl	8013998 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8013448:	2300      	movs	r3, #0
 801344a:	e0a7      	b.n	801359c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801344c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801344e:	3303      	adds	r3, #3
 8013450:	b29b      	uxth	r3, r3
 8013452:	f023 0303 	bic.w	r3, r3, #3
 8013456:	b29b      	uxth	r3, r3
 8013458:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 801345c:	b29b      	uxth	r3, r3
 801345e:	8b7a      	ldrh	r2, [r7, #26]
 8013460:	4293      	cmp	r3, r2
 8013462:	bf28      	it	cs
 8013464:	4613      	movcs	r3, r2
 8013466:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8013468:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801346a:	3310      	adds	r3, #16
 801346c:	693a      	ldr	r2, [r7, #16]
 801346e:	4413      	add	r3, r2
 8013470:	3303      	adds	r3, #3
 8013472:	f023 0303 	bic.w	r3, r3, #3
 8013476:	4618      	mov	r0, r3
 8013478:	89f9      	ldrh	r1, [r7, #14]
 801347a:	8b7a      	ldrh	r2, [r7, #26]
 801347c:	2300      	movs	r3, #0
 801347e:	9301      	str	r3, [sp, #4]
 8013480:	887b      	ldrh	r3, [r7, #2]
 8013482:	9300      	str	r3, [sp, #0]
 8013484:	460b      	mov	r3, r1
 8013486:	4601      	mov	r1, r0
 8013488:	6938      	ldr	r0, [r7, #16]
 801348a:	f7ff ff77 	bl	801337c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801348e:	693b      	ldr	r3, [r7, #16]
 8013490:	685b      	ldr	r3, [r3, #4]
 8013492:	f003 0303 	and.w	r3, r3, #3
 8013496:	2b00      	cmp	r3, #0
 8013498:	d006      	beq.n	80134a8 <pbuf_alloc+0xd8>
 801349a:	4b42      	ldr	r3, [pc, #264]	; (80135a4 <pbuf_alloc+0x1d4>)
 801349c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80134a0:	4941      	ldr	r1, [pc, #260]	; (80135a8 <pbuf_alloc+0x1d8>)
 80134a2:	4842      	ldr	r0, [pc, #264]	; (80135ac <pbuf_alloc+0x1dc>)
 80134a4:	f009 ffc2 	bl	801d42c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80134a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80134aa:	3303      	adds	r3, #3
 80134ac:	f023 0303 	bic.w	r3, r3, #3
 80134b0:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80134b4:	d106      	bne.n	80134c4 <pbuf_alloc+0xf4>
 80134b6:	4b3b      	ldr	r3, [pc, #236]	; (80135a4 <pbuf_alloc+0x1d4>)
 80134b8:	f44f 7281 	mov.w	r2, #258	; 0x102
 80134bc:	493c      	ldr	r1, [pc, #240]	; (80135b0 <pbuf_alloc+0x1e0>)
 80134be:	483b      	ldr	r0, [pc, #236]	; (80135ac <pbuf_alloc+0x1dc>)
 80134c0:	f009 ffb4 	bl	801d42c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80134c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d102      	bne.n	80134d0 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80134ca:	693b      	ldr	r3, [r7, #16]
 80134cc:	627b      	str	r3, [r7, #36]	; 0x24
 80134ce:	e002      	b.n	80134d6 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80134d0:	69fb      	ldr	r3, [r7, #28]
 80134d2:	693a      	ldr	r2, [r7, #16]
 80134d4:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80134d6:	693b      	ldr	r3, [r7, #16]
 80134d8:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80134da:	8b7a      	ldrh	r2, [r7, #26]
 80134dc:	89fb      	ldrh	r3, [r7, #14]
 80134de:	1ad3      	subs	r3, r2, r3
 80134e0:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80134e2:	2300      	movs	r3, #0
 80134e4:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80134e6:	8b7b      	ldrh	r3, [r7, #26]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d19e      	bne.n	801342a <pbuf_alloc+0x5a>
      break;
 80134ec:	e055      	b.n	801359a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80134ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80134f0:	3303      	adds	r3, #3
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	f023 0303 	bic.w	r3, r3, #3
 80134f8:	b29a      	uxth	r2, r3
 80134fa:	88bb      	ldrh	r3, [r7, #4]
 80134fc:	3303      	adds	r3, #3
 80134fe:	b29b      	uxth	r3, r3
 8013500:	f023 0303 	bic.w	r3, r3, #3
 8013504:	b29b      	uxth	r3, r3
 8013506:	4413      	add	r3, r2
 8013508:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801350a:	8b3b      	ldrh	r3, [r7, #24]
 801350c:	3310      	adds	r3, #16
 801350e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013510:	8b3a      	ldrh	r2, [r7, #24]
 8013512:	88bb      	ldrh	r3, [r7, #4]
 8013514:	3303      	adds	r3, #3
 8013516:	f023 0303 	bic.w	r3, r3, #3
 801351a:	429a      	cmp	r2, r3
 801351c:	d306      	bcc.n	801352c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801351e:	8afa      	ldrh	r2, [r7, #22]
 8013520:	88bb      	ldrh	r3, [r7, #4]
 8013522:	3303      	adds	r3, #3
 8013524:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013528:	429a      	cmp	r2, r3
 801352a:	d201      	bcs.n	8013530 <pbuf_alloc+0x160>
        return NULL;
 801352c:	2300      	movs	r3, #0
 801352e:	e035      	b.n	801359c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8013530:	8afb      	ldrh	r3, [r7, #22]
 8013532:	4618      	mov	r0, r3
 8013534:	f7ff fa20 	bl	8012978 <mem_malloc>
 8013538:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 801353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801353c:	2b00      	cmp	r3, #0
 801353e:	d101      	bne.n	8013544 <pbuf_alloc+0x174>
        return NULL;
 8013540:	2300      	movs	r3, #0
 8013542:	e02b      	b.n	801359c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8013544:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013546:	3310      	adds	r3, #16
 8013548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801354a:	4413      	add	r3, r2
 801354c:	3303      	adds	r3, #3
 801354e:	f023 0303 	bic.w	r3, r3, #3
 8013552:	4618      	mov	r0, r3
 8013554:	88b9      	ldrh	r1, [r7, #4]
 8013556:	88ba      	ldrh	r2, [r7, #4]
 8013558:	2300      	movs	r3, #0
 801355a:	9301      	str	r3, [sp, #4]
 801355c:	887b      	ldrh	r3, [r7, #2]
 801355e:	9300      	str	r3, [sp, #0]
 8013560:	460b      	mov	r3, r1
 8013562:	4601      	mov	r1, r0
 8013564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013566:	f7ff ff09 	bl	801337c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801356c:	685b      	ldr	r3, [r3, #4]
 801356e:	f003 0303 	and.w	r3, r3, #3
 8013572:	2b00      	cmp	r3, #0
 8013574:	d010      	beq.n	8013598 <pbuf_alloc+0x1c8>
 8013576:	4b0b      	ldr	r3, [pc, #44]	; (80135a4 <pbuf_alloc+0x1d4>)
 8013578:	f44f 7291 	mov.w	r2, #290	; 0x122
 801357c:	490d      	ldr	r1, [pc, #52]	; (80135b4 <pbuf_alloc+0x1e4>)
 801357e:	480b      	ldr	r0, [pc, #44]	; (80135ac <pbuf_alloc+0x1dc>)
 8013580:	f009 ff54 	bl	801d42c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8013584:	e008      	b.n	8013598 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8013586:	4b07      	ldr	r3, [pc, #28]	; (80135a4 <pbuf_alloc+0x1d4>)
 8013588:	f240 1227 	movw	r2, #295	; 0x127
 801358c:	490a      	ldr	r1, [pc, #40]	; (80135b8 <pbuf_alloc+0x1e8>)
 801358e:	4807      	ldr	r0, [pc, #28]	; (80135ac <pbuf_alloc+0x1dc>)
 8013590:	f009 ff4c 	bl	801d42c <iprintf>
      return NULL;
 8013594:	2300      	movs	r3, #0
 8013596:	e001      	b.n	801359c <pbuf_alloc+0x1cc>
      break;
 8013598:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801359c:	4618      	mov	r0, r3
 801359e:	3728      	adds	r7, #40	; 0x28
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	08021f34 	.word	0x08021f34
 80135a8:	08021f90 	.word	0x08021f90
 80135ac:	08021fc0 	.word	0x08021fc0
 80135b0:	08021fe8 	.word	0x08021fe8
 80135b4:	0802201c 	.word	0x0802201c
 80135b8:	08022048 	.word	0x08022048

080135bc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b086      	sub	sp, #24
 80135c0:	af02      	add	r7, sp, #8
 80135c2:	6078      	str	r0, [r7, #4]
 80135c4:	460b      	mov	r3, r1
 80135c6:	807b      	strh	r3, [r7, #2]
 80135c8:	4613      	mov	r3, r2
 80135ca:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80135cc:	883b      	ldrh	r3, [r7, #0]
 80135ce:	2b41      	cmp	r3, #65	; 0x41
 80135d0:	d009      	beq.n	80135e6 <pbuf_alloc_reference+0x2a>
 80135d2:	883b      	ldrh	r3, [r7, #0]
 80135d4:	2b01      	cmp	r3, #1
 80135d6:	d006      	beq.n	80135e6 <pbuf_alloc_reference+0x2a>
 80135d8:	4b0f      	ldr	r3, [pc, #60]	; (8013618 <pbuf_alloc_reference+0x5c>)
 80135da:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80135de:	490f      	ldr	r1, [pc, #60]	; (801361c <pbuf_alloc_reference+0x60>)
 80135e0:	480f      	ldr	r0, [pc, #60]	; (8013620 <pbuf_alloc_reference+0x64>)
 80135e2:	f009 ff23 	bl	801d42c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80135e6:	2007      	movs	r0, #7
 80135e8:	f7ff fb34 	bl	8012c54 <memp_malloc>
 80135ec:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d101      	bne.n	80135f8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80135f4:	2300      	movs	r3, #0
 80135f6:	e00b      	b.n	8013610 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80135f8:	8879      	ldrh	r1, [r7, #2]
 80135fa:	887a      	ldrh	r2, [r7, #2]
 80135fc:	2300      	movs	r3, #0
 80135fe:	9301      	str	r3, [sp, #4]
 8013600:	883b      	ldrh	r3, [r7, #0]
 8013602:	9300      	str	r3, [sp, #0]
 8013604:	460b      	mov	r3, r1
 8013606:	6879      	ldr	r1, [r7, #4]
 8013608:	68f8      	ldr	r0, [r7, #12]
 801360a:	f7ff feb7 	bl	801337c <pbuf_init_alloced_pbuf>
  return p;
 801360e:	68fb      	ldr	r3, [r7, #12]
}
 8013610:	4618      	mov	r0, r3
 8013612:	3710      	adds	r7, #16
 8013614:	46bd      	mov	sp, r7
 8013616:	bd80      	pop	{r7, pc}
 8013618:	08021f34 	.word	0x08021f34
 801361c:	08022064 	.word	0x08022064
 8013620:	08021fc0 	.word	0x08021fc0

08013624 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b088      	sub	sp, #32
 8013628:	af02      	add	r7, sp, #8
 801362a:	607b      	str	r3, [r7, #4]
 801362c:	4603      	mov	r3, r0
 801362e:	73fb      	strb	r3, [r7, #15]
 8013630:	460b      	mov	r3, r1
 8013632:	81bb      	strh	r3, [r7, #12]
 8013634:	4613      	mov	r3, r2
 8013636:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8013638:	7bfb      	ldrb	r3, [r7, #15]
 801363a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801363c:	8a7b      	ldrh	r3, [r7, #18]
 801363e:	3303      	adds	r3, #3
 8013640:	f023 0203 	bic.w	r2, r3, #3
 8013644:	89bb      	ldrh	r3, [r7, #12]
 8013646:	441a      	add	r2, r3
 8013648:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801364a:	429a      	cmp	r2, r3
 801364c:	d901      	bls.n	8013652 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801364e:	2300      	movs	r3, #0
 8013650:	e018      	b.n	8013684 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8013652:	6a3b      	ldr	r3, [r7, #32]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d007      	beq.n	8013668 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8013658:	8a7b      	ldrh	r3, [r7, #18]
 801365a:	3303      	adds	r3, #3
 801365c:	f023 0303 	bic.w	r3, r3, #3
 8013660:	6a3a      	ldr	r2, [r7, #32]
 8013662:	4413      	add	r3, r2
 8013664:	617b      	str	r3, [r7, #20]
 8013666:	e001      	b.n	801366c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8013668:	2300      	movs	r3, #0
 801366a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801366c:	6878      	ldr	r0, [r7, #4]
 801366e:	89b9      	ldrh	r1, [r7, #12]
 8013670:	89ba      	ldrh	r2, [r7, #12]
 8013672:	2302      	movs	r3, #2
 8013674:	9301      	str	r3, [sp, #4]
 8013676:	897b      	ldrh	r3, [r7, #10]
 8013678:	9300      	str	r3, [sp, #0]
 801367a:	460b      	mov	r3, r1
 801367c:	6979      	ldr	r1, [r7, #20]
 801367e:	f7ff fe7d 	bl	801337c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8013682:	687b      	ldr	r3, [r7, #4]
}
 8013684:	4618      	mov	r0, r3
 8013686:	3718      	adds	r7, #24
 8013688:	46bd      	mov	sp, r7
 801368a:	bd80      	pop	{r7, pc}

0801368c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b084      	sub	sp, #16
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
 8013694:	460b      	mov	r3, r1
 8013696:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d106      	bne.n	80136ac <pbuf_realloc+0x20>
 801369e:	4b3a      	ldr	r3, [pc, #232]	; (8013788 <pbuf_realloc+0xfc>)
 80136a0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80136a4:	4939      	ldr	r1, [pc, #228]	; (801378c <pbuf_realloc+0x100>)
 80136a6:	483a      	ldr	r0, [pc, #232]	; (8013790 <pbuf_realloc+0x104>)
 80136a8:	f009 fec0 	bl	801d42c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	891b      	ldrh	r3, [r3, #8]
 80136b0:	887a      	ldrh	r2, [r7, #2]
 80136b2:	429a      	cmp	r2, r3
 80136b4:	d263      	bcs.n	801377e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	891a      	ldrh	r2, [r3, #8]
 80136ba:	887b      	ldrh	r3, [r7, #2]
 80136bc:	1ad3      	subs	r3, r2, r3
 80136be:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80136c0:	887b      	ldrh	r3, [r7, #2]
 80136c2:	817b      	strh	r3, [r7, #10]
  q = p;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80136c8:	e018      	b.n	80136fc <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	895b      	ldrh	r3, [r3, #10]
 80136ce:	897a      	ldrh	r2, [r7, #10]
 80136d0:	1ad3      	subs	r3, r2, r3
 80136d2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	891a      	ldrh	r2, [r3, #8]
 80136d8:	893b      	ldrh	r3, [r7, #8]
 80136da:	1ad3      	subs	r3, r2, r3
 80136dc:	b29a      	uxth	r2, r3
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d106      	bne.n	80136fc <pbuf_realloc+0x70>
 80136ee:	4b26      	ldr	r3, [pc, #152]	; (8013788 <pbuf_realloc+0xfc>)
 80136f0:	f240 12af 	movw	r2, #431	; 0x1af
 80136f4:	4927      	ldr	r1, [pc, #156]	; (8013794 <pbuf_realloc+0x108>)
 80136f6:	4826      	ldr	r0, [pc, #152]	; (8013790 <pbuf_realloc+0x104>)
 80136f8:	f009 fe98 	bl	801d42c <iprintf>
  while (rem_len > q->len) {
 80136fc:	68fb      	ldr	r3, [r7, #12]
 80136fe:	895b      	ldrh	r3, [r3, #10]
 8013700:	897a      	ldrh	r2, [r7, #10]
 8013702:	429a      	cmp	r2, r3
 8013704:	d8e1      	bhi.n	80136ca <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	7b1b      	ldrb	r3, [r3, #12]
 801370a:	f003 030f 	and.w	r3, r3, #15
 801370e:	2b00      	cmp	r3, #0
 8013710:	d121      	bne.n	8013756 <pbuf_realloc+0xca>
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	895b      	ldrh	r3, [r3, #10]
 8013716:	897a      	ldrh	r2, [r7, #10]
 8013718:	429a      	cmp	r2, r3
 801371a:	d01c      	beq.n	8013756 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	7b5b      	ldrb	r3, [r3, #13]
 8013720:	f003 0302 	and.w	r3, r3, #2
 8013724:	2b00      	cmp	r3, #0
 8013726:	d116      	bne.n	8013756 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	685a      	ldr	r2, [r3, #4]
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	1ad3      	subs	r3, r2, r3
 8013730:	b29a      	uxth	r2, r3
 8013732:	897b      	ldrh	r3, [r7, #10]
 8013734:	4413      	add	r3, r2
 8013736:	b29b      	uxth	r3, r3
 8013738:	4619      	mov	r1, r3
 801373a:	68f8      	ldr	r0, [r7, #12]
 801373c:	f7ff f820 	bl	8012780 <mem_trim>
 8013740:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d106      	bne.n	8013756 <pbuf_realloc+0xca>
 8013748:	4b0f      	ldr	r3, [pc, #60]	; (8013788 <pbuf_realloc+0xfc>)
 801374a:	f240 12bd 	movw	r2, #445	; 0x1bd
 801374e:	4912      	ldr	r1, [pc, #72]	; (8013798 <pbuf_realloc+0x10c>)
 8013750:	480f      	ldr	r0, [pc, #60]	; (8013790 <pbuf_realloc+0x104>)
 8013752:	f009 fe6b 	bl	801d42c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	897a      	ldrh	r2, [r7, #10]
 801375a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	895a      	ldrh	r2, [r3, #10]
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d004      	beq.n	8013776 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	4618      	mov	r0, r3
 8013772:	f000 f911 	bl	8013998 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2200      	movs	r2, #0
 801377a:	601a      	str	r2, [r3, #0]
 801377c:	e000      	b.n	8013780 <pbuf_realloc+0xf4>
    return;
 801377e:	bf00      	nop

}
 8013780:	3710      	adds	r7, #16
 8013782:	46bd      	mov	sp, r7
 8013784:	bd80      	pop	{r7, pc}
 8013786:	bf00      	nop
 8013788:	08021f34 	.word	0x08021f34
 801378c:	08022078 	.word	0x08022078
 8013790:	08021fc0 	.word	0x08021fc0
 8013794:	08022090 	.word	0x08022090
 8013798:	080220a8 	.word	0x080220a8

0801379c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 801379c:	b580      	push	{r7, lr}
 801379e:	b086      	sub	sp, #24
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	60f8      	str	r0, [r7, #12]
 80137a4:	60b9      	str	r1, [r7, #8]
 80137a6:	4613      	mov	r3, r2
 80137a8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d106      	bne.n	80137be <pbuf_add_header_impl+0x22>
 80137b0:	4b2b      	ldr	r3, [pc, #172]	; (8013860 <pbuf_add_header_impl+0xc4>)
 80137b2:	f240 12df 	movw	r2, #479	; 0x1df
 80137b6:	492b      	ldr	r1, [pc, #172]	; (8013864 <pbuf_add_header_impl+0xc8>)
 80137b8:	482b      	ldr	r0, [pc, #172]	; (8013868 <pbuf_add_header_impl+0xcc>)
 80137ba:	f009 fe37 	bl	801d42c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d003      	beq.n	80137cc <pbuf_add_header_impl+0x30>
 80137c4:	68bb      	ldr	r3, [r7, #8]
 80137c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80137ca:	d301      	bcc.n	80137d0 <pbuf_add_header_impl+0x34>
    return 1;
 80137cc:	2301      	movs	r3, #1
 80137ce:	e043      	b.n	8013858 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80137d0:	68bb      	ldr	r3, [r7, #8]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d101      	bne.n	80137da <pbuf_add_header_impl+0x3e>
    return 0;
 80137d6:	2300      	movs	r3, #0
 80137d8:	e03e      	b.n	8013858 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80137da:	68bb      	ldr	r3, [r7, #8]
 80137dc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	891a      	ldrh	r2, [r3, #8]
 80137e2:	8a7b      	ldrh	r3, [r7, #18]
 80137e4:	4413      	add	r3, r2
 80137e6:	b29b      	uxth	r3, r3
 80137e8:	8a7a      	ldrh	r2, [r7, #18]
 80137ea:	429a      	cmp	r2, r3
 80137ec:	d901      	bls.n	80137f2 <pbuf_add_header_impl+0x56>
    return 1;
 80137ee:	2301      	movs	r3, #1
 80137f0:	e032      	b.n	8013858 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	7b1b      	ldrb	r3, [r3, #12]
 80137f6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80137f8:	8a3b      	ldrh	r3, [r7, #16]
 80137fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d00c      	beq.n	801381c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	685a      	ldr	r2, [r3, #4]
 8013806:	68bb      	ldr	r3, [r7, #8]
 8013808:	425b      	negs	r3, r3
 801380a:	4413      	add	r3, r2
 801380c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	3310      	adds	r3, #16
 8013812:	697a      	ldr	r2, [r7, #20]
 8013814:	429a      	cmp	r2, r3
 8013816:	d20d      	bcs.n	8013834 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013818:	2301      	movs	r3, #1
 801381a:	e01d      	b.n	8013858 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801381c:	79fb      	ldrb	r3, [r7, #7]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d006      	beq.n	8013830 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	685a      	ldr	r2, [r3, #4]
 8013826:	68bb      	ldr	r3, [r7, #8]
 8013828:	425b      	negs	r3, r3
 801382a:	4413      	add	r3, r2
 801382c:	617b      	str	r3, [r7, #20]
 801382e:	e001      	b.n	8013834 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8013830:	2301      	movs	r3, #1
 8013832:	e011      	b.n	8013858 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	697a      	ldr	r2, [r7, #20]
 8013838:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	895a      	ldrh	r2, [r3, #10]
 801383e:	8a7b      	ldrh	r3, [r7, #18]
 8013840:	4413      	add	r3, r2
 8013842:	b29a      	uxth	r2, r3
 8013844:	68fb      	ldr	r3, [r7, #12]
 8013846:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	891a      	ldrh	r2, [r3, #8]
 801384c:	8a7b      	ldrh	r3, [r7, #18]
 801384e:	4413      	add	r3, r2
 8013850:	b29a      	uxth	r2, r3
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	811a      	strh	r2, [r3, #8]


  return 0;
 8013856:	2300      	movs	r3, #0
}
 8013858:	4618      	mov	r0, r3
 801385a:	3718      	adds	r7, #24
 801385c:	46bd      	mov	sp, r7
 801385e:	bd80      	pop	{r7, pc}
 8013860:	08021f34 	.word	0x08021f34
 8013864:	080220c4 	.word	0x080220c4
 8013868:	08021fc0 	.word	0x08021fc0

0801386c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 801386c:	b580      	push	{r7, lr}
 801386e:	b082      	sub	sp, #8
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
 8013874:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013876:	2200      	movs	r2, #0
 8013878:	6839      	ldr	r1, [r7, #0]
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	f7ff ff8e 	bl	801379c <pbuf_add_header_impl>
 8013880:	4603      	mov	r3, r0
}
 8013882:	4618      	mov	r0, r3
 8013884:	3708      	adds	r7, #8
 8013886:	46bd      	mov	sp, r7
 8013888:	bd80      	pop	{r7, pc}
	...

0801388c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b084      	sub	sp, #16
 8013890:	af00      	add	r7, sp, #0
 8013892:	6078      	str	r0, [r7, #4]
 8013894:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	2b00      	cmp	r3, #0
 801389a:	d106      	bne.n	80138aa <pbuf_remove_header+0x1e>
 801389c:	4b20      	ldr	r3, [pc, #128]	; (8013920 <pbuf_remove_header+0x94>)
 801389e:	f240 224b 	movw	r2, #587	; 0x24b
 80138a2:	4920      	ldr	r1, [pc, #128]	; (8013924 <pbuf_remove_header+0x98>)
 80138a4:	4820      	ldr	r0, [pc, #128]	; (8013928 <pbuf_remove_header+0x9c>)
 80138a6:	f009 fdc1 	bl	801d42c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d003      	beq.n	80138b8 <pbuf_remove_header+0x2c>
 80138b0:	683b      	ldr	r3, [r7, #0]
 80138b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80138b6:	d301      	bcc.n	80138bc <pbuf_remove_header+0x30>
    return 1;
 80138b8:	2301      	movs	r3, #1
 80138ba:	e02c      	b.n	8013916 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80138bc:	683b      	ldr	r3, [r7, #0]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d101      	bne.n	80138c6 <pbuf_remove_header+0x3a>
    return 0;
 80138c2:	2300      	movs	r3, #0
 80138c4:	e027      	b.n	8013916 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80138c6:	683b      	ldr	r3, [r7, #0]
 80138c8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	895b      	ldrh	r3, [r3, #10]
 80138ce:	89fa      	ldrh	r2, [r7, #14]
 80138d0:	429a      	cmp	r2, r3
 80138d2:	d908      	bls.n	80138e6 <pbuf_remove_header+0x5a>
 80138d4:	4b12      	ldr	r3, [pc, #72]	; (8013920 <pbuf_remove_header+0x94>)
 80138d6:	f240 2255 	movw	r2, #597	; 0x255
 80138da:	4914      	ldr	r1, [pc, #80]	; (801392c <pbuf_remove_header+0xa0>)
 80138dc:	4812      	ldr	r0, [pc, #72]	; (8013928 <pbuf_remove_header+0x9c>)
 80138de:	f009 fda5 	bl	801d42c <iprintf>
 80138e2:	2301      	movs	r3, #1
 80138e4:	e017      	b.n	8013916 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	685b      	ldr	r3, [r3, #4]
 80138ea:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	685a      	ldr	r2, [r3, #4]
 80138f0:	683b      	ldr	r3, [r7, #0]
 80138f2:	441a      	add	r2, r3
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	895a      	ldrh	r2, [r3, #10]
 80138fc:	89fb      	ldrh	r3, [r7, #14]
 80138fe:	1ad3      	subs	r3, r2, r3
 8013900:	b29a      	uxth	r2, r3
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	891a      	ldrh	r2, [r3, #8]
 801390a:	89fb      	ldrh	r3, [r7, #14]
 801390c:	1ad3      	subs	r3, r2, r3
 801390e:	b29a      	uxth	r2, r3
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013914:	2300      	movs	r3, #0
}
 8013916:	4618      	mov	r0, r3
 8013918:	3710      	adds	r7, #16
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
 801391e:	bf00      	nop
 8013920:	08021f34 	.word	0x08021f34
 8013924:	080220c4 	.word	0x080220c4
 8013928:	08021fc0 	.word	0x08021fc0
 801392c:	080220d0 	.word	0x080220d0

08013930 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8013930:	b580      	push	{r7, lr}
 8013932:	b082      	sub	sp, #8
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
 8013938:	460b      	mov	r3, r1
 801393a:	807b      	strh	r3, [r7, #2]
 801393c:	4613      	mov	r3, r2
 801393e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8013940:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013944:	2b00      	cmp	r3, #0
 8013946:	da08      	bge.n	801395a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013948:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801394c:	425b      	negs	r3, r3
 801394e:	4619      	mov	r1, r3
 8013950:	6878      	ldr	r0, [r7, #4]
 8013952:	f7ff ff9b 	bl	801388c <pbuf_remove_header>
 8013956:	4603      	mov	r3, r0
 8013958:	e007      	b.n	801396a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801395a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801395e:	787a      	ldrb	r2, [r7, #1]
 8013960:	4619      	mov	r1, r3
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	f7ff ff1a 	bl	801379c <pbuf_add_header_impl>
 8013968:	4603      	mov	r3, r0
  }
}
 801396a:	4618      	mov	r0, r3
 801396c:	3708      	adds	r7, #8
 801396e:	46bd      	mov	sp, r7
 8013970:	bd80      	pop	{r7, pc}

08013972 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8013972:	b580      	push	{r7, lr}
 8013974:	b082      	sub	sp, #8
 8013976:	af00      	add	r7, sp, #0
 8013978:	6078      	str	r0, [r7, #4]
 801397a:	460b      	mov	r3, r1
 801397c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801397e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013982:	2201      	movs	r2, #1
 8013984:	4619      	mov	r1, r3
 8013986:	6878      	ldr	r0, [r7, #4]
 8013988:	f7ff ffd2 	bl	8013930 <pbuf_header_impl>
 801398c:	4603      	mov	r3, r0
}
 801398e:	4618      	mov	r0, r3
 8013990:	3708      	adds	r7, #8
 8013992:	46bd      	mov	sp, r7
 8013994:	bd80      	pop	{r7, pc}
	...

08013998 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b086      	sub	sp, #24
 801399c:	af00      	add	r7, sp, #0
 801399e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d10b      	bne.n	80139be <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d106      	bne.n	80139ba <pbuf_free+0x22>
 80139ac:	4b38      	ldr	r3, [pc, #224]	; (8013a90 <pbuf_free+0xf8>)
 80139ae:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80139b2:	4938      	ldr	r1, [pc, #224]	; (8013a94 <pbuf_free+0xfc>)
 80139b4:	4838      	ldr	r0, [pc, #224]	; (8013a98 <pbuf_free+0x100>)
 80139b6:	f009 fd39 	bl	801d42c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80139ba:	2300      	movs	r3, #0
 80139bc:	e063      	b.n	8013a86 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80139be:	2300      	movs	r3, #0
 80139c0:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80139c2:	e05c      	b.n	8013a7e <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	7b9b      	ldrb	r3, [r3, #14]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d106      	bne.n	80139da <pbuf_free+0x42>
 80139cc:	4b30      	ldr	r3, [pc, #192]	; (8013a90 <pbuf_free+0xf8>)
 80139ce:	f240 22f1 	movw	r2, #753	; 0x2f1
 80139d2:	4932      	ldr	r1, [pc, #200]	; (8013a9c <pbuf_free+0x104>)
 80139d4:	4830      	ldr	r0, [pc, #192]	; (8013a98 <pbuf_free+0x100>)
 80139d6:	f009 fd29 	bl	801d42c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	7b9b      	ldrb	r3, [r3, #14]
 80139de:	3b01      	subs	r3, #1
 80139e0:	b2da      	uxtb	r2, r3
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	739a      	strb	r2, [r3, #14]
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	7b9b      	ldrb	r3, [r3, #14]
 80139ea:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80139ec:	7dbb      	ldrb	r3, [r7, #22]
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d143      	bne.n	8013a7a <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	7b1b      	ldrb	r3, [r3, #12]
 80139fc:	f003 030f 	and.w	r3, r3, #15
 8013a00:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	7b5b      	ldrb	r3, [r3, #13]
 8013a06:	f003 0302 	and.w	r3, r3, #2
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d011      	beq.n	8013a32 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8013a12:	68bb      	ldr	r3, [r7, #8]
 8013a14:	691b      	ldr	r3, [r3, #16]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d106      	bne.n	8013a28 <pbuf_free+0x90>
 8013a1a:	4b1d      	ldr	r3, [pc, #116]	; (8013a90 <pbuf_free+0xf8>)
 8013a1c:	f240 22ff 	movw	r2, #767	; 0x2ff
 8013a20:	491f      	ldr	r1, [pc, #124]	; (8013aa0 <pbuf_free+0x108>)
 8013a22:	481d      	ldr	r0, [pc, #116]	; (8013a98 <pbuf_free+0x100>)
 8013a24:	f009 fd02 	bl	801d42c <iprintf>
        pc->custom_free_function(p);
 8013a28:	68bb      	ldr	r3, [r7, #8]
 8013a2a:	691b      	ldr	r3, [r3, #16]
 8013a2c:	6878      	ldr	r0, [r7, #4]
 8013a2e:	4798      	blx	r3
 8013a30:	e01d      	b.n	8013a6e <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8013a32:	7bfb      	ldrb	r3, [r7, #15]
 8013a34:	2b02      	cmp	r3, #2
 8013a36:	d104      	bne.n	8013a42 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8013a38:	6879      	ldr	r1, [r7, #4]
 8013a3a:	2008      	movs	r0, #8
 8013a3c:	f7ff f956 	bl	8012cec <memp_free>
 8013a40:	e015      	b.n	8013a6e <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8013a42:	7bfb      	ldrb	r3, [r7, #15]
 8013a44:	2b01      	cmp	r3, #1
 8013a46:	d104      	bne.n	8013a52 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8013a48:	6879      	ldr	r1, [r7, #4]
 8013a4a:	2007      	movs	r0, #7
 8013a4c:	f7ff f94e 	bl	8012cec <memp_free>
 8013a50:	e00d      	b.n	8013a6e <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013a52:	7bfb      	ldrb	r3, [r7, #15]
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d103      	bne.n	8013a60 <pbuf_free+0xc8>
          mem_free(p);
 8013a58:	6878      	ldr	r0, [r7, #4]
 8013a5a:	f7fe fe27 	bl	80126ac <mem_free>
 8013a5e:	e006      	b.n	8013a6e <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013a60:	4b0b      	ldr	r3, [pc, #44]	; (8013a90 <pbuf_free+0xf8>)
 8013a62:	f240 320f 	movw	r2, #783	; 0x30f
 8013a66:	490f      	ldr	r1, [pc, #60]	; (8013aa4 <pbuf_free+0x10c>)
 8013a68:	480b      	ldr	r0, [pc, #44]	; (8013a98 <pbuf_free+0x100>)
 8013a6a:	f009 fcdf 	bl	801d42c <iprintf>
        }
      }
      count++;
 8013a6e:	7dfb      	ldrb	r3, [r7, #23]
 8013a70:	3301      	adds	r3, #1
 8013a72:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8013a74:	693b      	ldr	r3, [r7, #16]
 8013a76:	607b      	str	r3, [r7, #4]
 8013a78:	e001      	b.n	8013a7e <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d19f      	bne.n	80139c4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a86:	4618      	mov	r0, r3
 8013a88:	3718      	adds	r7, #24
 8013a8a:	46bd      	mov	sp, r7
 8013a8c:	bd80      	pop	{r7, pc}
 8013a8e:	bf00      	nop
 8013a90:	08021f34 	.word	0x08021f34
 8013a94:	080220c4 	.word	0x080220c4
 8013a98:	08021fc0 	.word	0x08021fc0
 8013a9c:	080220f0 	.word	0x080220f0
 8013aa0:	08022108 	.word	0x08022108
 8013aa4:	0802212c 	.word	0x0802212c

08013aa8 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013aa8:	b480      	push	{r7}
 8013aaa:	b085      	sub	sp, #20
 8013aac:	af00      	add	r7, sp, #0
 8013aae:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013ab4:	e005      	b.n	8013ac2 <pbuf_clen+0x1a>
    ++len;
 8013ab6:	89fb      	ldrh	r3, [r7, #14]
 8013ab8:	3301      	adds	r3, #1
 8013aba:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d1f6      	bne.n	8013ab6 <pbuf_clen+0xe>
  }
  return len;
 8013ac8:	89fb      	ldrh	r3, [r7, #14]
}
 8013aca:	4618      	mov	r0, r3
 8013acc:	3714      	adds	r7, #20
 8013ace:	46bd      	mov	sp, r7
 8013ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ad4:	4770      	bx	lr
	...

08013ad8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	b082      	sub	sp, #8
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d010      	beq.n	8013b08 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	7b9b      	ldrb	r3, [r3, #14]
 8013aea:	3301      	adds	r3, #1
 8013aec:	b2da      	uxtb	r2, r3
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	7b9b      	ldrb	r3, [r3, #14]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d106      	bne.n	8013b08 <pbuf_ref+0x30>
 8013afa:	4b05      	ldr	r3, [pc, #20]	; (8013b10 <pbuf_ref+0x38>)
 8013afc:	f240 3242 	movw	r2, #834	; 0x342
 8013b00:	4904      	ldr	r1, [pc, #16]	; (8013b14 <pbuf_ref+0x3c>)
 8013b02:	4805      	ldr	r0, [pc, #20]	; (8013b18 <pbuf_ref+0x40>)
 8013b04:	f009 fc92 	bl	801d42c <iprintf>
  }
}
 8013b08:	bf00      	nop
 8013b0a:	3708      	adds	r7, #8
 8013b0c:	46bd      	mov	sp, r7
 8013b0e:	bd80      	pop	{r7, pc}
 8013b10:	08021f34 	.word	0x08021f34
 8013b14:	08022140 	.word	0x08022140
 8013b18:	08021fc0 	.word	0x08021fc0

08013b1c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013b1c:	b580      	push	{r7, lr}
 8013b1e:	b084      	sub	sp, #16
 8013b20:	af00      	add	r7, sp, #0
 8013b22:	6078      	str	r0, [r7, #4]
 8013b24:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d002      	beq.n	8013b32 <pbuf_cat+0x16>
 8013b2c:	683b      	ldr	r3, [r7, #0]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d107      	bne.n	8013b42 <pbuf_cat+0x26>
 8013b32:	4b20      	ldr	r3, [pc, #128]	; (8013bb4 <pbuf_cat+0x98>)
 8013b34:	f240 3259 	movw	r2, #857	; 0x359
 8013b38:	491f      	ldr	r1, [pc, #124]	; (8013bb8 <pbuf_cat+0x9c>)
 8013b3a:	4820      	ldr	r0, [pc, #128]	; (8013bbc <pbuf_cat+0xa0>)
 8013b3c:	f009 fc76 	bl	801d42c <iprintf>
 8013b40:	e034      	b.n	8013bac <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	60fb      	str	r3, [r7, #12]
 8013b46:	e00a      	b.n	8013b5e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	891a      	ldrh	r2, [r3, #8]
 8013b4c:	683b      	ldr	r3, [r7, #0]
 8013b4e:	891b      	ldrh	r3, [r3, #8]
 8013b50:	4413      	add	r3, r2
 8013b52:	b29a      	uxth	r2, r3
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	60fb      	str	r3, [r7, #12]
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d1f0      	bne.n	8013b48 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8013b66:	68fb      	ldr	r3, [r7, #12]
 8013b68:	891a      	ldrh	r2, [r3, #8]
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	895b      	ldrh	r3, [r3, #10]
 8013b6e:	429a      	cmp	r2, r3
 8013b70:	d006      	beq.n	8013b80 <pbuf_cat+0x64>
 8013b72:	4b10      	ldr	r3, [pc, #64]	; (8013bb4 <pbuf_cat+0x98>)
 8013b74:	f240 3262 	movw	r2, #866	; 0x362
 8013b78:	4911      	ldr	r1, [pc, #68]	; (8013bc0 <pbuf_cat+0xa4>)
 8013b7a:	4810      	ldr	r0, [pc, #64]	; (8013bbc <pbuf_cat+0xa0>)
 8013b7c:	f009 fc56 	bl	801d42c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d006      	beq.n	8013b96 <pbuf_cat+0x7a>
 8013b88:	4b0a      	ldr	r3, [pc, #40]	; (8013bb4 <pbuf_cat+0x98>)
 8013b8a:	f240 3263 	movw	r2, #867	; 0x363
 8013b8e:	490d      	ldr	r1, [pc, #52]	; (8013bc4 <pbuf_cat+0xa8>)
 8013b90:	480a      	ldr	r0, [pc, #40]	; (8013bbc <pbuf_cat+0xa0>)
 8013b92:	f009 fc4b 	bl	801d42c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	891a      	ldrh	r2, [r3, #8]
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	891b      	ldrh	r3, [r3, #8]
 8013b9e:	4413      	add	r3, r2
 8013ba0:	b29a      	uxth	r2, r3
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	683a      	ldr	r2, [r7, #0]
 8013baa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013bac:	3710      	adds	r7, #16
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}
 8013bb2:	bf00      	nop
 8013bb4:	08021f34 	.word	0x08021f34
 8013bb8:	08022154 	.word	0x08022154
 8013bbc:	08021fc0 	.word	0x08021fc0
 8013bc0:	0802218c 	.word	0x0802218c
 8013bc4:	080221bc 	.word	0x080221bc

08013bc8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013bc8:	b580      	push	{r7, lr}
 8013bca:	b086      	sub	sp, #24
 8013bcc:	af00      	add	r7, sp, #0
 8013bce:	6078      	str	r0, [r7, #4]
 8013bd0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	617b      	str	r3, [r7, #20]
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d008      	beq.n	8013bf2 <pbuf_copy+0x2a>
 8013be0:	683b      	ldr	r3, [r7, #0]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d005      	beq.n	8013bf2 <pbuf_copy+0x2a>
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	891a      	ldrh	r2, [r3, #8]
 8013bea:	683b      	ldr	r3, [r7, #0]
 8013bec:	891b      	ldrh	r3, [r3, #8]
 8013bee:	429a      	cmp	r2, r3
 8013bf0:	d209      	bcs.n	8013c06 <pbuf_copy+0x3e>
 8013bf2:	4b57      	ldr	r3, [pc, #348]	; (8013d50 <pbuf_copy+0x188>)
 8013bf4:	f240 32c9 	movw	r2, #969	; 0x3c9
 8013bf8:	4956      	ldr	r1, [pc, #344]	; (8013d54 <pbuf_copy+0x18c>)
 8013bfa:	4857      	ldr	r0, [pc, #348]	; (8013d58 <pbuf_copy+0x190>)
 8013bfc:	f009 fc16 	bl	801d42c <iprintf>
 8013c00:	f06f 030f 	mvn.w	r3, #15
 8013c04:	e09f      	b.n	8013d46 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	895b      	ldrh	r3, [r3, #10]
 8013c0a:	461a      	mov	r2, r3
 8013c0c:	697b      	ldr	r3, [r7, #20]
 8013c0e:	1ad2      	subs	r2, r2, r3
 8013c10:	683b      	ldr	r3, [r7, #0]
 8013c12:	895b      	ldrh	r3, [r3, #10]
 8013c14:	4619      	mov	r1, r3
 8013c16:	693b      	ldr	r3, [r7, #16]
 8013c18:	1acb      	subs	r3, r1, r3
 8013c1a:	429a      	cmp	r2, r3
 8013c1c:	d306      	bcc.n	8013c2c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013c1e:	683b      	ldr	r3, [r7, #0]
 8013c20:	895b      	ldrh	r3, [r3, #10]
 8013c22:	461a      	mov	r2, r3
 8013c24:	693b      	ldr	r3, [r7, #16]
 8013c26:	1ad3      	subs	r3, r2, r3
 8013c28:	60fb      	str	r3, [r7, #12]
 8013c2a:	e005      	b.n	8013c38 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	895b      	ldrh	r3, [r3, #10]
 8013c30:	461a      	mov	r2, r3
 8013c32:	697b      	ldr	r3, [r7, #20]
 8013c34:	1ad3      	subs	r3, r2, r3
 8013c36:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	685a      	ldr	r2, [r3, #4]
 8013c3c:	697b      	ldr	r3, [r7, #20]
 8013c3e:	18d0      	adds	r0, r2, r3
 8013c40:	683b      	ldr	r3, [r7, #0]
 8013c42:	685a      	ldr	r2, [r3, #4]
 8013c44:	693b      	ldr	r3, [r7, #16]
 8013c46:	4413      	add	r3, r2
 8013c48:	68fa      	ldr	r2, [r7, #12]
 8013c4a:	4619      	mov	r1, r3
 8013c4c:	f008 fccc 	bl	801c5e8 <memcpy>
    offset_to += len;
 8013c50:	697a      	ldr	r2, [r7, #20]
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	4413      	add	r3, r2
 8013c56:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013c58:	693a      	ldr	r2, [r7, #16]
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	4413      	add	r3, r2
 8013c5e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	895b      	ldrh	r3, [r3, #10]
 8013c64:	461a      	mov	r2, r3
 8013c66:	697b      	ldr	r3, [r7, #20]
 8013c68:	4293      	cmp	r3, r2
 8013c6a:	d906      	bls.n	8013c7a <pbuf_copy+0xb2>
 8013c6c:	4b38      	ldr	r3, [pc, #224]	; (8013d50 <pbuf_copy+0x188>)
 8013c6e:	f240 32d9 	movw	r2, #985	; 0x3d9
 8013c72:	493a      	ldr	r1, [pc, #232]	; (8013d5c <pbuf_copy+0x194>)
 8013c74:	4838      	ldr	r0, [pc, #224]	; (8013d58 <pbuf_copy+0x190>)
 8013c76:	f009 fbd9 	bl	801d42c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013c7a:	683b      	ldr	r3, [r7, #0]
 8013c7c:	895b      	ldrh	r3, [r3, #10]
 8013c7e:	461a      	mov	r2, r3
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	4293      	cmp	r3, r2
 8013c84:	d906      	bls.n	8013c94 <pbuf_copy+0xcc>
 8013c86:	4b32      	ldr	r3, [pc, #200]	; (8013d50 <pbuf_copy+0x188>)
 8013c88:	f240 32da 	movw	r2, #986	; 0x3da
 8013c8c:	4934      	ldr	r1, [pc, #208]	; (8013d60 <pbuf_copy+0x198>)
 8013c8e:	4832      	ldr	r0, [pc, #200]	; (8013d58 <pbuf_copy+0x190>)
 8013c90:	f009 fbcc 	bl	801d42c <iprintf>
    if (offset_from >= p_from->len) {
 8013c94:	683b      	ldr	r3, [r7, #0]
 8013c96:	895b      	ldrh	r3, [r3, #10]
 8013c98:	461a      	mov	r2, r3
 8013c9a:	693b      	ldr	r3, [r7, #16]
 8013c9c:	4293      	cmp	r3, r2
 8013c9e:	d304      	bcc.n	8013caa <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013ca0:	2300      	movs	r3, #0
 8013ca2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	895b      	ldrh	r3, [r3, #10]
 8013cae:	461a      	mov	r2, r3
 8013cb0:	697b      	ldr	r3, [r7, #20]
 8013cb2:	4293      	cmp	r3, r2
 8013cb4:	d114      	bne.n	8013ce0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d10c      	bne.n	8013ce0 <pbuf_copy+0x118>
 8013cc6:	683b      	ldr	r3, [r7, #0]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d009      	beq.n	8013ce0 <pbuf_copy+0x118>
 8013ccc:	4b20      	ldr	r3, [pc, #128]	; (8013d50 <pbuf_copy+0x188>)
 8013cce:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8013cd2:	4924      	ldr	r1, [pc, #144]	; (8013d64 <pbuf_copy+0x19c>)
 8013cd4:	4820      	ldr	r0, [pc, #128]	; (8013d58 <pbuf_copy+0x190>)
 8013cd6:	f009 fba9 	bl	801d42c <iprintf>
 8013cda:	f06f 030f 	mvn.w	r3, #15
 8013cde:	e032      	b.n	8013d46 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d013      	beq.n	8013d0e <pbuf_copy+0x146>
 8013ce6:	683b      	ldr	r3, [r7, #0]
 8013ce8:	895a      	ldrh	r2, [r3, #10]
 8013cea:	683b      	ldr	r3, [r7, #0]
 8013cec:	891b      	ldrh	r3, [r3, #8]
 8013cee:	429a      	cmp	r2, r3
 8013cf0:	d10d      	bne.n	8013d0e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013cf2:	683b      	ldr	r3, [r7, #0]
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d009      	beq.n	8013d0e <pbuf_copy+0x146>
 8013cfa:	4b15      	ldr	r3, [pc, #84]	; (8013d50 <pbuf_copy+0x188>)
 8013cfc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8013d00:	4919      	ldr	r1, [pc, #100]	; (8013d68 <pbuf_copy+0x1a0>)
 8013d02:	4815      	ldr	r0, [pc, #84]	; (8013d58 <pbuf_copy+0x190>)
 8013d04:	f009 fb92 	bl	801d42c <iprintf>
 8013d08:	f06f 0305 	mvn.w	r3, #5
 8013d0c:	e01b      	b.n	8013d46 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d013      	beq.n	8013d3c <pbuf_copy+0x174>
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	895a      	ldrh	r2, [r3, #10]
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	891b      	ldrh	r3, [r3, #8]
 8013d1c:	429a      	cmp	r2, r3
 8013d1e:	d10d      	bne.n	8013d3c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d009      	beq.n	8013d3c <pbuf_copy+0x174>
 8013d28:	4b09      	ldr	r3, [pc, #36]	; (8013d50 <pbuf_copy+0x188>)
 8013d2a:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8013d2e:	490e      	ldr	r1, [pc, #56]	; (8013d68 <pbuf_copy+0x1a0>)
 8013d30:	4809      	ldr	r0, [pc, #36]	; (8013d58 <pbuf_copy+0x190>)
 8013d32:	f009 fb7b 	bl	801d42c <iprintf>
 8013d36:	f06f 0305 	mvn.w	r3, #5
 8013d3a:	e004      	b.n	8013d46 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013d3c:	683b      	ldr	r3, [r7, #0]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	f47f af61 	bne.w	8013c06 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013d44:	2300      	movs	r3, #0
}
 8013d46:	4618      	mov	r0, r3
 8013d48:	3718      	adds	r7, #24
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	bd80      	pop	{r7, pc}
 8013d4e:	bf00      	nop
 8013d50:	08021f34 	.word	0x08021f34
 8013d54:	08022208 	.word	0x08022208
 8013d58:	08021fc0 	.word	0x08021fc0
 8013d5c:	08022238 	.word	0x08022238
 8013d60:	08022250 	.word	0x08022250
 8013d64:	0802226c 	.word	0x0802226c
 8013d68:	0802227c 	.word	0x0802227c

08013d6c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013d6c:	b580      	push	{r7, lr}
 8013d6e:	b088      	sub	sp, #32
 8013d70:	af00      	add	r7, sp, #0
 8013d72:	60f8      	str	r0, [r7, #12]
 8013d74:	60b9      	str	r1, [r7, #8]
 8013d76:	4611      	mov	r1, r2
 8013d78:	461a      	mov	r2, r3
 8013d7a:	460b      	mov	r3, r1
 8013d7c:	80fb      	strh	r3, [r7, #6]
 8013d7e:	4613      	mov	r3, r2
 8013d80:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013d82:	2300      	movs	r3, #0
 8013d84:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8013d86:	2300      	movs	r3, #0
 8013d88:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d108      	bne.n	8013da2 <pbuf_copy_partial+0x36>
 8013d90:	4b2b      	ldr	r3, [pc, #172]	; (8013e40 <pbuf_copy_partial+0xd4>)
 8013d92:	f240 420a 	movw	r2, #1034	; 0x40a
 8013d96:	492b      	ldr	r1, [pc, #172]	; (8013e44 <pbuf_copy_partial+0xd8>)
 8013d98:	482b      	ldr	r0, [pc, #172]	; (8013e48 <pbuf_copy_partial+0xdc>)
 8013d9a:	f009 fb47 	bl	801d42c <iprintf>
 8013d9e:	2300      	movs	r3, #0
 8013da0:	e04a      	b.n	8013e38 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013da2:	68bb      	ldr	r3, [r7, #8]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d108      	bne.n	8013dba <pbuf_copy_partial+0x4e>
 8013da8:	4b25      	ldr	r3, [pc, #148]	; (8013e40 <pbuf_copy_partial+0xd4>)
 8013daa:	f240 420b 	movw	r2, #1035	; 0x40b
 8013dae:	4927      	ldr	r1, [pc, #156]	; (8013e4c <pbuf_copy_partial+0xe0>)
 8013db0:	4825      	ldr	r0, [pc, #148]	; (8013e48 <pbuf_copy_partial+0xdc>)
 8013db2:	f009 fb3b 	bl	801d42c <iprintf>
 8013db6:	2300      	movs	r3, #0
 8013db8:	e03e      	b.n	8013e38 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	61fb      	str	r3, [r7, #28]
 8013dbe:	e034      	b.n	8013e2a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013dc0:	88bb      	ldrh	r3, [r7, #4]
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d00a      	beq.n	8013ddc <pbuf_copy_partial+0x70>
 8013dc6:	69fb      	ldr	r3, [r7, #28]
 8013dc8:	895b      	ldrh	r3, [r3, #10]
 8013dca:	88ba      	ldrh	r2, [r7, #4]
 8013dcc:	429a      	cmp	r2, r3
 8013dce:	d305      	bcc.n	8013ddc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013dd0:	69fb      	ldr	r3, [r7, #28]
 8013dd2:	895b      	ldrh	r3, [r3, #10]
 8013dd4:	88ba      	ldrh	r2, [r7, #4]
 8013dd6:	1ad3      	subs	r3, r2, r3
 8013dd8:	80bb      	strh	r3, [r7, #4]
 8013dda:	e023      	b.n	8013e24 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013ddc:	69fb      	ldr	r3, [r7, #28]
 8013dde:	895a      	ldrh	r2, [r3, #10]
 8013de0:	88bb      	ldrh	r3, [r7, #4]
 8013de2:	1ad3      	subs	r3, r2, r3
 8013de4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8013de6:	8b3a      	ldrh	r2, [r7, #24]
 8013de8:	88fb      	ldrh	r3, [r7, #6]
 8013dea:	429a      	cmp	r2, r3
 8013dec:	d901      	bls.n	8013df2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013dee:	88fb      	ldrh	r3, [r7, #6]
 8013df0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013df2:	8b7b      	ldrh	r3, [r7, #26]
 8013df4:	68ba      	ldr	r2, [r7, #8]
 8013df6:	18d0      	adds	r0, r2, r3
 8013df8:	69fb      	ldr	r3, [r7, #28]
 8013dfa:	685a      	ldr	r2, [r3, #4]
 8013dfc:	88bb      	ldrh	r3, [r7, #4]
 8013dfe:	4413      	add	r3, r2
 8013e00:	8b3a      	ldrh	r2, [r7, #24]
 8013e02:	4619      	mov	r1, r3
 8013e04:	f008 fbf0 	bl	801c5e8 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013e08:	8afa      	ldrh	r2, [r7, #22]
 8013e0a:	8b3b      	ldrh	r3, [r7, #24]
 8013e0c:	4413      	add	r3, r2
 8013e0e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013e10:	8b7a      	ldrh	r2, [r7, #26]
 8013e12:	8b3b      	ldrh	r3, [r7, #24]
 8013e14:	4413      	add	r3, r2
 8013e16:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013e18:	88fa      	ldrh	r2, [r7, #6]
 8013e1a:	8b3b      	ldrh	r3, [r7, #24]
 8013e1c:	1ad3      	subs	r3, r2, r3
 8013e1e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013e20:	2300      	movs	r3, #0
 8013e22:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013e24:	69fb      	ldr	r3, [r7, #28]
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	61fb      	str	r3, [r7, #28]
 8013e2a:	88fb      	ldrh	r3, [r7, #6]
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d002      	beq.n	8013e36 <pbuf_copy_partial+0xca>
 8013e30:	69fb      	ldr	r3, [r7, #28]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d1c4      	bne.n	8013dc0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8013e36:	8afb      	ldrh	r3, [r7, #22]
}
 8013e38:	4618      	mov	r0, r3
 8013e3a:	3720      	adds	r7, #32
 8013e3c:	46bd      	mov	sp, r7
 8013e3e:	bd80      	pop	{r7, pc}
 8013e40:	08021f34 	.word	0x08021f34
 8013e44:	080222a8 	.word	0x080222a8
 8013e48:	08021fc0 	.word	0x08021fc0
 8013e4c:	080222c8 	.word	0x080222c8

08013e50 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013e50:	b580      	push	{r7, lr}
 8013e52:	b084      	sub	sp, #16
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	4603      	mov	r3, r0
 8013e58:	603a      	str	r2, [r7, #0]
 8013e5a:	71fb      	strb	r3, [r7, #7]
 8013e5c:	460b      	mov	r3, r1
 8013e5e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	8919      	ldrh	r1, [r3, #8]
 8013e64:	88ba      	ldrh	r2, [r7, #4]
 8013e66:	79fb      	ldrb	r3, [r7, #7]
 8013e68:	4618      	mov	r0, r3
 8013e6a:	f7ff fab1 	bl	80133d0 <pbuf_alloc>
 8013e6e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d101      	bne.n	8013e7a <pbuf_clone+0x2a>
    return NULL;
 8013e76:	2300      	movs	r3, #0
 8013e78:	e011      	b.n	8013e9e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013e7a:	6839      	ldr	r1, [r7, #0]
 8013e7c:	68f8      	ldr	r0, [r7, #12]
 8013e7e:	f7ff fea3 	bl	8013bc8 <pbuf_copy>
 8013e82:	4603      	mov	r3, r0
 8013e84:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8013e86:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d006      	beq.n	8013e9c <pbuf_clone+0x4c>
 8013e8e:	4b06      	ldr	r3, [pc, #24]	; (8013ea8 <pbuf_clone+0x58>)
 8013e90:	f240 5224 	movw	r2, #1316	; 0x524
 8013e94:	4905      	ldr	r1, [pc, #20]	; (8013eac <pbuf_clone+0x5c>)
 8013e96:	4806      	ldr	r0, [pc, #24]	; (8013eb0 <pbuf_clone+0x60>)
 8013e98:	f009 fac8 	bl	801d42c <iprintf>
  return q;
 8013e9c:	68fb      	ldr	r3, [r7, #12]
}
 8013e9e:	4618      	mov	r0, r3
 8013ea0:	3710      	adds	r7, #16
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	bd80      	pop	{r7, pc}
 8013ea6:	bf00      	nop
 8013ea8:	08021f34 	.word	0x08021f34
 8013eac:	080223d4 	.word	0x080223d4
 8013eb0:	08021fc0 	.word	0x08021fc0

08013eb4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013eb8:	f009 fad0 	bl	801d45c <rand>
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	b29b      	uxth	r3, r3
 8013ec0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013ec4:	b29b      	uxth	r3, r3
 8013ec6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8013eca:	b29a      	uxth	r2, r3
 8013ecc:	4b01      	ldr	r3, [pc, #4]	; (8013ed4 <tcp_init+0x20>)
 8013ece:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013ed0:	bf00      	nop
 8013ed2:	bd80      	pop	{r7, pc}
 8013ed4:	24000424 	.word	0x24000424

08013ed8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b082      	sub	sp, #8
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	7d1b      	ldrb	r3, [r3, #20]
 8013ee4:	2b01      	cmp	r3, #1
 8013ee6:	d105      	bne.n	8013ef4 <tcp_free+0x1c>
 8013ee8:	4b06      	ldr	r3, [pc, #24]	; (8013f04 <tcp_free+0x2c>)
 8013eea:	22d4      	movs	r2, #212	; 0xd4
 8013eec:	4906      	ldr	r1, [pc, #24]	; (8013f08 <tcp_free+0x30>)
 8013eee:	4807      	ldr	r0, [pc, #28]	; (8013f0c <tcp_free+0x34>)
 8013ef0:	f009 fa9c 	bl	801d42c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013ef4:	6879      	ldr	r1, [r7, #4]
 8013ef6:	2001      	movs	r0, #1
 8013ef8:	f7fe fef8 	bl	8012cec <memp_free>
}
 8013efc:	bf00      	nop
 8013efe:	3708      	adds	r7, #8
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}
 8013f04:	08022460 	.word	0x08022460
 8013f08:	080224bc 	.word	0x080224bc
 8013f0c:	080224d0 	.word	0x080224d0

08013f10 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b082      	sub	sp, #8
 8013f14:	af00      	add	r7, sp, #0
 8013f16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	7d1b      	ldrb	r3, [r3, #20]
 8013f1c:	2b01      	cmp	r3, #1
 8013f1e:	d105      	bne.n	8013f2c <tcp_free_listen+0x1c>
 8013f20:	4b06      	ldr	r3, [pc, #24]	; (8013f3c <tcp_free_listen+0x2c>)
 8013f22:	22df      	movs	r2, #223	; 0xdf
 8013f24:	4906      	ldr	r1, [pc, #24]	; (8013f40 <tcp_free_listen+0x30>)
 8013f26:	4807      	ldr	r0, [pc, #28]	; (8013f44 <tcp_free_listen+0x34>)
 8013f28:	f009 fa80 	bl	801d42c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013f2c:	6879      	ldr	r1, [r7, #4]
 8013f2e:	2002      	movs	r0, #2
 8013f30:	f7fe fedc 	bl	8012cec <memp_free>
}
 8013f34:	bf00      	nop
 8013f36:	3708      	adds	r7, #8
 8013f38:	46bd      	mov	sp, r7
 8013f3a:	bd80      	pop	{r7, pc}
 8013f3c:	08022460 	.word	0x08022460
 8013f40:	080224f8 	.word	0x080224f8
 8013f44:	080224d0 	.word	0x080224d0

08013f48 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013f4c:	f000 fea2 	bl	8014c94 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013f50:	4b07      	ldr	r3, [pc, #28]	; (8013f70 <tcp_tmr+0x28>)
 8013f52:	781b      	ldrb	r3, [r3, #0]
 8013f54:	3301      	adds	r3, #1
 8013f56:	b2da      	uxtb	r2, r3
 8013f58:	4b05      	ldr	r3, [pc, #20]	; (8013f70 <tcp_tmr+0x28>)
 8013f5a:	701a      	strb	r2, [r3, #0]
 8013f5c:	4b04      	ldr	r3, [pc, #16]	; (8013f70 <tcp_tmr+0x28>)
 8013f5e:	781b      	ldrb	r3, [r3, #0]
 8013f60:	f003 0301 	and.w	r3, r3, #1
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d001      	beq.n	8013f6c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013f68:	f000 fb54 	bl	8014614 <tcp_slowtmr>
  }
}
 8013f6c:	bf00      	nop
 8013f6e:	bd80      	pop	{r7, pc}
 8013f70:	24003b71 	.word	0x24003b71

08013f74 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b084      	sub	sp, #16
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
 8013f7c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d105      	bne.n	8013f90 <tcp_remove_listener+0x1c>
 8013f84:	4b0d      	ldr	r3, [pc, #52]	; (8013fbc <tcp_remove_listener+0x48>)
 8013f86:	22ff      	movs	r2, #255	; 0xff
 8013f88:	490d      	ldr	r1, [pc, #52]	; (8013fc0 <tcp_remove_listener+0x4c>)
 8013f8a:	480e      	ldr	r0, [pc, #56]	; (8013fc4 <tcp_remove_listener+0x50>)
 8013f8c:	f009 fa4e 	bl	801d42c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	60fb      	str	r3, [r7, #12]
 8013f94:	e00a      	b.n	8013fac <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013f9a:	683a      	ldr	r2, [r7, #0]
 8013f9c:	429a      	cmp	r2, r3
 8013f9e:	d102      	bne.n	8013fa6 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	68db      	ldr	r3, [r3, #12]
 8013faa:	60fb      	str	r3, [r7, #12]
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d1f1      	bne.n	8013f96 <tcp_remove_listener+0x22>
    }
  }
}
 8013fb2:	bf00      	nop
 8013fb4:	bf00      	nop
 8013fb6:	3710      	adds	r7, #16
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bd80      	pop	{r7, pc}
 8013fbc:	08022460 	.word	0x08022460
 8013fc0:	08022514 	.word	0x08022514
 8013fc4:	080224d0 	.word	0x080224d0

08013fc8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b084      	sub	sp, #16
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d106      	bne.n	8013fe4 <tcp_listen_closed+0x1c>
 8013fd6:	4b14      	ldr	r3, [pc, #80]	; (8014028 <tcp_listen_closed+0x60>)
 8013fd8:	f240 1211 	movw	r2, #273	; 0x111
 8013fdc:	4913      	ldr	r1, [pc, #76]	; (801402c <tcp_listen_closed+0x64>)
 8013fde:	4814      	ldr	r0, [pc, #80]	; (8014030 <tcp_listen_closed+0x68>)
 8013fe0:	f009 fa24 	bl	801d42c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	7d1b      	ldrb	r3, [r3, #20]
 8013fe8:	2b01      	cmp	r3, #1
 8013fea:	d006      	beq.n	8013ffa <tcp_listen_closed+0x32>
 8013fec:	4b0e      	ldr	r3, [pc, #56]	; (8014028 <tcp_listen_closed+0x60>)
 8013fee:	f44f 7289 	mov.w	r2, #274	; 0x112
 8013ff2:	4910      	ldr	r1, [pc, #64]	; (8014034 <tcp_listen_closed+0x6c>)
 8013ff4:	480e      	ldr	r0, [pc, #56]	; (8014030 <tcp_listen_closed+0x68>)
 8013ff6:	f009 fa19 	bl	801d42c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013ffa:	2301      	movs	r3, #1
 8013ffc:	60fb      	str	r3, [r7, #12]
 8013ffe:	e00b      	b.n	8014018 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014000:	4a0d      	ldr	r2, [pc, #52]	; (8014038 <tcp_listen_closed+0x70>)
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	6879      	ldr	r1, [r7, #4]
 801400c:	4618      	mov	r0, r3
 801400e:	f7ff ffb1 	bl	8013f74 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	3301      	adds	r3, #1
 8014016:	60fb      	str	r3, [r7, #12]
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	2b03      	cmp	r3, #3
 801401c:	d9f0      	bls.n	8014000 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801401e:	bf00      	nop
 8014020:	bf00      	nop
 8014022:	3710      	adds	r7, #16
 8014024:	46bd      	mov	sp, r7
 8014026:	bd80      	pop	{r7, pc}
 8014028:	08022460 	.word	0x08022460
 801402c:	0802253c 	.word	0x0802253c
 8014030:	080224d0 	.word	0x080224d0
 8014034:	08022548 	.word	0x08022548
 8014038:	08023ecc 	.word	0x08023ecc

0801403c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 801403c:	b5b0      	push	{r4, r5, r7, lr}
 801403e:	b088      	sub	sp, #32
 8014040:	af04      	add	r7, sp, #16
 8014042:	6078      	str	r0, [r7, #4]
 8014044:	460b      	mov	r3, r1
 8014046:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d106      	bne.n	801405c <tcp_close_shutdown+0x20>
 801404e:	4b63      	ldr	r3, [pc, #396]	; (80141dc <tcp_close_shutdown+0x1a0>)
 8014050:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8014054:	4962      	ldr	r1, [pc, #392]	; (80141e0 <tcp_close_shutdown+0x1a4>)
 8014056:	4863      	ldr	r0, [pc, #396]	; (80141e4 <tcp_close_shutdown+0x1a8>)
 8014058:	f009 f9e8 	bl	801d42c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801405c:	78fb      	ldrb	r3, [r7, #3]
 801405e:	2b00      	cmp	r3, #0
 8014060:	d066      	beq.n	8014130 <tcp_close_shutdown+0xf4>
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	7d1b      	ldrb	r3, [r3, #20]
 8014066:	2b04      	cmp	r3, #4
 8014068:	d003      	beq.n	8014072 <tcp_close_shutdown+0x36>
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	7d1b      	ldrb	r3, [r3, #20]
 801406e:	2b07      	cmp	r3, #7
 8014070:	d15e      	bne.n	8014130 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014076:	2b00      	cmp	r3, #0
 8014078:	d104      	bne.n	8014084 <tcp_close_shutdown+0x48>
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801407e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014082:	d055      	beq.n	8014130 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	8b5b      	ldrh	r3, [r3, #26]
 8014088:	f003 0310 	and.w	r3, r3, #16
 801408c:	2b00      	cmp	r3, #0
 801408e:	d106      	bne.n	801409e <tcp_close_shutdown+0x62>
 8014090:	4b52      	ldr	r3, [pc, #328]	; (80141dc <tcp_close_shutdown+0x1a0>)
 8014092:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8014096:	4954      	ldr	r1, [pc, #336]	; (80141e8 <tcp_close_shutdown+0x1ac>)
 8014098:	4852      	ldr	r0, [pc, #328]	; (80141e4 <tcp_close_shutdown+0x1a8>)
 801409a:	f009 f9c7 	bl	801d42c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80140a6:	687d      	ldr	r5, [r7, #4]
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	3304      	adds	r3, #4
 80140ac:	687a      	ldr	r2, [r7, #4]
 80140ae:	8ad2      	ldrh	r2, [r2, #22]
 80140b0:	6879      	ldr	r1, [r7, #4]
 80140b2:	8b09      	ldrh	r1, [r1, #24]
 80140b4:	9102      	str	r1, [sp, #8]
 80140b6:	9201      	str	r2, [sp, #4]
 80140b8:	9300      	str	r3, [sp, #0]
 80140ba:	462b      	mov	r3, r5
 80140bc:	4622      	mov	r2, r4
 80140be:	4601      	mov	r1, r0
 80140c0:	6878      	ldr	r0, [r7, #4]
 80140c2:	f004 fe8d 	bl	8018de0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80140c6:	6878      	ldr	r0, [r7, #4]
 80140c8:	f001 f8c6 	bl	8015258 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80140cc:	4b47      	ldr	r3, [pc, #284]	; (80141ec <tcp_close_shutdown+0x1b0>)
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	687a      	ldr	r2, [r7, #4]
 80140d2:	429a      	cmp	r2, r3
 80140d4:	d105      	bne.n	80140e2 <tcp_close_shutdown+0xa6>
 80140d6:	4b45      	ldr	r3, [pc, #276]	; (80141ec <tcp_close_shutdown+0x1b0>)
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	68db      	ldr	r3, [r3, #12]
 80140dc:	4a43      	ldr	r2, [pc, #268]	; (80141ec <tcp_close_shutdown+0x1b0>)
 80140de:	6013      	str	r3, [r2, #0]
 80140e0:	e013      	b.n	801410a <tcp_close_shutdown+0xce>
 80140e2:	4b42      	ldr	r3, [pc, #264]	; (80141ec <tcp_close_shutdown+0x1b0>)
 80140e4:	681b      	ldr	r3, [r3, #0]
 80140e6:	60fb      	str	r3, [r7, #12]
 80140e8:	e00c      	b.n	8014104 <tcp_close_shutdown+0xc8>
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	68db      	ldr	r3, [r3, #12]
 80140ee:	687a      	ldr	r2, [r7, #4]
 80140f0:	429a      	cmp	r2, r3
 80140f2:	d104      	bne.n	80140fe <tcp_close_shutdown+0xc2>
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	68da      	ldr	r2, [r3, #12]
 80140f8:	68fb      	ldr	r3, [r7, #12]
 80140fa:	60da      	str	r2, [r3, #12]
 80140fc:	e005      	b.n	801410a <tcp_close_shutdown+0xce>
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	68db      	ldr	r3, [r3, #12]
 8014102:	60fb      	str	r3, [r7, #12]
 8014104:	68fb      	ldr	r3, [r7, #12]
 8014106:	2b00      	cmp	r3, #0
 8014108:	d1ef      	bne.n	80140ea <tcp_close_shutdown+0xae>
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	2200      	movs	r2, #0
 801410e:	60da      	str	r2, [r3, #12]
 8014110:	4b37      	ldr	r3, [pc, #220]	; (80141f0 <tcp_close_shutdown+0x1b4>)
 8014112:	2201      	movs	r2, #1
 8014114:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8014116:	4b37      	ldr	r3, [pc, #220]	; (80141f4 <tcp_close_shutdown+0x1b8>)
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	687a      	ldr	r2, [r7, #4]
 801411c:	429a      	cmp	r2, r3
 801411e:	d102      	bne.n	8014126 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8014120:	f003 fd5a 	bl	8017bd8 <tcp_trigger_input_pcb_close>
 8014124:	e002      	b.n	801412c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8014126:	6878      	ldr	r0, [r7, #4]
 8014128:	f7ff fed6 	bl	8013ed8 <tcp_free>
      }
      return ERR_OK;
 801412c:	2300      	movs	r3, #0
 801412e:	e050      	b.n	80141d2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	7d1b      	ldrb	r3, [r3, #20]
 8014134:	2b02      	cmp	r3, #2
 8014136:	d03b      	beq.n	80141b0 <tcp_close_shutdown+0x174>
 8014138:	2b02      	cmp	r3, #2
 801413a:	dc44      	bgt.n	80141c6 <tcp_close_shutdown+0x18a>
 801413c:	2b00      	cmp	r3, #0
 801413e:	d002      	beq.n	8014146 <tcp_close_shutdown+0x10a>
 8014140:	2b01      	cmp	r3, #1
 8014142:	d02a      	beq.n	801419a <tcp_close_shutdown+0x15e>
 8014144:	e03f      	b.n	80141c6 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	8adb      	ldrh	r3, [r3, #22]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d021      	beq.n	8014192 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801414e:	4b2a      	ldr	r3, [pc, #168]	; (80141f8 <tcp_close_shutdown+0x1bc>)
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	687a      	ldr	r2, [r7, #4]
 8014154:	429a      	cmp	r2, r3
 8014156:	d105      	bne.n	8014164 <tcp_close_shutdown+0x128>
 8014158:	4b27      	ldr	r3, [pc, #156]	; (80141f8 <tcp_close_shutdown+0x1bc>)
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	68db      	ldr	r3, [r3, #12]
 801415e:	4a26      	ldr	r2, [pc, #152]	; (80141f8 <tcp_close_shutdown+0x1bc>)
 8014160:	6013      	str	r3, [r2, #0]
 8014162:	e013      	b.n	801418c <tcp_close_shutdown+0x150>
 8014164:	4b24      	ldr	r3, [pc, #144]	; (80141f8 <tcp_close_shutdown+0x1bc>)
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	60bb      	str	r3, [r7, #8]
 801416a:	e00c      	b.n	8014186 <tcp_close_shutdown+0x14a>
 801416c:	68bb      	ldr	r3, [r7, #8]
 801416e:	68db      	ldr	r3, [r3, #12]
 8014170:	687a      	ldr	r2, [r7, #4]
 8014172:	429a      	cmp	r2, r3
 8014174:	d104      	bne.n	8014180 <tcp_close_shutdown+0x144>
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	68da      	ldr	r2, [r3, #12]
 801417a:	68bb      	ldr	r3, [r7, #8]
 801417c:	60da      	str	r2, [r3, #12]
 801417e:	e005      	b.n	801418c <tcp_close_shutdown+0x150>
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	68db      	ldr	r3, [r3, #12]
 8014184:	60bb      	str	r3, [r7, #8]
 8014186:	68bb      	ldr	r3, [r7, #8]
 8014188:	2b00      	cmp	r3, #0
 801418a:	d1ef      	bne.n	801416c <tcp_close_shutdown+0x130>
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	2200      	movs	r2, #0
 8014190:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8014192:	6878      	ldr	r0, [r7, #4]
 8014194:	f7ff fea0 	bl	8013ed8 <tcp_free>
      break;
 8014198:	e01a      	b.n	80141d0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 801419a:	6878      	ldr	r0, [r7, #4]
 801419c:	f7ff ff14 	bl	8013fc8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80141a0:	6879      	ldr	r1, [r7, #4]
 80141a2:	4816      	ldr	r0, [pc, #88]	; (80141fc <tcp_close_shutdown+0x1c0>)
 80141a4:	f001 f8a8 	bl	80152f8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80141a8:	6878      	ldr	r0, [r7, #4]
 80141aa:	f7ff feb1 	bl	8013f10 <tcp_free_listen>
      break;
 80141ae:	e00f      	b.n	80141d0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80141b0:	6879      	ldr	r1, [r7, #4]
 80141b2:	480e      	ldr	r0, [pc, #56]	; (80141ec <tcp_close_shutdown+0x1b0>)
 80141b4:	f001 f8a0 	bl	80152f8 <tcp_pcb_remove>
 80141b8:	4b0d      	ldr	r3, [pc, #52]	; (80141f0 <tcp_close_shutdown+0x1b4>)
 80141ba:	2201      	movs	r2, #1
 80141bc:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80141be:	6878      	ldr	r0, [r7, #4]
 80141c0:	f7ff fe8a 	bl	8013ed8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80141c4:	e004      	b.n	80141d0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80141c6:	6878      	ldr	r0, [r7, #4]
 80141c8:	f000 f81a 	bl	8014200 <tcp_close_shutdown_fin>
 80141cc:	4603      	mov	r3, r0
 80141ce:	e000      	b.n	80141d2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80141d0:	2300      	movs	r3, #0
}
 80141d2:	4618      	mov	r0, r3
 80141d4:	3710      	adds	r7, #16
 80141d6:	46bd      	mov	sp, r7
 80141d8:	bdb0      	pop	{r4, r5, r7, pc}
 80141da:	bf00      	nop
 80141dc:	08022460 	.word	0x08022460
 80141e0:	08022560 	.word	0x08022560
 80141e4:	080224d0 	.word	0x080224d0
 80141e8:	08022580 	.word	0x08022580
 80141ec:	240071fc 	.word	0x240071fc
 80141f0:	240071f8 	.word	0x240071f8
 80141f4:	24007210 	.word	0x24007210
 80141f8:	24007208 	.word	0x24007208
 80141fc:	24007204 	.word	0x24007204

08014200 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b084      	sub	sp, #16
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d106      	bne.n	801421c <tcp_close_shutdown_fin+0x1c>
 801420e:	4b2e      	ldr	r3, [pc, #184]	; (80142c8 <tcp_close_shutdown_fin+0xc8>)
 8014210:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8014214:	492d      	ldr	r1, [pc, #180]	; (80142cc <tcp_close_shutdown_fin+0xcc>)
 8014216:	482e      	ldr	r0, [pc, #184]	; (80142d0 <tcp_close_shutdown_fin+0xd0>)
 8014218:	f009 f908 	bl	801d42c <iprintf>

  switch (pcb->state) {
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	7d1b      	ldrb	r3, [r3, #20]
 8014220:	2b07      	cmp	r3, #7
 8014222:	d020      	beq.n	8014266 <tcp_close_shutdown_fin+0x66>
 8014224:	2b07      	cmp	r3, #7
 8014226:	dc2b      	bgt.n	8014280 <tcp_close_shutdown_fin+0x80>
 8014228:	2b03      	cmp	r3, #3
 801422a:	d002      	beq.n	8014232 <tcp_close_shutdown_fin+0x32>
 801422c:	2b04      	cmp	r3, #4
 801422e:	d00d      	beq.n	801424c <tcp_close_shutdown_fin+0x4c>
 8014230:	e026      	b.n	8014280 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8014232:	6878      	ldr	r0, [r7, #4]
 8014234:	f003 fee2 	bl	8017ffc <tcp_send_fin>
 8014238:	4603      	mov	r3, r0
 801423a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801423c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d11f      	bne.n	8014284 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2205      	movs	r2, #5
 8014248:	751a      	strb	r2, [r3, #20]
      }
      break;
 801424a:	e01b      	b.n	8014284 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801424c:	6878      	ldr	r0, [r7, #4]
 801424e:	f003 fed5 	bl	8017ffc <tcp_send_fin>
 8014252:	4603      	mov	r3, r0
 8014254:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801425a:	2b00      	cmp	r3, #0
 801425c:	d114      	bne.n	8014288 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	2205      	movs	r2, #5
 8014262:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014264:	e010      	b.n	8014288 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8014266:	6878      	ldr	r0, [r7, #4]
 8014268:	f003 fec8 	bl	8017ffc <tcp_send_fin>
 801426c:	4603      	mov	r3, r0
 801426e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d109      	bne.n	801428c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	2209      	movs	r2, #9
 801427c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801427e:	e005      	b.n	801428c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8014280:	2300      	movs	r3, #0
 8014282:	e01c      	b.n	80142be <tcp_close_shutdown_fin+0xbe>
      break;
 8014284:	bf00      	nop
 8014286:	e002      	b.n	801428e <tcp_close_shutdown_fin+0x8e>
      break;
 8014288:	bf00      	nop
 801428a:	e000      	b.n	801428e <tcp_close_shutdown_fin+0x8e>
      break;
 801428c:	bf00      	nop
  }

  if (err == ERR_OK) {
 801428e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014292:	2b00      	cmp	r3, #0
 8014294:	d103      	bne.n	801429e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8014296:	6878      	ldr	r0, [r7, #4]
 8014298:	f003 ffee 	bl	8018278 <tcp_output>
 801429c:	e00d      	b.n	80142ba <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801429e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80142a6:	d108      	bne.n	80142ba <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	8b5b      	ldrh	r3, [r3, #26]
 80142ac:	f043 0308 	orr.w	r3, r3, #8
 80142b0:	b29a      	uxth	r2, r3
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80142b6:	2300      	movs	r3, #0
 80142b8:	e001      	b.n	80142be <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80142ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80142be:	4618      	mov	r0, r3
 80142c0:	3710      	adds	r7, #16
 80142c2:	46bd      	mov	sp, r7
 80142c4:	bd80      	pop	{r7, pc}
 80142c6:	bf00      	nop
 80142c8:	08022460 	.word	0x08022460
 80142cc:	0802253c 	.word	0x0802253c
 80142d0:	080224d0 	.word	0x080224d0

080142d4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80142d4:	b580      	push	{r7, lr}
 80142d6:	b082      	sub	sp, #8
 80142d8:	af00      	add	r7, sp, #0
 80142da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d109      	bne.n	80142f6 <tcp_close+0x22>
 80142e2:	4b0f      	ldr	r3, [pc, #60]	; (8014320 <tcp_close+0x4c>)
 80142e4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80142e8:	490e      	ldr	r1, [pc, #56]	; (8014324 <tcp_close+0x50>)
 80142ea:	480f      	ldr	r0, [pc, #60]	; (8014328 <tcp_close+0x54>)
 80142ec:	f009 f89e 	bl	801d42c <iprintf>
 80142f0:	f06f 030f 	mvn.w	r3, #15
 80142f4:	e00f      	b.n	8014316 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	7d1b      	ldrb	r3, [r3, #20]
 80142fa:	2b01      	cmp	r3, #1
 80142fc:	d006      	beq.n	801430c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	8b5b      	ldrh	r3, [r3, #26]
 8014302:	f043 0310 	orr.w	r3, r3, #16
 8014306:	b29a      	uxth	r2, r3
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801430c:	2101      	movs	r1, #1
 801430e:	6878      	ldr	r0, [r7, #4]
 8014310:	f7ff fe94 	bl	801403c <tcp_close_shutdown>
 8014314:	4603      	mov	r3, r0
}
 8014316:	4618      	mov	r0, r3
 8014318:	3708      	adds	r7, #8
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}
 801431e:	bf00      	nop
 8014320:	08022460 	.word	0x08022460
 8014324:	0802259c 	.word	0x0802259c
 8014328:	080224d0 	.word	0x080224d0

0801432c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b08e      	sub	sp, #56	; 0x38
 8014330:	af04      	add	r7, sp, #16
 8014332:	6078      	str	r0, [r7, #4]
 8014334:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	2b00      	cmp	r3, #0
 801433a:	d107      	bne.n	801434c <tcp_abandon+0x20>
 801433c:	4b52      	ldr	r3, [pc, #328]	; (8014488 <tcp_abandon+0x15c>)
 801433e:	f240 223d 	movw	r2, #573	; 0x23d
 8014342:	4952      	ldr	r1, [pc, #328]	; (801448c <tcp_abandon+0x160>)
 8014344:	4852      	ldr	r0, [pc, #328]	; (8014490 <tcp_abandon+0x164>)
 8014346:	f009 f871 	bl	801d42c <iprintf>
 801434a:	e099      	b.n	8014480 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	7d1b      	ldrb	r3, [r3, #20]
 8014350:	2b01      	cmp	r3, #1
 8014352:	d106      	bne.n	8014362 <tcp_abandon+0x36>
 8014354:	4b4c      	ldr	r3, [pc, #304]	; (8014488 <tcp_abandon+0x15c>)
 8014356:	f44f 7210 	mov.w	r2, #576	; 0x240
 801435a:	494e      	ldr	r1, [pc, #312]	; (8014494 <tcp_abandon+0x168>)
 801435c:	484c      	ldr	r0, [pc, #304]	; (8014490 <tcp_abandon+0x164>)
 801435e:	f009 f865 	bl	801d42c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	7d1b      	ldrb	r3, [r3, #20]
 8014366:	2b0a      	cmp	r3, #10
 8014368:	d107      	bne.n	801437a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801436a:	6879      	ldr	r1, [r7, #4]
 801436c:	484a      	ldr	r0, [pc, #296]	; (8014498 <tcp_abandon+0x16c>)
 801436e:	f000 ffc3 	bl	80152f8 <tcp_pcb_remove>
    tcp_free(pcb);
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f7ff fdb0 	bl	8013ed8 <tcp_free>
 8014378:	e082      	b.n	8014480 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801437a:	2300      	movs	r3, #0
 801437c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801437e:	2300      	movs	r3, #0
 8014380:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014386:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801438c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014394:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	691b      	ldr	r3, [r3, #16]
 801439a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	7d1b      	ldrb	r3, [r3, #20]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d126      	bne.n	80143f2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	8adb      	ldrh	r3, [r3, #22]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d02e      	beq.n	801440a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80143ac:	4b3b      	ldr	r3, [pc, #236]	; (801449c <tcp_abandon+0x170>)
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	687a      	ldr	r2, [r7, #4]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d105      	bne.n	80143c2 <tcp_abandon+0x96>
 80143b6:	4b39      	ldr	r3, [pc, #228]	; (801449c <tcp_abandon+0x170>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	68db      	ldr	r3, [r3, #12]
 80143bc:	4a37      	ldr	r2, [pc, #220]	; (801449c <tcp_abandon+0x170>)
 80143be:	6013      	str	r3, [r2, #0]
 80143c0:	e013      	b.n	80143ea <tcp_abandon+0xbe>
 80143c2:	4b36      	ldr	r3, [pc, #216]	; (801449c <tcp_abandon+0x170>)
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	61fb      	str	r3, [r7, #28]
 80143c8:	e00c      	b.n	80143e4 <tcp_abandon+0xb8>
 80143ca:	69fb      	ldr	r3, [r7, #28]
 80143cc:	68db      	ldr	r3, [r3, #12]
 80143ce:	687a      	ldr	r2, [r7, #4]
 80143d0:	429a      	cmp	r2, r3
 80143d2:	d104      	bne.n	80143de <tcp_abandon+0xb2>
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	68da      	ldr	r2, [r3, #12]
 80143d8:	69fb      	ldr	r3, [r7, #28]
 80143da:	60da      	str	r2, [r3, #12]
 80143dc:	e005      	b.n	80143ea <tcp_abandon+0xbe>
 80143de:	69fb      	ldr	r3, [r7, #28]
 80143e0:	68db      	ldr	r3, [r3, #12]
 80143e2:	61fb      	str	r3, [r7, #28]
 80143e4:	69fb      	ldr	r3, [r7, #28]
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d1ef      	bne.n	80143ca <tcp_abandon+0x9e>
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	2200      	movs	r2, #0
 80143ee:	60da      	str	r2, [r3, #12]
 80143f0:	e00b      	b.n	801440a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	8adb      	ldrh	r3, [r3, #22]
 80143fa:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80143fc:	6879      	ldr	r1, [r7, #4]
 80143fe:	4828      	ldr	r0, [pc, #160]	; (80144a0 <tcp_abandon+0x174>)
 8014400:	f000 ff7a 	bl	80152f8 <tcp_pcb_remove>
 8014404:	4b27      	ldr	r3, [pc, #156]	; (80144a4 <tcp_abandon+0x178>)
 8014406:	2201      	movs	r2, #1
 8014408:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801440e:	2b00      	cmp	r3, #0
 8014410:	d004      	beq.n	801441c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014416:	4618      	mov	r0, r3
 8014418:	f000 fd1c 	bl	8014e54 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014420:	2b00      	cmp	r3, #0
 8014422:	d004      	beq.n	801442e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014428:	4618      	mov	r0, r3
 801442a:	f000 fd13 	bl	8014e54 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014432:	2b00      	cmp	r3, #0
 8014434:	d004      	beq.n	8014440 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801443a:	4618      	mov	r0, r3
 801443c:	f000 fd0a 	bl	8014e54 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8014440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014442:	2b00      	cmp	r3, #0
 8014444:	d00e      	beq.n	8014464 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8014446:	6879      	ldr	r1, [r7, #4]
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	3304      	adds	r3, #4
 801444c:	687a      	ldr	r2, [r7, #4]
 801444e:	8b12      	ldrh	r2, [r2, #24]
 8014450:	9202      	str	r2, [sp, #8]
 8014452:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014454:	9201      	str	r2, [sp, #4]
 8014456:	9300      	str	r3, [sp, #0]
 8014458:	460b      	mov	r3, r1
 801445a:	697a      	ldr	r2, [r7, #20]
 801445c:	69b9      	ldr	r1, [r7, #24]
 801445e:	6878      	ldr	r0, [r7, #4]
 8014460:	f004 fcbe 	bl	8018de0 <tcp_rst>
    }
    last_state = pcb->state;
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	7d1b      	ldrb	r3, [r3, #20]
 8014468:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801446a:	6878      	ldr	r0, [r7, #4]
 801446c:	f7ff fd34 	bl	8013ed8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014470:	693b      	ldr	r3, [r7, #16]
 8014472:	2b00      	cmp	r3, #0
 8014474:	d004      	beq.n	8014480 <tcp_abandon+0x154>
 8014476:	693b      	ldr	r3, [r7, #16]
 8014478:	f06f 010c 	mvn.w	r1, #12
 801447c:	68f8      	ldr	r0, [r7, #12]
 801447e:	4798      	blx	r3
  }
}
 8014480:	3728      	adds	r7, #40	; 0x28
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop
 8014488:	08022460 	.word	0x08022460
 801448c:	080225d0 	.word	0x080225d0
 8014490:	080224d0 	.word	0x080224d0
 8014494:	080225ec 	.word	0x080225ec
 8014498:	2400720c 	.word	0x2400720c
 801449c:	24007208 	.word	0x24007208
 80144a0:	240071fc 	.word	0x240071fc
 80144a4:	240071f8 	.word	0x240071f8

080144a8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80144b0:	2101      	movs	r1, #1
 80144b2:	6878      	ldr	r0, [r7, #4]
 80144b4:	f7ff ff3a 	bl	801432c <tcp_abandon>
}
 80144b8:	bf00      	nop
 80144ba:	3708      	adds	r7, #8
 80144bc:	46bd      	mov	sp, r7
 80144be:	bd80      	pop	{r7, pc}

080144c0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80144c0:	b580      	push	{r7, lr}
 80144c2:	b084      	sub	sp, #16
 80144c4:	af00      	add	r7, sp, #0
 80144c6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d106      	bne.n	80144dc <tcp_update_rcv_ann_wnd+0x1c>
 80144ce:	4b25      	ldr	r3, [pc, #148]	; (8014564 <tcp_update_rcv_ann_wnd+0xa4>)
 80144d0:	f240 32a6 	movw	r2, #934	; 0x3a6
 80144d4:	4924      	ldr	r1, [pc, #144]	; (8014568 <tcp_update_rcv_ann_wnd+0xa8>)
 80144d6:	4825      	ldr	r0, [pc, #148]	; (801456c <tcp_update_rcv_ann_wnd+0xac>)
 80144d8:	f008 ffa8 	bl	801d42c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144e0:	687a      	ldr	r2, [r7, #4]
 80144e2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80144e4:	4413      	add	r3, r2
 80144e6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144ec:	687a      	ldr	r2, [r7, #4]
 80144ee:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80144f0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80144f4:	bf28      	it	cs
 80144f6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80144fa:	b292      	uxth	r2, r2
 80144fc:	4413      	add	r3, r2
 80144fe:	68fa      	ldr	r2, [r7, #12]
 8014500:	1ad3      	subs	r3, r2, r3
 8014502:	2b00      	cmp	r3, #0
 8014504:	db08      	blt.n	8014518 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014512:	68fa      	ldr	r2, [r7, #12]
 8014514:	1ad3      	subs	r3, r2, r3
 8014516:	e020      	b.n	801455a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014520:	1ad3      	subs	r3, r2, r3
 8014522:	2b00      	cmp	r3, #0
 8014524:	dd03      	ble.n	801452e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	2200      	movs	r2, #0
 801452a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801452c:	e014      	b.n	8014558 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014536:	1ad3      	subs	r3, r2, r3
 8014538:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801453a:	68bb      	ldr	r3, [r7, #8]
 801453c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014540:	d306      	bcc.n	8014550 <tcp_update_rcv_ann_wnd+0x90>
 8014542:	4b08      	ldr	r3, [pc, #32]	; (8014564 <tcp_update_rcv_ann_wnd+0xa4>)
 8014544:	f240 32b6 	movw	r2, #950	; 0x3b6
 8014548:	4909      	ldr	r1, [pc, #36]	; (8014570 <tcp_update_rcv_ann_wnd+0xb0>)
 801454a:	4808      	ldr	r0, [pc, #32]	; (801456c <tcp_update_rcv_ann_wnd+0xac>)
 801454c:	f008 ff6e 	bl	801d42c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014550:	68bb      	ldr	r3, [r7, #8]
 8014552:	b29a      	uxth	r2, r3
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8014558:	2300      	movs	r3, #0
  }
}
 801455a:	4618      	mov	r0, r3
 801455c:	3710      	adds	r7, #16
 801455e:	46bd      	mov	sp, r7
 8014560:	bd80      	pop	{r7, pc}
 8014562:	bf00      	nop
 8014564:	08022460 	.word	0x08022460
 8014568:	080226e8 	.word	0x080226e8
 801456c:	080224d0 	.word	0x080224d0
 8014570:	0802270c 	.word	0x0802270c

08014574 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b084      	sub	sp, #16
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
 801457c:	460b      	mov	r3, r1
 801457e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d107      	bne.n	8014596 <tcp_recved+0x22>
 8014586:	4b1f      	ldr	r3, [pc, #124]	; (8014604 <tcp_recved+0x90>)
 8014588:	f240 32cf 	movw	r2, #975	; 0x3cf
 801458c:	491e      	ldr	r1, [pc, #120]	; (8014608 <tcp_recved+0x94>)
 801458e:	481f      	ldr	r0, [pc, #124]	; (801460c <tcp_recved+0x98>)
 8014590:	f008 ff4c 	bl	801d42c <iprintf>
 8014594:	e032      	b.n	80145fc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	7d1b      	ldrb	r3, [r3, #20]
 801459a:	2b01      	cmp	r3, #1
 801459c:	d106      	bne.n	80145ac <tcp_recved+0x38>
 801459e:	4b19      	ldr	r3, [pc, #100]	; (8014604 <tcp_recved+0x90>)
 80145a0:	f240 32d2 	movw	r2, #978	; 0x3d2
 80145a4:	491a      	ldr	r1, [pc, #104]	; (8014610 <tcp_recved+0x9c>)
 80145a6:	4819      	ldr	r0, [pc, #100]	; (801460c <tcp_recved+0x98>)
 80145a8:	f008 ff40 	bl	801d42c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80145b0:	887b      	ldrh	r3, [r7, #2]
 80145b2:	4413      	add	r3, r2
 80145b4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80145b6:	89fb      	ldrh	r3, [r7, #14]
 80145b8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80145bc:	d804      	bhi.n	80145c8 <tcp_recved+0x54>
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80145c2:	89fa      	ldrh	r2, [r7, #14]
 80145c4:	429a      	cmp	r2, r3
 80145c6:	d204      	bcs.n	80145d2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80145ce:	851a      	strh	r2, [r3, #40]	; 0x28
 80145d0:	e002      	b.n	80145d8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	89fa      	ldrh	r2, [r7, #14]
 80145d6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f7ff ff71 	bl	80144c0 <tcp_update_rcv_ann_wnd>
 80145de:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80145e0:	68bb      	ldr	r3, [r7, #8]
 80145e2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80145e6:	d309      	bcc.n	80145fc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	8b5b      	ldrh	r3, [r3, #26]
 80145ec:	f043 0302 	orr.w	r3, r3, #2
 80145f0:	b29a      	uxth	r2, r3
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80145f6:	6878      	ldr	r0, [r7, #4]
 80145f8:	f003 fe3e 	bl	8018278 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80145fc:	3710      	adds	r7, #16
 80145fe:	46bd      	mov	sp, r7
 8014600:	bd80      	pop	{r7, pc}
 8014602:	bf00      	nop
 8014604:	08022460 	.word	0x08022460
 8014608:	08022728 	.word	0x08022728
 801460c:	080224d0 	.word	0x080224d0
 8014610:	08022740 	.word	0x08022740

08014614 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014614:	b5b0      	push	{r4, r5, r7, lr}
 8014616:	b090      	sub	sp, #64	; 0x40
 8014618:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801461a:	2300      	movs	r3, #0
 801461c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8014620:	4b94      	ldr	r3, [pc, #592]	; (8014874 <tcp_slowtmr+0x260>)
 8014622:	681b      	ldr	r3, [r3, #0]
 8014624:	3301      	adds	r3, #1
 8014626:	4a93      	ldr	r2, [pc, #588]	; (8014874 <tcp_slowtmr+0x260>)
 8014628:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801462a:	4b93      	ldr	r3, [pc, #588]	; (8014878 <tcp_slowtmr+0x264>)
 801462c:	781b      	ldrb	r3, [r3, #0]
 801462e:	3301      	adds	r3, #1
 8014630:	b2da      	uxtb	r2, r3
 8014632:	4b91      	ldr	r3, [pc, #580]	; (8014878 <tcp_slowtmr+0x264>)
 8014634:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8014636:	2300      	movs	r3, #0
 8014638:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801463a:	4b90      	ldr	r3, [pc, #576]	; (801487c <tcp_slowtmr+0x268>)
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8014640:	e29d      	b.n	8014b7e <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8014642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014644:	7d1b      	ldrb	r3, [r3, #20]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d106      	bne.n	8014658 <tcp_slowtmr+0x44>
 801464a:	4b8d      	ldr	r3, [pc, #564]	; (8014880 <tcp_slowtmr+0x26c>)
 801464c:	f240 42be 	movw	r2, #1214	; 0x4be
 8014650:	498c      	ldr	r1, [pc, #560]	; (8014884 <tcp_slowtmr+0x270>)
 8014652:	488d      	ldr	r0, [pc, #564]	; (8014888 <tcp_slowtmr+0x274>)
 8014654:	f008 feea 	bl	801d42c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8014658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801465a:	7d1b      	ldrb	r3, [r3, #20]
 801465c:	2b01      	cmp	r3, #1
 801465e:	d106      	bne.n	801466e <tcp_slowtmr+0x5a>
 8014660:	4b87      	ldr	r3, [pc, #540]	; (8014880 <tcp_slowtmr+0x26c>)
 8014662:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8014666:	4989      	ldr	r1, [pc, #548]	; (801488c <tcp_slowtmr+0x278>)
 8014668:	4887      	ldr	r0, [pc, #540]	; (8014888 <tcp_slowtmr+0x274>)
 801466a:	f008 fedf 	bl	801d42c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801466e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014670:	7d1b      	ldrb	r3, [r3, #20]
 8014672:	2b0a      	cmp	r3, #10
 8014674:	d106      	bne.n	8014684 <tcp_slowtmr+0x70>
 8014676:	4b82      	ldr	r3, [pc, #520]	; (8014880 <tcp_slowtmr+0x26c>)
 8014678:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801467c:	4984      	ldr	r1, [pc, #528]	; (8014890 <tcp_slowtmr+0x27c>)
 801467e:	4882      	ldr	r0, [pc, #520]	; (8014888 <tcp_slowtmr+0x274>)
 8014680:	f008 fed4 	bl	801d42c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8014684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014686:	7f9a      	ldrb	r2, [r3, #30]
 8014688:	4b7b      	ldr	r3, [pc, #492]	; (8014878 <tcp_slowtmr+0x264>)
 801468a:	781b      	ldrb	r3, [r3, #0]
 801468c:	429a      	cmp	r2, r3
 801468e:	d105      	bne.n	801469c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8014690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014692:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014696:	68db      	ldr	r3, [r3, #12]
 8014698:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801469a:	e270      	b.n	8014b7e <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 801469c:	4b76      	ldr	r3, [pc, #472]	; (8014878 <tcp_slowtmr+0x264>)
 801469e:	781a      	ldrb	r2, [r3, #0]
 80146a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146a2:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80146a4:	2300      	movs	r3, #0
 80146a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80146aa:	2300      	movs	r3, #0
 80146ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80146b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146b2:	7d1b      	ldrb	r3, [r3, #20]
 80146b4:	2b02      	cmp	r3, #2
 80146b6:	d10a      	bne.n	80146ce <tcp_slowtmr+0xba>
 80146b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80146be:	2b05      	cmp	r3, #5
 80146c0:	d905      	bls.n	80146ce <tcp_slowtmr+0xba>
      ++pcb_remove;
 80146c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146c6:	3301      	adds	r3, #1
 80146c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80146cc:	e11e      	b.n	801490c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80146ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80146d4:	2b0b      	cmp	r3, #11
 80146d6:	d905      	bls.n	80146e4 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80146d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80146dc:	3301      	adds	r3, #1
 80146de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80146e2:	e113      	b.n	801490c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80146e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146e6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d075      	beq.n	80147da <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80146ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d006      	beq.n	8014704 <tcp_slowtmr+0xf0>
 80146f6:	4b62      	ldr	r3, [pc, #392]	; (8014880 <tcp_slowtmr+0x26c>)
 80146f8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80146fc:	4965      	ldr	r1, [pc, #404]	; (8014894 <tcp_slowtmr+0x280>)
 80146fe:	4862      	ldr	r0, [pc, #392]	; (8014888 <tcp_slowtmr+0x274>)
 8014700:	f008 fe94 	bl	801d42c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8014704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014708:	2b00      	cmp	r3, #0
 801470a:	d106      	bne.n	801471a <tcp_slowtmr+0x106>
 801470c:	4b5c      	ldr	r3, [pc, #368]	; (8014880 <tcp_slowtmr+0x26c>)
 801470e:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8014712:	4961      	ldr	r1, [pc, #388]	; (8014898 <tcp_slowtmr+0x284>)
 8014714:	485c      	ldr	r0, [pc, #368]	; (8014888 <tcp_slowtmr+0x274>)
 8014716:	f008 fe89 	bl	801d42c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801471c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8014720:	2b0b      	cmp	r3, #11
 8014722:	d905      	bls.n	8014730 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8014724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014728:	3301      	adds	r3, #1
 801472a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801472e:	e0ed      	b.n	801490c <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014732:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014736:	3b01      	subs	r3, #1
 8014738:	4a58      	ldr	r2, [pc, #352]	; (801489c <tcp_slowtmr+0x288>)
 801473a:	5cd3      	ldrb	r3, [r2, r3]
 801473c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801473e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014740:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014744:	7c7a      	ldrb	r2, [r7, #17]
 8014746:	429a      	cmp	r2, r3
 8014748:	d907      	bls.n	801475a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 801474a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801474c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014750:	3301      	adds	r3, #1
 8014752:	b2da      	uxtb	r2, r3
 8014754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014756:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801475c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014760:	7c7a      	ldrb	r2, [r7, #17]
 8014762:	429a      	cmp	r2, r3
 8014764:	f200 80d2 	bhi.w	801490c <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8014768:	2301      	movs	r3, #1
 801476a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801476c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801476e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014772:	2b00      	cmp	r3, #0
 8014774:	d108      	bne.n	8014788 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8014776:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014778:	f004 fc26 	bl	8018fc8 <tcp_zero_window_probe>
 801477c:	4603      	mov	r3, r0
 801477e:	2b00      	cmp	r3, #0
 8014780:	d014      	beq.n	80147ac <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8014782:	2300      	movs	r3, #0
 8014784:	623b      	str	r3, [r7, #32]
 8014786:	e011      	b.n	80147ac <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801478a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801478e:	4619      	mov	r1, r3
 8014790:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014792:	f003 faeb 	bl	8017d6c <tcp_split_unsent_seg>
 8014796:	4603      	mov	r3, r0
 8014798:	2b00      	cmp	r3, #0
 801479a:	d107      	bne.n	80147ac <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 801479c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801479e:	f003 fd6b 	bl	8018278 <tcp_output>
 80147a2:	4603      	mov	r3, r0
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d101      	bne.n	80147ac <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80147a8:	2300      	movs	r3, #0
 80147aa:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80147ac:	6a3b      	ldr	r3, [r7, #32]
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	f000 80ac 	beq.w	801490c <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80147b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147b6:	2200      	movs	r2, #0
 80147b8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80147bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147be:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80147c2:	2b06      	cmp	r3, #6
 80147c4:	f200 80a2 	bhi.w	801490c <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80147c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147ca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80147ce:	3301      	adds	r3, #1
 80147d0:	b2da      	uxtb	r2, r3
 80147d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147d4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80147d8:	e098      	b.n	801490c <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80147da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147dc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	db0f      	blt.n	8014804 <tcp_slowtmr+0x1f0>
 80147e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147e6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80147ea:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80147ee:	4293      	cmp	r3, r2
 80147f0:	d008      	beq.n	8014804 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80147f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147f4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80147f8:	b29b      	uxth	r3, r3
 80147fa:	3301      	adds	r3, #1
 80147fc:	b29b      	uxth	r3, r3
 80147fe:	b21a      	sxth	r2, r3
 8014800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014802:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8014804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014806:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801480a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801480c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014810:	429a      	cmp	r2, r3
 8014812:	db7b      	blt.n	801490c <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8014814:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014816:	f004 f821 	bl	801885c <tcp_rexmit_rto_prepare>
 801481a:	4603      	mov	r3, r0
 801481c:	2b00      	cmp	r3, #0
 801481e:	d007      	beq.n	8014830 <tcp_slowtmr+0x21c>
 8014820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014824:	2b00      	cmp	r3, #0
 8014826:	d171      	bne.n	801490c <tcp_slowtmr+0x2f8>
 8014828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801482a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801482c:	2b00      	cmp	r3, #0
 801482e:	d06d      	beq.n	801490c <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8014830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014832:	7d1b      	ldrb	r3, [r3, #20]
 8014834:	2b02      	cmp	r3, #2
 8014836:	d03a      	beq.n	80148ae <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801483a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801483e:	2b0c      	cmp	r3, #12
 8014840:	bf28      	it	cs
 8014842:	230c      	movcs	r3, #12
 8014844:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8014846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014848:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801484c:	10db      	asrs	r3, r3, #3
 801484e:	b21b      	sxth	r3, r3
 8014850:	461a      	mov	r2, r3
 8014852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014854:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014858:	4413      	add	r3, r2
 801485a:	7efa      	ldrb	r2, [r7, #27]
 801485c:	4910      	ldr	r1, [pc, #64]	; (80148a0 <tcp_slowtmr+0x28c>)
 801485e:	5c8a      	ldrb	r2, [r1, r2]
 8014860:	4093      	lsls	r3, r2
 8014862:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8014864:	697b      	ldr	r3, [r7, #20]
 8014866:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801486a:	4293      	cmp	r3, r2
 801486c:	dc1a      	bgt.n	80148a4 <tcp_slowtmr+0x290>
 801486e:	697b      	ldr	r3, [r7, #20]
 8014870:	b21a      	sxth	r2, r3
 8014872:	e019      	b.n	80148a8 <tcp_slowtmr+0x294>
 8014874:	24007200 	.word	0x24007200
 8014878:	24003b72 	.word	0x24003b72
 801487c:	240071fc 	.word	0x240071fc
 8014880:	08022460 	.word	0x08022460
 8014884:	080227d0 	.word	0x080227d0
 8014888:	080224d0 	.word	0x080224d0
 801488c:	080227fc 	.word	0x080227fc
 8014890:	08022828 	.word	0x08022828
 8014894:	08022858 	.word	0x08022858
 8014898:	0802288c 	.word	0x0802288c
 801489c:	08023ec4 	.word	0x08023ec4
 80148a0:	08023eb4 	.word	0x08023eb4
 80148a4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80148a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80148ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b0:	2200      	movs	r2, #0
 80148b2:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80148b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148b6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80148ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148bc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80148c0:	4293      	cmp	r3, r2
 80148c2:	bf28      	it	cs
 80148c4:	4613      	movcs	r3, r2
 80148c6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80148c8:	8a7b      	ldrh	r3, [r7, #18]
 80148ca:	085b      	lsrs	r3, r3, #1
 80148cc:	b29a      	uxth	r2, r3
 80148ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148d0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80148d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148d6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80148da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80148de:	005b      	lsls	r3, r3, #1
 80148e0:	b29b      	uxth	r3, r3
 80148e2:	429a      	cmp	r2, r3
 80148e4:	d206      	bcs.n	80148f4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80148e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80148ea:	005b      	lsls	r3, r3, #1
 80148ec:	b29a      	uxth	r2, r3
 80148ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148f0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80148f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148f6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80148f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148fa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80148fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014900:	2200      	movs	r2, #0
 8014902:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8014906:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014908:	f004 f818 	bl	801893c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 801490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801490e:	7d1b      	ldrb	r3, [r3, #20]
 8014910:	2b06      	cmp	r3, #6
 8014912:	d111      	bne.n	8014938 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8014914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014916:	8b5b      	ldrh	r3, [r3, #26]
 8014918:	f003 0310 	and.w	r3, r3, #16
 801491c:	2b00      	cmp	r3, #0
 801491e:	d00b      	beq.n	8014938 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014920:	4b9c      	ldr	r3, [pc, #624]	; (8014b94 <tcp_slowtmr+0x580>)
 8014922:	681a      	ldr	r2, [r3, #0]
 8014924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014926:	6a1b      	ldr	r3, [r3, #32]
 8014928:	1ad3      	subs	r3, r2, r3
 801492a:	2b28      	cmp	r3, #40	; 0x28
 801492c:	d904      	bls.n	8014938 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801492e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014932:	3301      	adds	r3, #1
 8014934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801493a:	7a5b      	ldrb	r3, [r3, #9]
 801493c:	f003 0308 	and.w	r3, r3, #8
 8014940:	2b00      	cmp	r3, #0
 8014942:	d04a      	beq.n	80149da <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8014944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014946:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014948:	2b04      	cmp	r3, #4
 801494a:	d003      	beq.n	8014954 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 801494c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801494e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014950:	2b07      	cmp	r3, #7
 8014952:	d142      	bne.n	80149da <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014954:	4b8f      	ldr	r3, [pc, #572]	; (8014b94 <tcp_slowtmr+0x580>)
 8014956:	681a      	ldr	r2, [r3, #0]
 8014958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801495a:	6a1b      	ldr	r3, [r3, #32]
 801495c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801495e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014960:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014964:	4b8c      	ldr	r3, [pc, #560]	; (8014b98 <tcp_slowtmr+0x584>)
 8014966:	440b      	add	r3, r1
 8014968:	498c      	ldr	r1, [pc, #560]	; (8014b9c <tcp_slowtmr+0x588>)
 801496a:	fba1 1303 	umull	r1, r3, r1, r3
 801496e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014970:	429a      	cmp	r2, r3
 8014972:	d90a      	bls.n	801498a <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8014974:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014978:	3301      	adds	r3, #1
 801497a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801497e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014982:	3301      	adds	r3, #1
 8014984:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014988:	e027      	b.n	80149da <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801498a:	4b82      	ldr	r3, [pc, #520]	; (8014b94 <tcp_slowtmr+0x580>)
 801498c:	681a      	ldr	r2, [r3, #0]
 801498e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014990:	6a1b      	ldr	r3, [r3, #32]
 8014992:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014996:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 801499a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801499c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80149a0:	4618      	mov	r0, r3
 80149a2:	4b7f      	ldr	r3, [pc, #508]	; (8014ba0 <tcp_slowtmr+0x58c>)
 80149a4:	fb03 f300 	mul.w	r3, r3, r0
 80149a8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80149aa:	497c      	ldr	r1, [pc, #496]	; (8014b9c <tcp_slowtmr+0x588>)
 80149ac:	fba1 1303 	umull	r1, r3, r1, r3
 80149b0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80149b2:	429a      	cmp	r2, r3
 80149b4:	d911      	bls.n	80149da <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80149b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80149b8:	f004 fac6 	bl	8018f48 <tcp_keepalive>
 80149bc:	4603      	mov	r3, r0
 80149be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80149c2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d107      	bne.n	80149da <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80149ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149cc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80149d0:	3301      	adds	r3, #1
 80149d2:	b2da      	uxtb	r2, r3
 80149d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149d6:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 80149da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d011      	beq.n	8014a06 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80149e2:	4b6c      	ldr	r3, [pc, #432]	; (8014b94 <tcp_slowtmr+0x580>)
 80149e4:	681a      	ldr	r2, [r3, #0]
 80149e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149e8:	6a1b      	ldr	r3, [r3, #32]
 80149ea:	1ad2      	subs	r2, r2, r3
 80149ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149ee:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80149f2:	4619      	mov	r1, r3
 80149f4:	460b      	mov	r3, r1
 80149f6:	005b      	lsls	r3, r3, #1
 80149f8:	440b      	add	r3, r1
 80149fa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80149fc:	429a      	cmp	r2, r3
 80149fe:	d302      	bcc.n	8014a06 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8014a00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014a02:	f000 fddd 	bl	80155c0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8014a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a08:	7d1b      	ldrb	r3, [r3, #20]
 8014a0a:	2b03      	cmp	r3, #3
 8014a0c:	d10b      	bne.n	8014a26 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014a0e:	4b61      	ldr	r3, [pc, #388]	; (8014b94 <tcp_slowtmr+0x580>)
 8014a10:	681a      	ldr	r2, [r3, #0]
 8014a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a14:	6a1b      	ldr	r3, [r3, #32]
 8014a16:	1ad3      	subs	r3, r2, r3
 8014a18:	2b28      	cmp	r3, #40	; 0x28
 8014a1a:	d904      	bls.n	8014a26 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8014a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014a20:	3301      	adds	r3, #1
 8014a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8014a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a28:	7d1b      	ldrb	r3, [r3, #20]
 8014a2a:	2b09      	cmp	r3, #9
 8014a2c:	d10b      	bne.n	8014a46 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014a2e:	4b59      	ldr	r3, [pc, #356]	; (8014b94 <tcp_slowtmr+0x580>)
 8014a30:	681a      	ldr	r2, [r3, #0]
 8014a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a34:	6a1b      	ldr	r3, [r3, #32]
 8014a36:	1ad3      	subs	r3, r2, r3
 8014a38:	2bf0      	cmp	r3, #240	; 0xf0
 8014a3a:	d904      	bls.n	8014a46 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8014a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014a40:	3301      	adds	r3, #1
 8014a42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014a46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d060      	beq.n	8014b10 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8014a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014a54:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8014a56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014a58:	f000 fbfe 	bl	8015258 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8014a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d010      	beq.n	8014a84 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014a62:	4b50      	ldr	r3, [pc, #320]	; (8014ba4 <tcp_slowtmr+0x590>)
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	d106      	bne.n	8014a7a <tcp_slowtmr+0x466>
 8014a6c:	4b4e      	ldr	r3, [pc, #312]	; (8014ba8 <tcp_slowtmr+0x594>)
 8014a6e:	f240 526d 	movw	r2, #1389	; 0x56d
 8014a72:	494e      	ldr	r1, [pc, #312]	; (8014bac <tcp_slowtmr+0x598>)
 8014a74:	484e      	ldr	r0, [pc, #312]	; (8014bb0 <tcp_slowtmr+0x59c>)
 8014a76:	f008 fcd9 	bl	801d42c <iprintf>
        prev->next = pcb->next;
 8014a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a7c:	68da      	ldr	r2, [r3, #12]
 8014a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a80:	60da      	str	r2, [r3, #12]
 8014a82:	e00f      	b.n	8014aa4 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014a84:	4b47      	ldr	r3, [pc, #284]	; (8014ba4 <tcp_slowtmr+0x590>)
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014a8a:	429a      	cmp	r2, r3
 8014a8c:	d006      	beq.n	8014a9c <tcp_slowtmr+0x488>
 8014a8e:	4b46      	ldr	r3, [pc, #280]	; (8014ba8 <tcp_slowtmr+0x594>)
 8014a90:	f240 5271 	movw	r2, #1393	; 0x571
 8014a94:	4947      	ldr	r1, [pc, #284]	; (8014bb4 <tcp_slowtmr+0x5a0>)
 8014a96:	4846      	ldr	r0, [pc, #280]	; (8014bb0 <tcp_slowtmr+0x59c>)
 8014a98:	f008 fcc8 	bl	801d42c <iprintf>
        tcp_active_pcbs = pcb->next;
 8014a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a9e:	68db      	ldr	r3, [r3, #12]
 8014aa0:	4a40      	ldr	r2, [pc, #256]	; (8014ba4 <tcp_slowtmr+0x590>)
 8014aa2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8014aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d013      	beq.n	8014ad4 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014aae:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8014ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ab2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014ab4:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8014ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ab8:	3304      	adds	r3, #4
 8014aba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014abc:	8ad2      	ldrh	r2, [r2, #22]
 8014abe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014ac0:	8b09      	ldrh	r1, [r1, #24]
 8014ac2:	9102      	str	r1, [sp, #8]
 8014ac4:	9201      	str	r2, [sp, #4]
 8014ac6:	9300      	str	r3, [sp, #0]
 8014ac8:	462b      	mov	r3, r5
 8014aca:	4622      	mov	r2, r4
 8014acc:	4601      	mov	r1, r0
 8014ace:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014ad0:	f004 f986 	bl	8018de0 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8014ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ad6:	691b      	ldr	r3, [r3, #16]
 8014ad8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014adc:	7d1b      	ldrb	r3, [r3, #20]
 8014ade:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ae2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ae6:	68db      	ldr	r3, [r3, #12]
 8014ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8014aea:	6838      	ldr	r0, [r7, #0]
 8014aec:	f7ff f9f4 	bl	8013ed8 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8014af0:	4b31      	ldr	r3, [pc, #196]	; (8014bb8 <tcp_slowtmr+0x5a4>)
 8014af2:	2200      	movs	r2, #0
 8014af4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d004      	beq.n	8014b06 <tcp_slowtmr+0x4f2>
 8014afc:	68fb      	ldr	r3, [r7, #12]
 8014afe:	f06f 010c 	mvn.w	r1, #12
 8014b02:	68b8      	ldr	r0, [r7, #8]
 8014b04:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014b06:	4b2c      	ldr	r3, [pc, #176]	; (8014bb8 <tcp_slowtmr+0x5a4>)
 8014b08:	781b      	ldrb	r3, [r3, #0]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d037      	beq.n	8014b7e <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8014b0e:	e592      	b.n	8014636 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8014b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b12:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b16:	68db      	ldr	r3, [r3, #12]
 8014b18:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8014b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b1c:	7f1b      	ldrb	r3, [r3, #28]
 8014b1e:	3301      	adds	r3, #1
 8014b20:	b2da      	uxtb	r2, r3
 8014b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b24:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b28:	7f1a      	ldrb	r2, [r3, #28]
 8014b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b2c:	7f5b      	ldrb	r3, [r3, #29]
 8014b2e:	429a      	cmp	r2, r3
 8014b30:	d325      	bcc.n	8014b7e <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8014b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b34:	2200      	movs	r2, #0
 8014b36:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8014b38:	4b1f      	ldr	r3, [pc, #124]	; (8014bb8 <tcp_slowtmr+0x5a4>)
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	d00b      	beq.n	8014b60 <tcp_slowtmr+0x54c>
 8014b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014b4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014b50:	6912      	ldr	r2, [r2, #16]
 8014b52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8014b54:	4610      	mov	r0, r2
 8014b56:	4798      	blx	r3
 8014b58:	4603      	mov	r3, r0
 8014b5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8014b5e:	e002      	b.n	8014b66 <tcp_slowtmr+0x552>
 8014b60:	2300      	movs	r3, #0
 8014b62:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8014b66:	4b14      	ldr	r3, [pc, #80]	; (8014bb8 <tcp_slowtmr+0x5a4>)
 8014b68:	781b      	ldrb	r3, [r3, #0]
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	d000      	beq.n	8014b70 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8014b6e:	e562      	b.n	8014636 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014b70:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d102      	bne.n	8014b7e <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8014b78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b7a:	f003 fb7d 	bl	8018278 <tcp_output>
  while (pcb != NULL) {
 8014b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	f47f ad5e 	bne.w	8014642 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014b86:	2300      	movs	r3, #0
 8014b88:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8014b8a:	4b0c      	ldr	r3, [pc, #48]	; (8014bbc <tcp_slowtmr+0x5a8>)
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014b90:	e069      	b.n	8014c66 <tcp_slowtmr+0x652>
 8014b92:	bf00      	nop
 8014b94:	24007200 	.word	0x24007200
 8014b98:	000a4cb8 	.word	0x000a4cb8
 8014b9c:	10624dd3 	.word	0x10624dd3
 8014ba0:	000124f8 	.word	0x000124f8
 8014ba4:	240071fc 	.word	0x240071fc
 8014ba8:	08022460 	.word	0x08022460
 8014bac:	080228c4 	.word	0x080228c4
 8014bb0:	080224d0 	.word	0x080224d0
 8014bb4:	080228f0 	.word	0x080228f0
 8014bb8:	240071f8 	.word	0x240071f8
 8014bbc:	2400720c 	.word	0x2400720c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bc2:	7d1b      	ldrb	r3, [r3, #20]
 8014bc4:	2b0a      	cmp	r3, #10
 8014bc6:	d006      	beq.n	8014bd6 <tcp_slowtmr+0x5c2>
 8014bc8:	4b2b      	ldr	r3, [pc, #172]	; (8014c78 <tcp_slowtmr+0x664>)
 8014bca:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8014bce:	492b      	ldr	r1, [pc, #172]	; (8014c7c <tcp_slowtmr+0x668>)
 8014bd0:	482b      	ldr	r0, [pc, #172]	; (8014c80 <tcp_slowtmr+0x66c>)
 8014bd2:	f008 fc2b 	bl	801d42c <iprintf>
    pcb_remove = 0;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014bdc:	4b29      	ldr	r3, [pc, #164]	; (8014c84 <tcp_slowtmr+0x670>)
 8014bde:	681a      	ldr	r2, [r3, #0]
 8014be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014be2:	6a1b      	ldr	r3, [r3, #32]
 8014be4:	1ad3      	subs	r3, r2, r3
 8014be6:	2bf0      	cmp	r3, #240	; 0xf0
 8014be8:	d904      	bls.n	8014bf4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8014bea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014bee:	3301      	adds	r3, #1
 8014bf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014bf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d02f      	beq.n	8014c5c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014bfc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014bfe:	f000 fb2b 	bl	8015258 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8014c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d010      	beq.n	8014c2a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014c08:	4b1f      	ldr	r3, [pc, #124]	; (8014c88 <tcp_slowtmr+0x674>)
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014c0e:	429a      	cmp	r2, r3
 8014c10:	d106      	bne.n	8014c20 <tcp_slowtmr+0x60c>
 8014c12:	4b19      	ldr	r3, [pc, #100]	; (8014c78 <tcp_slowtmr+0x664>)
 8014c14:	f240 52af 	movw	r2, #1455	; 0x5af
 8014c18:	491c      	ldr	r1, [pc, #112]	; (8014c8c <tcp_slowtmr+0x678>)
 8014c1a:	4819      	ldr	r0, [pc, #100]	; (8014c80 <tcp_slowtmr+0x66c>)
 8014c1c:	f008 fc06 	bl	801d42c <iprintf>
        prev->next = pcb->next;
 8014c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c22:	68da      	ldr	r2, [r3, #12]
 8014c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c26:	60da      	str	r2, [r3, #12]
 8014c28:	e00f      	b.n	8014c4a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014c2a:	4b17      	ldr	r3, [pc, #92]	; (8014c88 <tcp_slowtmr+0x674>)
 8014c2c:	681b      	ldr	r3, [r3, #0]
 8014c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014c30:	429a      	cmp	r2, r3
 8014c32:	d006      	beq.n	8014c42 <tcp_slowtmr+0x62e>
 8014c34:	4b10      	ldr	r3, [pc, #64]	; (8014c78 <tcp_slowtmr+0x664>)
 8014c36:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8014c3a:	4915      	ldr	r1, [pc, #84]	; (8014c90 <tcp_slowtmr+0x67c>)
 8014c3c:	4810      	ldr	r0, [pc, #64]	; (8014c80 <tcp_slowtmr+0x66c>)
 8014c3e:	f008 fbf5 	bl	801d42c <iprintf>
        tcp_tw_pcbs = pcb->next;
 8014c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c44:	68db      	ldr	r3, [r3, #12]
 8014c46:	4a10      	ldr	r2, [pc, #64]	; (8014c88 <tcp_slowtmr+0x674>)
 8014c48:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8014c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c4c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8014c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c50:	68db      	ldr	r3, [r3, #12]
 8014c52:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8014c54:	69f8      	ldr	r0, [r7, #28]
 8014c56:	f7ff f93f 	bl	8013ed8 <tcp_free>
 8014c5a:	e004      	b.n	8014c66 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8014c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c5e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c62:	68db      	ldr	r3, [r3, #12]
 8014c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8014c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d1a9      	bne.n	8014bc0 <tcp_slowtmr+0x5ac>
    }
  }
}
 8014c6c:	bf00      	nop
 8014c6e:	bf00      	nop
 8014c70:	3730      	adds	r7, #48	; 0x30
 8014c72:	46bd      	mov	sp, r7
 8014c74:	bdb0      	pop	{r4, r5, r7, pc}
 8014c76:	bf00      	nop
 8014c78:	08022460 	.word	0x08022460
 8014c7c:	0802291c 	.word	0x0802291c
 8014c80:	080224d0 	.word	0x080224d0
 8014c84:	24007200 	.word	0x24007200
 8014c88:	2400720c 	.word	0x2400720c
 8014c8c:	0802294c 	.word	0x0802294c
 8014c90:	08022974 	.word	0x08022974

08014c94 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b082      	sub	sp, #8
 8014c98:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014c9a:	4b2d      	ldr	r3, [pc, #180]	; (8014d50 <tcp_fasttmr+0xbc>)
 8014c9c:	781b      	ldrb	r3, [r3, #0]
 8014c9e:	3301      	adds	r3, #1
 8014ca0:	b2da      	uxtb	r2, r3
 8014ca2:	4b2b      	ldr	r3, [pc, #172]	; (8014d50 <tcp_fasttmr+0xbc>)
 8014ca4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014ca6:	4b2b      	ldr	r3, [pc, #172]	; (8014d54 <tcp_fasttmr+0xc0>)
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014cac:	e048      	b.n	8014d40 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	7f9a      	ldrb	r2, [r3, #30]
 8014cb2:	4b27      	ldr	r3, [pc, #156]	; (8014d50 <tcp_fasttmr+0xbc>)
 8014cb4:	781b      	ldrb	r3, [r3, #0]
 8014cb6:	429a      	cmp	r2, r3
 8014cb8:	d03f      	beq.n	8014d3a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014cba:	4b25      	ldr	r3, [pc, #148]	; (8014d50 <tcp_fasttmr+0xbc>)
 8014cbc:	781a      	ldrb	r2, [r3, #0]
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	8b5b      	ldrh	r3, [r3, #26]
 8014cc6:	f003 0301 	and.w	r3, r3, #1
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d010      	beq.n	8014cf0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	8b5b      	ldrh	r3, [r3, #26]
 8014cd2:	f043 0302 	orr.w	r3, r3, #2
 8014cd6:	b29a      	uxth	r2, r3
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014cdc:	6878      	ldr	r0, [r7, #4]
 8014cde:	f003 facb 	bl	8018278 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	8b5b      	ldrh	r3, [r3, #26]
 8014ce6:	f023 0303 	bic.w	r3, r3, #3
 8014cea:	b29a      	uxth	r2, r3
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	8b5b      	ldrh	r3, [r3, #26]
 8014cf4:	f003 0308 	and.w	r3, r3, #8
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d009      	beq.n	8014d10 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	8b5b      	ldrh	r3, [r3, #26]
 8014d00:	f023 0308 	bic.w	r3, r3, #8
 8014d04:	b29a      	uxth	r2, r3
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014d0a:	6878      	ldr	r0, [r7, #4]
 8014d0c:	f7ff fa78 	bl	8014200 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	68db      	ldr	r3, [r3, #12]
 8014d14:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d00a      	beq.n	8014d34 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8014d1e:	4b0e      	ldr	r3, [pc, #56]	; (8014d58 <tcp_fasttmr+0xc4>)
 8014d20:	2200      	movs	r2, #0
 8014d22:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8014d24:	6878      	ldr	r0, [r7, #4]
 8014d26:	f000 f819 	bl	8014d5c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014d2a:	4b0b      	ldr	r3, [pc, #44]	; (8014d58 <tcp_fasttmr+0xc4>)
 8014d2c:	781b      	ldrb	r3, [r3, #0]
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d000      	beq.n	8014d34 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8014d32:	e7b8      	b.n	8014ca6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8014d34:	683b      	ldr	r3, [r7, #0]
 8014d36:	607b      	str	r3, [r7, #4]
 8014d38:	e002      	b.n	8014d40 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	68db      	ldr	r3, [r3, #12]
 8014d3e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d1b3      	bne.n	8014cae <tcp_fasttmr+0x1a>
    }
  }
}
 8014d46:	bf00      	nop
 8014d48:	bf00      	nop
 8014d4a:	3708      	adds	r7, #8
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	bd80      	pop	{r7, pc}
 8014d50:	24003b72 	.word	0x24003b72
 8014d54:	240071fc 	.word	0x240071fc
 8014d58:	240071f8 	.word	0x240071f8

08014d5c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8014d5c:	b590      	push	{r4, r7, lr}
 8014d5e:	b085      	sub	sp, #20
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d109      	bne.n	8014d7e <tcp_process_refused_data+0x22>
 8014d6a:	4b37      	ldr	r3, [pc, #220]	; (8014e48 <tcp_process_refused_data+0xec>)
 8014d6c:	f240 6209 	movw	r2, #1545	; 0x609
 8014d70:	4936      	ldr	r1, [pc, #216]	; (8014e4c <tcp_process_refused_data+0xf0>)
 8014d72:	4837      	ldr	r0, [pc, #220]	; (8014e50 <tcp_process_refused_data+0xf4>)
 8014d74:	f008 fb5a 	bl	801d42c <iprintf>
 8014d78:	f06f 030f 	mvn.w	r3, #15
 8014d7c:	e060      	b.n	8014e40 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014d82:	7b5b      	ldrb	r3, [r3, #13]
 8014d84:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014d8a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	2200      	movs	r2, #0
 8014d90:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d00b      	beq.n	8014db4 <tcp_process_refused_data+0x58>
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	6918      	ldr	r0, [r3, #16]
 8014da6:	2300      	movs	r3, #0
 8014da8:	68ba      	ldr	r2, [r7, #8]
 8014daa:	6879      	ldr	r1, [r7, #4]
 8014dac:	47a0      	blx	r4
 8014dae:	4603      	mov	r3, r0
 8014db0:	73fb      	strb	r3, [r7, #15]
 8014db2:	e007      	b.n	8014dc4 <tcp_process_refused_data+0x68>
 8014db4:	2300      	movs	r3, #0
 8014db6:	68ba      	ldr	r2, [r7, #8]
 8014db8:	6879      	ldr	r1, [r7, #4]
 8014dba:	2000      	movs	r0, #0
 8014dbc:	f000 f8a4 	bl	8014f08 <tcp_recv_null>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d12a      	bne.n	8014e22 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014dcc:	7bbb      	ldrb	r3, [r7, #14]
 8014dce:	f003 0320 	and.w	r3, r3, #32
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d033      	beq.n	8014e3e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014dda:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014dde:	d005      	beq.n	8014dec <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014de4:	3301      	adds	r3, #1
 8014de6:	b29a      	uxth	r2, r3
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d00b      	beq.n	8014e0e <tcp_process_refused_data+0xb2>
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	6918      	ldr	r0, [r3, #16]
 8014e00:	2300      	movs	r3, #0
 8014e02:	2200      	movs	r2, #0
 8014e04:	6879      	ldr	r1, [r7, #4]
 8014e06:	47a0      	blx	r4
 8014e08:	4603      	mov	r3, r0
 8014e0a:	73fb      	strb	r3, [r7, #15]
 8014e0c:	e001      	b.n	8014e12 <tcp_process_refused_data+0xb6>
 8014e0e:	2300      	movs	r3, #0
 8014e10:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8014e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014e16:	f113 0f0d 	cmn.w	r3, #13
 8014e1a:	d110      	bne.n	8014e3e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014e1c:	f06f 030c 	mvn.w	r3, #12
 8014e20:	e00e      	b.n	8014e40 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8014e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014e26:	f113 0f0d 	cmn.w	r3, #13
 8014e2a:	d102      	bne.n	8014e32 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014e2c:	f06f 030c 	mvn.w	r3, #12
 8014e30:	e006      	b.n	8014e40 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	68ba      	ldr	r2, [r7, #8]
 8014e36:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8014e38:	f06f 0304 	mvn.w	r3, #4
 8014e3c:	e000      	b.n	8014e40 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014e3e:	2300      	movs	r3, #0
}
 8014e40:	4618      	mov	r0, r3
 8014e42:	3714      	adds	r7, #20
 8014e44:	46bd      	mov	sp, r7
 8014e46:	bd90      	pop	{r4, r7, pc}
 8014e48:	08022460 	.word	0x08022460
 8014e4c:	0802299c 	.word	0x0802299c
 8014e50:	080224d0 	.word	0x080224d0

08014e54 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8014e54:	b580      	push	{r7, lr}
 8014e56:	b084      	sub	sp, #16
 8014e58:	af00      	add	r7, sp, #0
 8014e5a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8014e5c:	e007      	b.n	8014e6e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014e64:	6878      	ldr	r0, [r7, #4]
 8014e66:	f000 f80a 	bl	8014e7e <tcp_seg_free>
    seg = next;
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d1f4      	bne.n	8014e5e <tcp_segs_free+0xa>
  }
}
 8014e74:	bf00      	nop
 8014e76:	bf00      	nop
 8014e78:	3710      	adds	r7, #16
 8014e7a:	46bd      	mov	sp, r7
 8014e7c:	bd80      	pop	{r7, pc}

08014e7e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8014e7e:	b580      	push	{r7, lr}
 8014e80:	b082      	sub	sp, #8
 8014e82:	af00      	add	r7, sp, #0
 8014e84:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d00c      	beq.n	8014ea6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	685b      	ldr	r3, [r3, #4]
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d004      	beq.n	8014e9e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	685b      	ldr	r3, [r3, #4]
 8014e98:	4618      	mov	r0, r3
 8014e9a:	f7fe fd7d 	bl	8013998 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8014e9e:	6879      	ldr	r1, [r7, #4]
 8014ea0:	2003      	movs	r0, #3
 8014ea2:	f7fd ff23 	bl	8012cec <memp_free>
  }
}
 8014ea6:	bf00      	nop
 8014ea8:	3708      	adds	r7, #8
 8014eaa:	46bd      	mov	sp, r7
 8014eac:	bd80      	pop	{r7, pc}
	...

08014eb0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014eb0:	b580      	push	{r7, lr}
 8014eb2:	b084      	sub	sp, #16
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d106      	bne.n	8014ecc <tcp_seg_copy+0x1c>
 8014ebe:	4b0f      	ldr	r3, [pc, #60]	; (8014efc <tcp_seg_copy+0x4c>)
 8014ec0:	f240 6282 	movw	r2, #1666	; 0x682
 8014ec4:	490e      	ldr	r1, [pc, #56]	; (8014f00 <tcp_seg_copy+0x50>)
 8014ec6:	480f      	ldr	r0, [pc, #60]	; (8014f04 <tcp_seg_copy+0x54>)
 8014ec8:	f008 fab0 	bl	801d42c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014ecc:	2003      	movs	r0, #3
 8014ece:	f7fd fec1 	bl	8012c54 <memp_malloc>
 8014ed2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d101      	bne.n	8014ede <tcp_seg_copy+0x2e>
    return NULL;
 8014eda:	2300      	movs	r3, #0
 8014edc:	e00a      	b.n	8014ef4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014ede:	2210      	movs	r2, #16
 8014ee0:	6879      	ldr	r1, [r7, #4]
 8014ee2:	68f8      	ldr	r0, [r7, #12]
 8014ee4:	f007 fb80 	bl	801c5e8 <memcpy>
  pbuf_ref(cseg->p);
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	685b      	ldr	r3, [r3, #4]
 8014eec:	4618      	mov	r0, r3
 8014eee:	f7fe fdf3 	bl	8013ad8 <pbuf_ref>
  return cseg;
 8014ef2:	68fb      	ldr	r3, [r7, #12]
}
 8014ef4:	4618      	mov	r0, r3
 8014ef6:	3710      	adds	r7, #16
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	bd80      	pop	{r7, pc}
 8014efc:	08022460 	.word	0x08022460
 8014f00:	080229e0 	.word	0x080229e0
 8014f04:	080224d0 	.word	0x080224d0

08014f08 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8014f08:	b580      	push	{r7, lr}
 8014f0a:	b084      	sub	sp, #16
 8014f0c:	af00      	add	r7, sp, #0
 8014f0e:	60f8      	str	r0, [r7, #12]
 8014f10:	60b9      	str	r1, [r7, #8]
 8014f12:	607a      	str	r2, [r7, #4]
 8014f14:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8014f16:	68bb      	ldr	r3, [r7, #8]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d109      	bne.n	8014f30 <tcp_recv_null+0x28>
 8014f1c:	4b12      	ldr	r3, [pc, #72]	; (8014f68 <tcp_recv_null+0x60>)
 8014f1e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8014f22:	4912      	ldr	r1, [pc, #72]	; (8014f6c <tcp_recv_null+0x64>)
 8014f24:	4812      	ldr	r0, [pc, #72]	; (8014f70 <tcp_recv_null+0x68>)
 8014f26:	f008 fa81 	bl	801d42c <iprintf>
 8014f2a:	f06f 030f 	mvn.w	r3, #15
 8014f2e:	e016      	b.n	8014f5e <tcp_recv_null+0x56>

  if (p != NULL) {
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d009      	beq.n	8014f4a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	891b      	ldrh	r3, [r3, #8]
 8014f3a:	4619      	mov	r1, r3
 8014f3c:	68b8      	ldr	r0, [r7, #8]
 8014f3e:	f7ff fb19 	bl	8014574 <tcp_recved>
    pbuf_free(p);
 8014f42:	6878      	ldr	r0, [r7, #4]
 8014f44:	f7fe fd28 	bl	8013998 <pbuf_free>
 8014f48:	e008      	b.n	8014f5c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8014f4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d104      	bne.n	8014f5c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8014f52:	68b8      	ldr	r0, [r7, #8]
 8014f54:	f7ff f9be 	bl	80142d4 <tcp_close>
 8014f58:	4603      	mov	r3, r0
 8014f5a:	e000      	b.n	8014f5e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8014f5c:	2300      	movs	r3, #0
}
 8014f5e:	4618      	mov	r0, r3
 8014f60:	3710      	adds	r7, #16
 8014f62:	46bd      	mov	sp, r7
 8014f64:	bd80      	pop	{r7, pc}
 8014f66:	bf00      	nop
 8014f68:	08022460 	.word	0x08022460
 8014f6c:	080229fc 	.word	0x080229fc
 8014f70:	080224d0 	.word	0x080224d0

08014f74 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8014f74:	b580      	push	{r7, lr}
 8014f76:	b086      	sub	sp, #24
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	4603      	mov	r3, r0
 8014f7c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8014f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	db01      	blt.n	8014f8a <tcp_kill_prio+0x16>
 8014f86:	79fb      	ldrb	r3, [r7, #7]
 8014f88:	e000      	b.n	8014f8c <tcp_kill_prio+0x18>
 8014f8a:	237f      	movs	r3, #127	; 0x7f
 8014f8c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8014f8e:	7afb      	ldrb	r3, [r7, #11]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d034      	beq.n	8014ffe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014f94:	7afb      	ldrb	r3, [r7, #11]
 8014f96:	3b01      	subs	r3, #1
 8014f98:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014fa2:	4b19      	ldr	r3, [pc, #100]	; (8015008 <tcp_kill_prio+0x94>)
 8014fa4:	681b      	ldr	r3, [r3, #0]
 8014fa6:	617b      	str	r3, [r7, #20]
 8014fa8:	e01f      	b.n	8014fea <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014faa:	697b      	ldr	r3, [r7, #20]
 8014fac:	7d5b      	ldrb	r3, [r3, #21]
 8014fae:	7afa      	ldrb	r2, [r7, #11]
 8014fb0:	429a      	cmp	r2, r3
 8014fb2:	d80c      	bhi.n	8014fce <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014fb4:	697b      	ldr	r3, [r7, #20]
 8014fb6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014fb8:	7afa      	ldrb	r2, [r7, #11]
 8014fba:	429a      	cmp	r2, r3
 8014fbc:	d112      	bne.n	8014fe4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014fbe:	4b13      	ldr	r3, [pc, #76]	; (801500c <tcp_kill_prio+0x98>)
 8014fc0:	681a      	ldr	r2, [r3, #0]
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	6a1b      	ldr	r3, [r3, #32]
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	68fa      	ldr	r2, [r7, #12]
 8014fca:	429a      	cmp	r2, r3
 8014fcc:	d80a      	bhi.n	8014fe4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8014fce:	4b0f      	ldr	r3, [pc, #60]	; (801500c <tcp_kill_prio+0x98>)
 8014fd0:	681a      	ldr	r2, [r3, #0]
 8014fd2:	697b      	ldr	r3, [r7, #20]
 8014fd4:	6a1b      	ldr	r3, [r3, #32]
 8014fd6:	1ad3      	subs	r3, r2, r3
 8014fd8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014fda:	697b      	ldr	r3, [r7, #20]
 8014fdc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8014fde:	697b      	ldr	r3, [r7, #20]
 8014fe0:	7d5b      	ldrb	r3, [r3, #21]
 8014fe2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014fe4:	697b      	ldr	r3, [r7, #20]
 8014fe6:	68db      	ldr	r3, [r3, #12]
 8014fe8:	617b      	str	r3, [r7, #20]
 8014fea:	697b      	ldr	r3, [r7, #20]
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d1dc      	bne.n	8014faa <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8014ff0:	693b      	ldr	r3, [r7, #16]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d004      	beq.n	8015000 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014ff6:	6938      	ldr	r0, [r7, #16]
 8014ff8:	f7ff fa56 	bl	80144a8 <tcp_abort>
 8014ffc:	e000      	b.n	8015000 <tcp_kill_prio+0x8c>
    return;
 8014ffe:	bf00      	nop
  }
}
 8015000:	3718      	adds	r7, #24
 8015002:	46bd      	mov	sp, r7
 8015004:	bd80      	pop	{r7, pc}
 8015006:	bf00      	nop
 8015008:	240071fc 	.word	0x240071fc
 801500c:	24007200 	.word	0x24007200

08015010 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015010:	b580      	push	{r7, lr}
 8015012:	b086      	sub	sp, #24
 8015014:	af00      	add	r7, sp, #0
 8015016:	4603      	mov	r3, r0
 8015018:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801501a:	79fb      	ldrb	r3, [r7, #7]
 801501c:	2b08      	cmp	r3, #8
 801501e:	d009      	beq.n	8015034 <tcp_kill_state+0x24>
 8015020:	79fb      	ldrb	r3, [r7, #7]
 8015022:	2b09      	cmp	r3, #9
 8015024:	d006      	beq.n	8015034 <tcp_kill_state+0x24>
 8015026:	4b1a      	ldr	r3, [pc, #104]	; (8015090 <tcp_kill_state+0x80>)
 8015028:	f240 62dd 	movw	r2, #1757	; 0x6dd
 801502c:	4919      	ldr	r1, [pc, #100]	; (8015094 <tcp_kill_state+0x84>)
 801502e:	481a      	ldr	r0, [pc, #104]	; (8015098 <tcp_kill_state+0x88>)
 8015030:	f008 f9fc 	bl	801d42c <iprintf>

  inactivity = 0;
 8015034:	2300      	movs	r3, #0
 8015036:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015038:	2300      	movs	r3, #0
 801503a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801503c:	4b17      	ldr	r3, [pc, #92]	; (801509c <tcp_kill_state+0x8c>)
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	617b      	str	r3, [r7, #20]
 8015042:	e017      	b.n	8015074 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015044:	697b      	ldr	r3, [r7, #20]
 8015046:	7d1b      	ldrb	r3, [r3, #20]
 8015048:	79fa      	ldrb	r2, [r7, #7]
 801504a:	429a      	cmp	r2, r3
 801504c:	d10f      	bne.n	801506e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801504e:	4b14      	ldr	r3, [pc, #80]	; (80150a0 <tcp_kill_state+0x90>)
 8015050:	681a      	ldr	r2, [r3, #0]
 8015052:	697b      	ldr	r3, [r7, #20]
 8015054:	6a1b      	ldr	r3, [r3, #32]
 8015056:	1ad3      	subs	r3, r2, r3
 8015058:	68fa      	ldr	r2, [r7, #12]
 801505a:	429a      	cmp	r2, r3
 801505c:	d807      	bhi.n	801506e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801505e:	4b10      	ldr	r3, [pc, #64]	; (80150a0 <tcp_kill_state+0x90>)
 8015060:	681a      	ldr	r2, [r3, #0]
 8015062:	697b      	ldr	r3, [r7, #20]
 8015064:	6a1b      	ldr	r3, [r3, #32]
 8015066:	1ad3      	subs	r3, r2, r3
 8015068:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801506a:	697b      	ldr	r3, [r7, #20]
 801506c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	68db      	ldr	r3, [r3, #12]
 8015072:	617b      	str	r3, [r7, #20]
 8015074:	697b      	ldr	r3, [r7, #20]
 8015076:	2b00      	cmp	r3, #0
 8015078:	d1e4      	bne.n	8015044 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801507a:	693b      	ldr	r3, [r7, #16]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d003      	beq.n	8015088 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015080:	2100      	movs	r1, #0
 8015082:	6938      	ldr	r0, [r7, #16]
 8015084:	f7ff f952 	bl	801432c <tcp_abandon>
  }
}
 8015088:	bf00      	nop
 801508a:	3718      	adds	r7, #24
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}
 8015090:	08022460 	.word	0x08022460
 8015094:	08022a18 	.word	0x08022a18
 8015098:	080224d0 	.word	0x080224d0
 801509c:	240071fc 	.word	0x240071fc
 80150a0:	24007200 	.word	0x24007200

080150a4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b084      	sub	sp, #16
 80150a8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80150aa:	2300      	movs	r3, #0
 80150ac:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80150ae:	2300      	movs	r3, #0
 80150b0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80150b2:	4b12      	ldr	r3, [pc, #72]	; (80150fc <tcp_kill_timewait+0x58>)
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	60fb      	str	r3, [r7, #12]
 80150b8:	e012      	b.n	80150e0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80150ba:	4b11      	ldr	r3, [pc, #68]	; (8015100 <tcp_kill_timewait+0x5c>)
 80150bc:	681a      	ldr	r2, [r3, #0]
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	6a1b      	ldr	r3, [r3, #32]
 80150c2:	1ad3      	subs	r3, r2, r3
 80150c4:	687a      	ldr	r2, [r7, #4]
 80150c6:	429a      	cmp	r2, r3
 80150c8:	d807      	bhi.n	80150da <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80150ca:	4b0d      	ldr	r3, [pc, #52]	; (8015100 <tcp_kill_timewait+0x5c>)
 80150cc:	681a      	ldr	r2, [r3, #0]
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	6a1b      	ldr	r3, [r3, #32]
 80150d2:	1ad3      	subs	r3, r2, r3
 80150d4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80150d6:	68fb      	ldr	r3, [r7, #12]
 80150d8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	68db      	ldr	r3, [r3, #12]
 80150de:	60fb      	str	r3, [r7, #12]
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d1e9      	bne.n	80150ba <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d002      	beq.n	80150f2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80150ec:	68b8      	ldr	r0, [r7, #8]
 80150ee:	f7ff f9db 	bl	80144a8 <tcp_abort>
  }
}
 80150f2:	bf00      	nop
 80150f4:	3710      	adds	r7, #16
 80150f6:	46bd      	mov	sp, r7
 80150f8:	bd80      	pop	{r7, pc}
 80150fa:	bf00      	nop
 80150fc:	2400720c 	.word	0x2400720c
 8015100:	24007200 	.word	0x24007200

08015104 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015104:	b580      	push	{r7, lr}
 8015106:	b082      	sub	sp, #8
 8015108:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801510a:	4b10      	ldr	r3, [pc, #64]	; (801514c <tcp_handle_closepend+0x48>)
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015110:	e014      	b.n	801513c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	68db      	ldr	r3, [r3, #12]
 8015116:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	8b5b      	ldrh	r3, [r3, #26]
 801511c:	f003 0308 	and.w	r3, r3, #8
 8015120:	2b00      	cmp	r3, #0
 8015122:	d009      	beq.n	8015138 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	8b5b      	ldrh	r3, [r3, #26]
 8015128:	f023 0308 	bic.w	r3, r3, #8
 801512c:	b29a      	uxth	r2, r3
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015132:	6878      	ldr	r0, [r7, #4]
 8015134:	f7ff f864 	bl	8014200 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015138:	683b      	ldr	r3, [r7, #0]
 801513a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	2b00      	cmp	r3, #0
 8015140:	d1e7      	bne.n	8015112 <tcp_handle_closepend+0xe>
  }
}
 8015142:	bf00      	nop
 8015144:	bf00      	nop
 8015146:	3708      	adds	r7, #8
 8015148:	46bd      	mov	sp, r7
 801514a:	bd80      	pop	{r7, pc}
 801514c:	240071fc 	.word	0x240071fc

08015150 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015150:	b580      	push	{r7, lr}
 8015152:	b084      	sub	sp, #16
 8015154:	af00      	add	r7, sp, #0
 8015156:	4603      	mov	r3, r0
 8015158:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801515a:	2001      	movs	r0, #1
 801515c:	f7fd fd7a 	bl	8012c54 <memp_malloc>
 8015160:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8015162:	68fb      	ldr	r3, [r7, #12]
 8015164:	2b00      	cmp	r3, #0
 8015166:	d126      	bne.n	80151b6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015168:	f7ff ffcc 	bl	8015104 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801516c:	f7ff ff9a 	bl	80150a4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015170:	2001      	movs	r0, #1
 8015172:	f7fd fd6f 	bl	8012c54 <memp_malloc>
 8015176:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	2b00      	cmp	r3, #0
 801517c:	d11b      	bne.n	80151b6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801517e:	2009      	movs	r0, #9
 8015180:	f7ff ff46 	bl	8015010 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015184:	2001      	movs	r0, #1
 8015186:	f7fd fd65 	bl	8012c54 <memp_malloc>
 801518a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	2b00      	cmp	r3, #0
 8015190:	d111      	bne.n	80151b6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015192:	2008      	movs	r0, #8
 8015194:	f7ff ff3c 	bl	8015010 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015198:	2001      	movs	r0, #1
 801519a:	f7fd fd5b 	bl	8012c54 <memp_malloc>
 801519e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80151a0:	68fb      	ldr	r3, [r7, #12]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d107      	bne.n	80151b6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80151a6:	79fb      	ldrb	r3, [r7, #7]
 80151a8:	4618      	mov	r0, r3
 80151aa:	f7ff fee3 	bl	8014f74 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80151ae:	2001      	movs	r0, #1
 80151b0:	f7fd fd50 	bl	8012c54 <memp_malloc>
 80151b4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d03f      	beq.n	801523c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80151bc:	229c      	movs	r2, #156	; 0x9c
 80151be:	2100      	movs	r1, #0
 80151c0:	68f8      	ldr	r0, [r7, #12]
 80151c2:	f007 fa39 	bl	801c638 <memset>
    pcb->prio = prio;
 80151c6:	68fb      	ldr	r3, [r7, #12]
 80151c8:	79fa      	ldrb	r2, [r7, #7]
 80151ca:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80151d2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80151dc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80151de:	68fb      	ldr	r3, [r7, #12]
 80151e0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80151e6:	68fb      	ldr	r3, [r7, #12]
 80151e8:	22ff      	movs	r2, #255	; 0xff
 80151ea:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	f44f 7206 	mov.w	r2, #536	; 0x218
 80151f2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	2206      	movs	r2, #6
 80151f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80151fc:	68fb      	ldr	r3, [r7, #12]
 80151fe:	2206      	movs	r2, #6
 8015200:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8015202:	68fb      	ldr	r3, [r7, #12]
 8015204:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015208:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	2201      	movs	r2, #1
 801520e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8015212:	4b0d      	ldr	r3, [pc, #52]	; (8015248 <tcp_alloc+0xf8>)
 8015214:	681a      	ldr	r2, [r3, #0]
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801521a:	4b0c      	ldr	r3, [pc, #48]	; (801524c <tcp_alloc+0xfc>)
 801521c:	781a      	ldrb	r2, [r3, #0]
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8015228:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	4a08      	ldr	r2, [pc, #32]	; (8015250 <tcp_alloc+0x100>)
 8015230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8015234:	68fb      	ldr	r3, [r7, #12]
 8015236:	4a07      	ldr	r2, [pc, #28]	; (8015254 <tcp_alloc+0x104>)
 8015238:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801523c:	68fb      	ldr	r3, [r7, #12]
}
 801523e:	4618      	mov	r0, r3
 8015240:	3710      	adds	r7, #16
 8015242:	46bd      	mov	sp, r7
 8015244:	bd80      	pop	{r7, pc}
 8015246:	bf00      	nop
 8015248:	24007200 	.word	0x24007200
 801524c:	24003b72 	.word	0x24003b72
 8015250:	08014f09 	.word	0x08014f09
 8015254:	006ddd00 	.word	0x006ddd00

08015258 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b082      	sub	sp, #8
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	2b00      	cmp	r3, #0
 8015264:	d107      	bne.n	8015276 <tcp_pcb_purge+0x1e>
 8015266:	4b21      	ldr	r3, [pc, #132]	; (80152ec <tcp_pcb_purge+0x94>)
 8015268:	f640 0251 	movw	r2, #2129	; 0x851
 801526c:	4920      	ldr	r1, [pc, #128]	; (80152f0 <tcp_pcb_purge+0x98>)
 801526e:	4821      	ldr	r0, [pc, #132]	; (80152f4 <tcp_pcb_purge+0x9c>)
 8015270:	f008 f8dc 	bl	801d42c <iprintf>
 8015274:	e037      	b.n	80152e6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	7d1b      	ldrb	r3, [r3, #20]
 801527a:	2b00      	cmp	r3, #0
 801527c:	d033      	beq.n	80152e6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015282:	2b0a      	cmp	r3, #10
 8015284:	d02f      	beq.n	80152e6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801528a:	2b01      	cmp	r3, #1
 801528c:	d02b      	beq.n	80152e6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015292:	2b00      	cmp	r3, #0
 8015294:	d007      	beq.n	80152a6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801529a:	4618      	mov	r0, r3
 801529c:	f7fe fb7c 	bl	8013998 <pbuf_free>
      pcb->refused_data = NULL;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2200      	movs	r2, #0
 80152a4:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d002      	beq.n	80152b4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80152ae:	6878      	ldr	r0, [r7, #4]
 80152b0:	f000 f986 	bl	80155c0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152ba:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152c0:	4618      	mov	r0, r3
 80152c2:	f7ff fdc7 	bl	8014e54 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152ca:	4618      	mov	r0, r3
 80152cc:	f7ff fdc2 	bl	8014e54 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	2200      	movs	r2, #0
 80152d4:	66da      	str	r2, [r3, #108]	; 0x6c
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	2200      	movs	r2, #0
 80152e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80152e6:	3708      	adds	r7, #8
 80152e8:	46bd      	mov	sp, r7
 80152ea:	bd80      	pop	{r7, pc}
 80152ec:	08022460 	.word	0x08022460
 80152f0:	08022ad8 	.word	0x08022ad8
 80152f4:	080224d0 	.word	0x080224d0

080152f8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80152f8:	b580      	push	{r7, lr}
 80152fa:	b084      	sub	sp, #16
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	6078      	str	r0, [r7, #4]
 8015300:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015302:	683b      	ldr	r3, [r7, #0]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d106      	bne.n	8015316 <tcp_pcb_remove+0x1e>
 8015308:	4b3e      	ldr	r3, [pc, #248]	; (8015404 <tcp_pcb_remove+0x10c>)
 801530a:	f640 0283 	movw	r2, #2179	; 0x883
 801530e:	493e      	ldr	r1, [pc, #248]	; (8015408 <tcp_pcb_remove+0x110>)
 8015310:	483e      	ldr	r0, [pc, #248]	; (801540c <tcp_pcb_remove+0x114>)
 8015312:	f008 f88b 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	2b00      	cmp	r3, #0
 801531a:	d106      	bne.n	801532a <tcp_pcb_remove+0x32>
 801531c:	4b39      	ldr	r3, [pc, #228]	; (8015404 <tcp_pcb_remove+0x10c>)
 801531e:	f640 0284 	movw	r2, #2180	; 0x884
 8015322:	493b      	ldr	r1, [pc, #236]	; (8015410 <tcp_pcb_remove+0x118>)
 8015324:	4839      	ldr	r0, [pc, #228]	; (801540c <tcp_pcb_remove+0x114>)
 8015326:	f008 f881 	bl	801d42c <iprintf>

  TCP_RMV(pcblist, pcb);
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	683a      	ldr	r2, [r7, #0]
 8015330:	429a      	cmp	r2, r3
 8015332:	d105      	bne.n	8015340 <tcp_pcb_remove+0x48>
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	68da      	ldr	r2, [r3, #12]
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	601a      	str	r2, [r3, #0]
 801533e:	e013      	b.n	8015368 <tcp_pcb_remove+0x70>
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	60fb      	str	r3, [r7, #12]
 8015346:	e00c      	b.n	8015362 <tcp_pcb_remove+0x6a>
 8015348:	68fb      	ldr	r3, [r7, #12]
 801534a:	68db      	ldr	r3, [r3, #12]
 801534c:	683a      	ldr	r2, [r7, #0]
 801534e:	429a      	cmp	r2, r3
 8015350:	d104      	bne.n	801535c <tcp_pcb_remove+0x64>
 8015352:	683b      	ldr	r3, [r7, #0]
 8015354:	68da      	ldr	r2, [r3, #12]
 8015356:	68fb      	ldr	r3, [r7, #12]
 8015358:	60da      	str	r2, [r3, #12]
 801535a:	e005      	b.n	8015368 <tcp_pcb_remove+0x70>
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	68db      	ldr	r3, [r3, #12]
 8015360:	60fb      	str	r3, [r7, #12]
 8015362:	68fb      	ldr	r3, [r7, #12]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d1ef      	bne.n	8015348 <tcp_pcb_remove+0x50>
 8015368:	683b      	ldr	r3, [r7, #0]
 801536a:	2200      	movs	r2, #0
 801536c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801536e:	6838      	ldr	r0, [r7, #0]
 8015370:	f7ff ff72 	bl	8015258 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015374:	683b      	ldr	r3, [r7, #0]
 8015376:	7d1b      	ldrb	r3, [r3, #20]
 8015378:	2b0a      	cmp	r3, #10
 801537a:	d013      	beq.n	80153a4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801537c:	683b      	ldr	r3, [r7, #0]
 801537e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015380:	2b01      	cmp	r3, #1
 8015382:	d00f      	beq.n	80153a4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	8b5b      	ldrh	r3, [r3, #26]
 8015388:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801538c:	2b00      	cmp	r3, #0
 801538e:	d009      	beq.n	80153a4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015390:	683b      	ldr	r3, [r7, #0]
 8015392:	8b5b      	ldrh	r3, [r3, #26]
 8015394:	f043 0302 	orr.w	r3, r3, #2
 8015398:	b29a      	uxth	r2, r3
 801539a:	683b      	ldr	r3, [r7, #0]
 801539c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801539e:	6838      	ldr	r0, [r7, #0]
 80153a0:	f002 ff6a 	bl	8018278 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80153a4:	683b      	ldr	r3, [r7, #0]
 80153a6:	7d1b      	ldrb	r3, [r3, #20]
 80153a8:	2b01      	cmp	r3, #1
 80153aa:	d020      	beq.n	80153ee <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d006      	beq.n	80153c2 <tcp_pcb_remove+0xca>
 80153b4:	4b13      	ldr	r3, [pc, #76]	; (8015404 <tcp_pcb_remove+0x10c>)
 80153b6:	f640 0293 	movw	r2, #2195	; 0x893
 80153ba:	4916      	ldr	r1, [pc, #88]	; (8015414 <tcp_pcb_remove+0x11c>)
 80153bc:	4813      	ldr	r0, [pc, #76]	; (801540c <tcp_pcb_remove+0x114>)
 80153be:	f008 f835 	bl	801d42c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80153c2:	683b      	ldr	r3, [r7, #0]
 80153c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	d006      	beq.n	80153d8 <tcp_pcb_remove+0xe0>
 80153ca:	4b0e      	ldr	r3, [pc, #56]	; (8015404 <tcp_pcb_remove+0x10c>)
 80153cc:	f640 0294 	movw	r2, #2196	; 0x894
 80153d0:	4911      	ldr	r1, [pc, #68]	; (8015418 <tcp_pcb_remove+0x120>)
 80153d2:	480e      	ldr	r0, [pc, #56]	; (801540c <tcp_pcb_remove+0x114>)
 80153d4:	f008 f82a 	bl	801d42c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80153d8:	683b      	ldr	r3, [r7, #0]
 80153da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d006      	beq.n	80153ee <tcp_pcb_remove+0xf6>
 80153e0:	4b08      	ldr	r3, [pc, #32]	; (8015404 <tcp_pcb_remove+0x10c>)
 80153e2:	f640 0296 	movw	r2, #2198	; 0x896
 80153e6:	490d      	ldr	r1, [pc, #52]	; (801541c <tcp_pcb_remove+0x124>)
 80153e8:	4808      	ldr	r0, [pc, #32]	; (801540c <tcp_pcb_remove+0x114>)
 80153ea:	f008 f81f 	bl	801d42c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80153ee:	683b      	ldr	r3, [r7, #0]
 80153f0:	2200      	movs	r2, #0
 80153f2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80153f4:	683b      	ldr	r3, [r7, #0]
 80153f6:	2200      	movs	r2, #0
 80153f8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80153fa:	bf00      	nop
 80153fc:	3710      	adds	r7, #16
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd80      	pop	{r7, pc}
 8015402:	bf00      	nop
 8015404:	08022460 	.word	0x08022460
 8015408:	08022af4 	.word	0x08022af4
 801540c:	080224d0 	.word	0x080224d0
 8015410:	08022b10 	.word	0x08022b10
 8015414:	08022b30 	.word	0x08022b30
 8015418:	08022b48 	.word	0x08022b48
 801541c:	08022b64 	.word	0x08022b64

08015420 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b082      	sub	sp, #8
 8015424:	af00      	add	r7, sp, #0
 8015426:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	2b00      	cmp	r3, #0
 801542c:	d106      	bne.n	801543c <tcp_next_iss+0x1c>
 801542e:	4b0a      	ldr	r3, [pc, #40]	; (8015458 <tcp_next_iss+0x38>)
 8015430:	f640 02af 	movw	r2, #2223	; 0x8af
 8015434:	4909      	ldr	r1, [pc, #36]	; (801545c <tcp_next_iss+0x3c>)
 8015436:	480a      	ldr	r0, [pc, #40]	; (8015460 <tcp_next_iss+0x40>)
 8015438:	f007 fff8 	bl	801d42c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801543c:	4b09      	ldr	r3, [pc, #36]	; (8015464 <tcp_next_iss+0x44>)
 801543e:	681a      	ldr	r2, [r3, #0]
 8015440:	4b09      	ldr	r3, [pc, #36]	; (8015468 <tcp_next_iss+0x48>)
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	4413      	add	r3, r2
 8015446:	4a07      	ldr	r2, [pc, #28]	; (8015464 <tcp_next_iss+0x44>)
 8015448:	6013      	str	r3, [r2, #0]
  return iss;
 801544a:	4b06      	ldr	r3, [pc, #24]	; (8015464 <tcp_next_iss+0x44>)
 801544c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801544e:	4618      	mov	r0, r3
 8015450:	3708      	adds	r7, #8
 8015452:	46bd      	mov	sp, r7
 8015454:	bd80      	pop	{r7, pc}
 8015456:	bf00      	nop
 8015458:	08022460 	.word	0x08022460
 801545c:	08022b7c 	.word	0x08022b7c
 8015460:	080224d0 	.word	0x080224d0
 8015464:	24000428 	.word	0x24000428
 8015468:	24007200 	.word	0x24007200

0801546c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801546c:	b580      	push	{r7, lr}
 801546e:	b086      	sub	sp, #24
 8015470:	af00      	add	r7, sp, #0
 8015472:	4603      	mov	r3, r0
 8015474:	60b9      	str	r1, [r7, #8]
 8015476:	607a      	str	r2, [r7, #4]
 8015478:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	2b00      	cmp	r3, #0
 801547e:	d106      	bne.n	801548e <tcp_eff_send_mss_netif+0x22>
 8015480:	4b14      	ldr	r3, [pc, #80]	; (80154d4 <tcp_eff_send_mss_netif+0x68>)
 8015482:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8015486:	4914      	ldr	r1, [pc, #80]	; (80154d8 <tcp_eff_send_mss_netif+0x6c>)
 8015488:	4814      	ldr	r0, [pc, #80]	; (80154dc <tcp_eff_send_mss_netif+0x70>)
 801548a:	f007 ffcf 	bl	801d42c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801548e:	68bb      	ldr	r3, [r7, #8]
 8015490:	2b00      	cmp	r3, #0
 8015492:	d101      	bne.n	8015498 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015494:	89fb      	ldrh	r3, [r7, #14]
 8015496:	e019      	b.n	80154cc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801549c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801549e:	8afb      	ldrh	r3, [r7, #22]
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d012      	beq.n	80154ca <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80154a4:	2328      	movs	r3, #40	; 0x28
 80154a6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80154a8:	8afa      	ldrh	r2, [r7, #22]
 80154aa:	8abb      	ldrh	r3, [r7, #20]
 80154ac:	429a      	cmp	r2, r3
 80154ae:	d904      	bls.n	80154ba <tcp_eff_send_mss_netif+0x4e>
 80154b0:	8afa      	ldrh	r2, [r7, #22]
 80154b2:	8abb      	ldrh	r3, [r7, #20]
 80154b4:	1ad3      	subs	r3, r2, r3
 80154b6:	b29b      	uxth	r3, r3
 80154b8:	e000      	b.n	80154bc <tcp_eff_send_mss_netif+0x50>
 80154ba:	2300      	movs	r3, #0
 80154bc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80154be:	8a7a      	ldrh	r2, [r7, #18]
 80154c0:	89fb      	ldrh	r3, [r7, #14]
 80154c2:	4293      	cmp	r3, r2
 80154c4:	bf28      	it	cs
 80154c6:	4613      	movcs	r3, r2
 80154c8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80154ca:	89fb      	ldrh	r3, [r7, #14]
}
 80154cc:	4618      	mov	r0, r3
 80154ce:	3718      	adds	r7, #24
 80154d0:	46bd      	mov	sp, r7
 80154d2:	bd80      	pop	{r7, pc}
 80154d4:	08022460 	.word	0x08022460
 80154d8:	08022b98 	.word	0x08022b98
 80154dc:	080224d0 	.word	0x080224d0

080154e0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80154e0:	b580      	push	{r7, lr}
 80154e2:	b084      	sub	sp, #16
 80154e4:	af00      	add	r7, sp, #0
 80154e6:	6078      	str	r0, [r7, #4]
 80154e8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80154ea:	683b      	ldr	r3, [r7, #0]
 80154ec:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d119      	bne.n	8015528 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80154f4:	4b10      	ldr	r3, [pc, #64]	; (8015538 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80154f6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80154fa:	4910      	ldr	r1, [pc, #64]	; (801553c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80154fc:	4810      	ldr	r0, [pc, #64]	; (8015540 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80154fe:	f007 ff95 	bl	801d42c <iprintf>

  while (pcb != NULL) {
 8015502:	e011      	b.n	8015528 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	681a      	ldr	r2, [r3, #0]
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	681b      	ldr	r3, [r3, #0]
 801550c:	429a      	cmp	r2, r3
 801550e:	d108      	bne.n	8015522 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	68db      	ldr	r3, [r3, #12]
 8015514:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8015516:	68f8      	ldr	r0, [r7, #12]
 8015518:	f7fe ffc6 	bl	80144a8 <tcp_abort>
      pcb = next;
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	60fb      	str	r3, [r7, #12]
 8015520:	e002      	b.n	8015528 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	68db      	ldr	r3, [r3, #12]
 8015526:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	2b00      	cmp	r3, #0
 801552c:	d1ea      	bne.n	8015504 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801552e:	bf00      	nop
 8015530:	bf00      	nop
 8015532:	3710      	adds	r7, #16
 8015534:	46bd      	mov	sp, r7
 8015536:	bd80      	pop	{r7, pc}
 8015538:	08022460 	.word	0x08022460
 801553c:	08022bc0 	.word	0x08022bc0
 8015540:	080224d0 	.word	0x080224d0

08015544 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015544:	b580      	push	{r7, lr}
 8015546:	b084      	sub	sp, #16
 8015548:	af00      	add	r7, sp, #0
 801554a:	6078      	str	r0, [r7, #4]
 801554c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d02a      	beq.n	80155aa <tcp_netif_ip_addr_changed+0x66>
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	681b      	ldr	r3, [r3, #0]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d026      	beq.n	80155aa <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801555c:	4b15      	ldr	r3, [pc, #84]	; (80155b4 <tcp_netif_ip_addr_changed+0x70>)
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	4619      	mov	r1, r3
 8015562:	6878      	ldr	r0, [r7, #4]
 8015564:	f7ff ffbc 	bl	80154e0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015568:	4b13      	ldr	r3, [pc, #76]	; (80155b8 <tcp_netif_ip_addr_changed+0x74>)
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	4619      	mov	r1, r3
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f7ff ffb6 	bl	80154e0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015574:	683b      	ldr	r3, [r7, #0]
 8015576:	2b00      	cmp	r3, #0
 8015578:	d017      	beq.n	80155aa <tcp_netif_ip_addr_changed+0x66>
 801557a:	683b      	ldr	r3, [r7, #0]
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d013      	beq.n	80155aa <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015582:	4b0e      	ldr	r3, [pc, #56]	; (80155bc <tcp_netif_ip_addr_changed+0x78>)
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	60fb      	str	r3, [r7, #12]
 8015588:	e00c      	b.n	80155a4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	681a      	ldr	r2, [r3, #0]
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	429a      	cmp	r2, r3
 8015594:	d103      	bne.n	801559e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8015596:	683b      	ldr	r3, [r7, #0]
 8015598:	681a      	ldr	r2, [r3, #0]
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	68db      	ldr	r3, [r3, #12]
 80155a2:	60fb      	str	r3, [r7, #12]
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d1ef      	bne.n	801558a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80155aa:	bf00      	nop
 80155ac:	3710      	adds	r7, #16
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}
 80155b2:	bf00      	nop
 80155b4:	240071fc 	.word	0x240071fc
 80155b8:	24007208 	.word	0x24007208
 80155bc:	24007204 	.word	0x24007204

080155c0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b082      	sub	sp, #8
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d007      	beq.n	80155e0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155d4:	4618      	mov	r0, r3
 80155d6:	f7ff fc3d 	bl	8014e54 <tcp_segs_free>
    pcb->ooseq = NULL;
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	2200      	movs	r2, #0
 80155de:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80155e0:	bf00      	nop
 80155e2:	3708      	adds	r7, #8
 80155e4:	46bd      	mov	sp, r7
 80155e6:	bd80      	pop	{r7, pc}

080155e8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80155e8:	b590      	push	{r4, r7, lr}
 80155ea:	b08d      	sub	sp, #52	; 0x34
 80155ec:	af04      	add	r7, sp, #16
 80155ee:	6078      	str	r0, [r7, #4]
 80155f0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d105      	bne.n	8015604 <tcp_input+0x1c>
 80155f8:	4b9b      	ldr	r3, [pc, #620]	; (8015868 <tcp_input+0x280>)
 80155fa:	2283      	movs	r2, #131	; 0x83
 80155fc:	499b      	ldr	r1, [pc, #620]	; (801586c <tcp_input+0x284>)
 80155fe:	489c      	ldr	r0, [pc, #624]	; (8015870 <tcp_input+0x288>)
 8015600:	f007 ff14 	bl	801d42c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	685b      	ldr	r3, [r3, #4]
 8015608:	4a9a      	ldr	r2, [pc, #616]	; (8015874 <tcp_input+0x28c>)
 801560a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	895b      	ldrh	r3, [r3, #10]
 8015610:	2b13      	cmp	r3, #19
 8015612:	f240 83c4 	bls.w	8015d9e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015616:	4b98      	ldr	r3, [pc, #608]	; (8015878 <tcp_input+0x290>)
 8015618:	695b      	ldr	r3, [r3, #20]
 801561a:	4a97      	ldr	r2, [pc, #604]	; (8015878 <tcp_input+0x290>)
 801561c:	6812      	ldr	r2, [r2, #0]
 801561e:	4611      	mov	r1, r2
 8015620:	4618      	mov	r0, r3
 8015622:	f7fc f88f 	bl	8011744 <ip4_addr_isbroadcast_u32>
 8015626:	4603      	mov	r3, r0
 8015628:	2b00      	cmp	r3, #0
 801562a:	f040 83ba 	bne.w	8015da2 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801562e:	4b92      	ldr	r3, [pc, #584]	; (8015878 <tcp_input+0x290>)
 8015630:	695b      	ldr	r3, [r3, #20]
 8015632:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015636:	2be0      	cmp	r3, #224	; 0xe0
 8015638:	f000 83b3 	beq.w	8015da2 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801563c:	4b8d      	ldr	r3, [pc, #564]	; (8015874 <tcp_input+0x28c>)
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	899b      	ldrh	r3, [r3, #12]
 8015642:	b29b      	uxth	r3, r3
 8015644:	4618      	mov	r0, r3
 8015646:	f7fa fb11 	bl	800fc6c <lwip_htons>
 801564a:	4603      	mov	r3, r0
 801564c:	0b1b      	lsrs	r3, r3, #12
 801564e:	b29b      	uxth	r3, r3
 8015650:	b2db      	uxtb	r3, r3
 8015652:	009b      	lsls	r3, r3, #2
 8015654:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8015656:	7cbb      	ldrb	r3, [r7, #18]
 8015658:	2b13      	cmp	r3, #19
 801565a:	f240 83a4 	bls.w	8015da6 <tcp_input+0x7be>
 801565e:	7cbb      	ldrb	r3, [r7, #18]
 8015660:	b29a      	uxth	r2, r3
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	891b      	ldrh	r3, [r3, #8]
 8015666:	429a      	cmp	r2, r3
 8015668:	f200 839d 	bhi.w	8015da6 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801566c:	7cbb      	ldrb	r3, [r7, #18]
 801566e:	b29b      	uxth	r3, r3
 8015670:	3b14      	subs	r3, #20
 8015672:	b29a      	uxth	r2, r3
 8015674:	4b81      	ldr	r3, [pc, #516]	; (801587c <tcp_input+0x294>)
 8015676:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015678:	4b81      	ldr	r3, [pc, #516]	; (8015880 <tcp_input+0x298>)
 801567a:	2200      	movs	r2, #0
 801567c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	895a      	ldrh	r2, [r3, #10]
 8015682:	7cbb      	ldrb	r3, [r7, #18]
 8015684:	b29b      	uxth	r3, r3
 8015686:	429a      	cmp	r2, r3
 8015688:	d309      	bcc.n	801569e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801568a:	4b7c      	ldr	r3, [pc, #496]	; (801587c <tcp_input+0x294>)
 801568c:	881a      	ldrh	r2, [r3, #0]
 801568e:	4b7d      	ldr	r3, [pc, #500]	; (8015884 <tcp_input+0x29c>)
 8015690:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8015692:	7cbb      	ldrb	r3, [r7, #18]
 8015694:	4619      	mov	r1, r3
 8015696:	6878      	ldr	r0, [r7, #4]
 8015698:	f7fe f8f8 	bl	801388c <pbuf_remove_header>
 801569c:	e04e      	b.n	801573c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d105      	bne.n	80156b2 <tcp_input+0xca>
 80156a6:	4b70      	ldr	r3, [pc, #448]	; (8015868 <tcp_input+0x280>)
 80156a8:	22c2      	movs	r2, #194	; 0xc2
 80156aa:	4977      	ldr	r1, [pc, #476]	; (8015888 <tcp_input+0x2a0>)
 80156ac:	4870      	ldr	r0, [pc, #448]	; (8015870 <tcp_input+0x288>)
 80156ae:	f007 febd 	bl	801d42c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80156b2:	2114      	movs	r1, #20
 80156b4:	6878      	ldr	r0, [r7, #4]
 80156b6:	f7fe f8e9 	bl	801388c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	895a      	ldrh	r2, [r3, #10]
 80156be:	4b71      	ldr	r3, [pc, #452]	; (8015884 <tcp_input+0x29c>)
 80156c0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80156c2:	4b6e      	ldr	r3, [pc, #440]	; (801587c <tcp_input+0x294>)
 80156c4:	881a      	ldrh	r2, [r3, #0]
 80156c6:	4b6f      	ldr	r3, [pc, #444]	; (8015884 <tcp_input+0x29c>)
 80156c8:	881b      	ldrh	r3, [r3, #0]
 80156ca:	1ad3      	subs	r3, r2, r3
 80156cc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80156ce:	4b6d      	ldr	r3, [pc, #436]	; (8015884 <tcp_input+0x29c>)
 80156d0:	881b      	ldrh	r3, [r3, #0]
 80156d2:	4619      	mov	r1, r3
 80156d4:	6878      	ldr	r0, [r7, #4]
 80156d6:	f7fe f8d9 	bl	801388c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	895b      	ldrh	r3, [r3, #10]
 80156e0:	8a3a      	ldrh	r2, [r7, #16]
 80156e2:	429a      	cmp	r2, r3
 80156e4:	f200 8361 	bhi.w	8015daa <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	685b      	ldr	r3, [r3, #4]
 80156ee:	4a64      	ldr	r2, [pc, #400]	; (8015880 <tcp_input+0x298>)
 80156f0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	681b      	ldr	r3, [r3, #0]
 80156f6:	8a3a      	ldrh	r2, [r7, #16]
 80156f8:	4611      	mov	r1, r2
 80156fa:	4618      	mov	r0, r3
 80156fc:	f7fe f8c6 	bl	801388c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	891a      	ldrh	r2, [r3, #8]
 8015704:	8a3b      	ldrh	r3, [r7, #16]
 8015706:	1ad3      	subs	r3, r2, r3
 8015708:	b29a      	uxth	r2, r3
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	895b      	ldrh	r3, [r3, #10]
 8015712:	2b00      	cmp	r3, #0
 8015714:	d005      	beq.n	8015722 <tcp_input+0x13a>
 8015716:	4b54      	ldr	r3, [pc, #336]	; (8015868 <tcp_input+0x280>)
 8015718:	22df      	movs	r2, #223	; 0xdf
 801571a:	495c      	ldr	r1, [pc, #368]	; (801588c <tcp_input+0x2a4>)
 801571c:	4854      	ldr	r0, [pc, #336]	; (8015870 <tcp_input+0x288>)
 801571e:	f007 fe85 	bl	801d42c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	891a      	ldrh	r2, [r3, #8]
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	681b      	ldr	r3, [r3, #0]
 801572a:	891b      	ldrh	r3, [r3, #8]
 801572c:	429a      	cmp	r2, r3
 801572e:	d005      	beq.n	801573c <tcp_input+0x154>
 8015730:	4b4d      	ldr	r3, [pc, #308]	; (8015868 <tcp_input+0x280>)
 8015732:	22e0      	movs	r2, #224	; 0xe0
 8015734:	4956      	ldr	r1, [pc, #344]	; (8015890 <tcp_input+0x2a8>)
 8015736:	484e      	ldr	r0, [pc, #312]	; (8015870 <tcp_input+0x288>)
 8015738:	f007 fe78 	bl	801d42c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801573c:	4b4d      	ldr	r3, [pc, #308]	; (8015874 <tcp_input+0x28c>)
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	881b      	ldrh	r3, [r3, #0]
 8015742:	b29b      	uxth	r3, r3
 8015744:	4a4b      	ldr	r2, [pc, #300]	; (8015874 <tcp_input+0x28c>)
 8015746:	6814      	ldr	r4, [r2, #0]
 8015748:	4618      	mov	r0, r3
 801574a:	f7fa fa8f 	bl	800fc6c <lwip_htons>
 801574e:	4603      	mov	r3, r0
 8015750:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015752:	4b48      	ldr	r3, [pc, #288]	; (8015874 <tcp_input+0x28c>)
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	885b      	ldrh	r3, [r3, #2]
 8015758:	b29b      	uxth	r3, r3
 801575a:	4a46      	ldr	r2, [pc, #280]	; (8015874 <tcp_input+0x28c>)
 801575c:	6814      	ldr	r4, [r2, #0]
 801575e:	4618      	mov	r0, r3
 8015760:	f7fa fa84 	bl	800fc6c <lwip_htons>
 8015764:	4603      	mov	r3, r0
 8015766:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015768:	4b42      	ldr	r3, [pc, #264]	; (8015874 <tcp_input+0x28c>)
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	685b      	ldr	r3, [r3, #4]
 801576e:	4a41      	ldr	r2, [pc, #260]	; (8015874 <tcp_input+0x28c>)
 8015770:	6814      	ldr	r4, [r2, #0]
 8015772:	4618      	mov	r0, r3
 8015774:	f7fa fa8f 	bl	800fc96 <lwip_htonl>
 8015778:	4603      	mov	r3, r0
 801577a:	6063      	str	r3, [r4, #4]
 801577c:	6863      	ldr	r3, [r4, #4]
 801577e:	4a45      	ldr	r2, [pc, #276]	; (8015894 <tcp_input+0x2ac>)
 8015780:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8015782:	4b3c      	ldr	r3, [pc, #240]	; (8015874 <tcp_input+0x28c>)
 8015784:	681b      	ldr	r3, [r3, #0]
 8015786:	689b      	ldr	r3, [r3, #8]
 8015788:	4a3a      	ldr	r2, [pc, #232]	; (8015874 <tcp_input+0x28c>)
 801578a:	6814      	ldr	r4, [r2, #0]
 801578c:	4618      	mov	r0, r3
 801578e:	f7fa fa82 	bl	800fc96 <lwip_htonl>
 8015792:	4603      	mov	r3, r0
 8015794:	60a3      	str	r3, [r4, #8]
 8015796:	68a3      	ldr	r3, [r4, #8]
 8015798:	4a3f      	ldr	r2, [pc, #252]	; (8015898 <tcp_input+0x2b0>)
 801579a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801579c:	4b35      	ldr	r3, [pc, #212]	; (8015874 <tcp_input+0x28c>)
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	89db      	ldrh	r3, [r3, #14]
 80157a2:	b29b      	uxth	r3, r3
 80157a4:	4a33      	ldr	r2, [pc, #204]	; (8015874 <tcp_input+0x28c>)
 80157a6:	6814      	ldr	r4, [r2, #0]
 80157a8:	4618      	mov	r0, r3
 80157aa:	f7fa fa5f 	bl	800fc6c <lwip_htons>
 80157ae:	4603      	mov	r3, r0
 80157b0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80157b2:	4b30      	ldr	r3, [pc, #192]	; (8015874 <tcp_input+0x28c>)
 80157b4:	681b      	ldr	r3, [r3, #0]
 80157b6:	899b      	ldrh	r3, [r3, #12]
 80157b8:	b29b      	uxth	r3, r3
 80157ba:	4618      	mov	r0, r3
 80157bc:	f7fa fa56 	bl	800fc6c <lwip_htons>
 80157c0:	4603      	mov	r3, r0
 80157c2:	b2db      	uxtb	r3, r3
 80157c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80157c8:	b2da      	uxtb	r2, r3
 80157ca:	4b34      	ldr	r3, [pc, #208]	; (801589c <tcp_input+0x2b4>)
 80157cc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	891a      	ldrh	r2, [r3, #8]
 80157d2:	4b33      	ldr	r3, [pc, #204]	; (80158a0 <tcp_input+0x2b8>)
 80157d4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80157d6:	4b31      	ldr	r3, [pc, #196]	; (801589c <tcp_input+0x2b4>)
 80157d8:	781b      	ldrb	r3, [r3, #0]
 80157da:	f003 0303 	and.w	r3, r3, #3
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d00c      	beq.n	80157fc <tcp_input+0x214>
    tcplen++;
 80157e2:	4b2f      	ldr	r3, [pc, #188]	; (80158a0 <tcp_input+0x2b8>)
 80157e4:	881b      	ldrh	r3, [r3, #0]
 80157e6:	3301      	adds	r3, #1
 80157e8:	b29a      	uxth	r2, r3
 80157ea:	4b2d      	ldr	r3, [pc, #180]	; (80158a0 <tcp_input+0x2b8>)
 80157ec:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	891a      	ldrh	r2, [r3, #8]
 80157f2:	4b2b      	ldr	r3, [pc, #172]	; (80158a0 <tcp_input+0x2b8>)
 80157f4:	881b      	ldrh	r3, [r3, #0]
 80157f6:	429a      	cmp	r2, r3
 80157f8:	f200 82d9 	bhi.w	8015dae <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80157fc:	2300      	movs	r3, #0
 80157fe:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015800:	4b28      	ldr	r3, [pc, #160]	; (80158a4 <tcp_input+0x2bc>)
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	61fb      	str	r3, [r7, #28]
 8015806:	e09d      	b.n	8015944 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015808:	69fb      	ldr	r3, [r7, #28]
 801580a:	7d1b      	ldrb	r3, [r3, #20]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d105      	bne.n	801581c <tcp_input+0x234>
 8015810:	4b15      	ldr	r3, [pc, #84]	; (8015868 <tcp_input+0x280>)
 8015812:	22fb      	movs	r2, #251	; 0xfb
 8015814:	4924      	ldr	r1, [pc, #144]	; (80158a8 <tcp_input+0x2c0>)
 8015816:	4816      	ldr	r0, [pc, #88]	; (8015870 <tcp_input+0x288>)
 8015818:	f007 fe08 	bl	801d42c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801581c:	69fb      	ldr	r3, [r7, #28]
 801581e:	7d1b      	ldrb	r3, [r3, #20]
 8015820:	2b0a      	cmp	r3, #10
 8015822:	d105      	bne.n	8015830 <tcp_input+0x248>
 8015824:	4b10      	ldr	r3, [pc, #64]	; (8015868 <tcp_input+0x280>)
 8015826:	22fc      	movs	r2, #252	; 0xfc
 8015828:	4920      	ldr	r1, [pc, #128]	; (80158ac <tcp_input+0x2c4>)
 801582a:	4811      	ldr	r0, [pc, #68]	; (8015870 <tcp_input+0x288>)
 801582c:	f007 fdfe 	bl	801d42c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015830:	69fb      	ldr	r3, [r7, #28]
 8015832:	7d1b      	ldrb	r3, [r3, #20]
 8015834:	2b01      	cmp	r3, #1
 8015836:	d105      	bne.n	8015844 <tcp_input+0x25c>
 8015838:	4b0b      	ldr	r3, [pc, #44]	; (8015868 <tcp_input+0x280>)
 801583a:	22fd      	movs	r2, #253	; 0xfd
 801583c:	491c      	ldr	r1, [pc, #112]	; (80158b0 <tcp_input+0x2c8>)
 801583e:	480c      	ldr	r0, [pc, #48]	; (8015870 <tcp_input+0x288>)
 8015840:	f007 fdf4 	bl	801d42c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015844:	69fb      	ldr	r3, [r7, #28]
 8015846:	7a1b      	ldrb	r3, [r3, #8]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d033      	beq.n	80158b4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801584c:	69fb      	ldr	r3, [r7, #28]
 801584e:	7a1a      	ldrb	r2, [r3, #8]
 8015850:	4b09      	ldr	r3, [pc, #36]	; (8015878 <tcp_input+0x290>)
 8015852:	685b      	ldr	r3, [r3, #4]
 8015854:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015858:	3301      	adds	r3, #1
 801585a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801585c:	429a      	cmp	r2, r3
 801585e:	d029      	beq.n	80158b4 <tcp_input+0x2cc>
      prev = pcb;
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	61bb      	str	r3, [r7, #24]
      continue;
 8015864:	e06b      	b.n	801593e <tcp_input+0x356>
 8015866:	bf00      	nop
 8015868:	08022bf4 	.word	0x08022bf4
 801586c:	08022c54 	.word	0x08022c54
 8015870:	08022c6c 	.word	0x08022c6c
 8015874:	24003b84 	.word	0x24003b84
 8015878:	2400430c 	.word	0x2400430c
 801587c:	24003b88 	.word	0x24003b88
 8015880:	24003b8c 	.word	0x24003b8c
 8015884:	24003b8a 	.word	0x24003b8a
 8015888:	08022c94 	.word	0x08022c94
 801588c:	08022ca4 	.word	0x08022ca4
 8015890:	08022cb0 	.word	0x08022cb0
 8015894:	24003b94 	.word	0x24003b94
 8015898:	24003b98 	.word	0x24003b98
 801589c:	24003ba0 	.word	0x24003ba0
 80158a0:	24003b9e 	.word	0x24003b9e
 80158a4:	240071fc 	.word	0x240071fc
 80158a8:	08022cd0 	.word	0x08022cd0
 80158ac:	08022cf8 	.word	0x08022cf8
 80158b0:	08022d24 	.word	0x08022d24
    }

    if (pcb->remote_port == tcphdr->src &&
 80158b4:	69fb      	ldr	r3, [r7, #28]
 80158b6:	8b1a      	ldrh	r2, [r3, #24]
 80158b8:	4b94      	ldr	r3, [pc, #592]	; (8015b0c <tcp_input+0x524>)
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	881b      	ldrh	r3, [r3, #0]
 80158be:	b29b      	uxth	r3, r3
 80158c0:	429a      	cmp	r2, r3
 80158c2:	d13a      	bne.n	801593a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80158c4:	69fb      	ldr	r3, [r7, #28]
 80158c6:	8ada      	ldrh	r2, [r3, #22]
 80158c8:	4b90      	ldr	r3, [pc, #576]	; (8015b0c <tcp_input+0x524>)
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	885b      	ldrh	r3, [r3, #2]
 80158ce:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80158d0:	429a      	cmp	r2, r3
 80158d2:	d132      	bne.n	801593a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80158d4:	69fb      	ldr	r3, [r7, #28]
 80158d6:	685a      	ldr	r2, [r3, #4]
 80158d8:	4b8d      	ldr	r3, [pc, #564]	; (8015b10 <tcp_input+0x528>)
 80158da:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80158dc:	429a      	cmp	r2, r3
 80158de:	d12c      	bne.n	801593a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80158e0:	69fb      	ldr	r3, [r7, #28]
 80158e2:	681a      	ldr	r2, [r3, #0]
 80158e4:	4b8a      	ldr	r3, [pc, #552]	; (8015b10 <tcp_input+0x528>)
 80158e6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80158e8:	429a      	cmp	r2, r3
 80158ea:	d126      	bne.n	801593a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80158ec:	69fb      	ldr	r3, [r7, #28]
 80158ee:	68db      	ldr	r3, [r3, #12]
 80158f0:	69fa      	ldr	r2, [r7, #28]
 80158f2:	429a      	cmp	r2, r3
 80158f4:	d106      	bne.n	8015904 <tcp_input+0x31c>
 80158f6:	4b87      	ldr	r3, [pc, #540]	; (8015b14 <tcp_input+0x52c>)
 80158f8:	f240 120d 	movw	r2, #269	; 0x10d
 80158fc:	4986      	ldr	r1, [pc, #536]	; (8015b18 <tcp_input+0x530>)
 80158fe:	4887      	ldr	r0, [pc, #540]	; (8015b1c <tcp_input+0x534>)
 8015900:	f007 fd94 	bl	801d42c <iprintf>
      if (prev != NULL) {
 8015904:	69bb      	ldr	r3, [r7, #24]
 8015906:	2b00      	cmp	r3, #0
 8015908:	d00a      	beq.n	8015920 <tcp_input+0x338>
        prev->next = pcb->next;
 801590a:	69fb      	ldr	r3, [r7, #28]
 801590c:	68da      	ldr	r2, [r3, #12]
 801590e:	69bb      	ldr	r3, [r7, #24]
 8015910:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015912:	4b83      	ldr	r3, [pc, #524]	; (8015b20 <tcp_input+0x538>)
 8015914:	681a      	ldr	r2, [r3, #0]
 8015916:	69fb      	ldr	r3, [r7, #28]
 8015918:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801591a:	4a81      	ldr	r2, [pc, #516]	; (8015b20 <tcp_input+0x538>)
 801591c:	69fb      	ldr	r3, [r7, #28]
 801591e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015920:	69fb      	ldr	r3, [r7, #28]
 8015922:	68db      	ldr	r3, [r3, #12]
 8015924:	69fa      	ldr	r2, [r7, #28]
 8015926:	429a      	cmp	r2, r3
 8015928:	d111      	bne.n	801594e <tcp_input+0x366>
 801592a:	4b7a      	ldr	r3, [pc, #488]	; (8015b14 <tcp_input+0x52c>)
 801592c:	f240 1215 	movw	r2, #277	; 0x115
 8015930:	497c      	ldr	r1, [pc, #496]	; (8015b24 <tcp_input+0x53c>)
 8015932:	487a      	ldr	r0, [pc, #488]	; (8015b1c <tcp_input+0x534>)
 8015934:	f007 fd7a 	bl	801d42c <iprintf>
      break;
 8015938:	e009      	b.n	801594e <tcp_input+0x366>
    }
    prev = pcb;
 801593a:	69fb      	ldr	r3, [r7, #28]
 801593c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801593e:	69fb      	ldr	r3, [r7, #28]
 8015940:	68db      	ldr	r3, [r3, #12]
 8015942:	61fb      	str	r3, [r7, #28]
 8015944:	69fb      	ldr	r3, [r7, #28]
 8015946:	2b00      	cmp	r3, #0
 8015948:	f47f af5e 	bne.w	8015808 <tcp_input+0x220>
 801594c:	e000      	b.n	8015950 <tcp_input+0x368>
      break;
 801594e:	bf00      	nop
  }

  if (pcb == NULL) {
 8015950:	69fb      	ldr	r3, [r7, #28]
 8015952:	2b00      	cmp	r3, #0
 8015954:	f040 8095 	bne.w	8015a82 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015958:	4b73      	ldr	r3, [pc, #460]	; (8015b28 <tcp_input+0x540>)
 801595a:	681b      	ldr	r3, [r3, #0]
 801595c:	61fb      	str	r3, [r7, #28]
 801595e:	e03f      	b.n	80159e0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015960:	69fb      	ldr	r3, [r7, #28]
 8015962:	7d1b      	ldrb	r3, [r3, #20]
 8015964:	2b0a      	cmp	r3, #10
 8015966:	d006      	beq.n	8015976 <tcp_input+0x38e>
 8015968:	4b6a      	ldr	r3, [pc, #424]	; (8015b14 <tcp_input+0x52c>)
 801596a:	f240 121f 	movw	r2, #287	; 0x11f
 801596e:	496f      	ldr	r1, [pc, #444]	; (8015b2c <tcp_input+0x544>)
 8015970:	486a      	ldr	r0, [pc, #424]	; (8015b1c <tcp_input+0x534>)
 8015972:	f007 fd5b 	bl	801d42c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015976:	69fb      	ldr	r3, [r7, #28]
 8015978:	7a1b      	ldrb	r3, [r3, #8]
 801597a:	2b00      	cmp	r3, #0
 801597c:	d009      	beq.n	8015992 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801597e:	69fb      	ldr	r3, [r7, #28]
 8015980:	7a1a      	ldrb	r2, [r3, #8]
 8015982:	4b63      	ldr	r3, [pc, #396]	; (8015b10 <tcp_input+0x528>)
 8015984:	685b      	ldr	r3, [r3, #4]
 8015986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801598a:	3301      	adds	r3, #1
 801598c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801598e:	429a      	cmp	r2, r3
 8015990:	d122      	bne.n	80159d8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8015992:	69fb      	ldr	r3, [r7, #28]
 8015994:	8b1a      	ldrh	r2, [r3, #24]
 8015996:	4b5d      	ldr	r3, [pc, #372]	; (8015b0c <tcp_input+0x524>)
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	881b      	ldrh	r3, [r3, #0]
 801599c:	b29b      	uxth	r3, r3
 801599e:	429a      	cmp	r2, r3
 80159a0:	d11b      	bne.n	80159da <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80159a2:	69fb      	ldr	r3, [r7, #28]
 80159a4:	8ada      	ldrh	r2, [r3, #22]
 80159a6:	4b59      	ldr	r3, [pc, #356]	; (8015b0c <tcp_input+0x524>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	885b      	ldrh	r3, [r3, #2]
 80159ac:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80159ae:	429a      	cmp	r2, r3
 80159b0:	d113      	bne.n	80159da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80159b2:	69fb      	ldr	r3, [r7, #28]
 80159b4:	685a      	ldr	r2, [r3, #4]
 80159b6:	4b56      	ldr	r3, [pc, #344]	; (8015b10 <tcp_input+0x528>)
 80159b8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80159ba:	429a      	cmp	r2, r3
 80159bc:	d10d      	bne.n	80159da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80159be:	69fb      	ldr	r3, [r7, #28]
 80159c0:	681a      	ldr	r2, [r3, #0]
 80159c2:	4b53      	ldr	r3, [pc, #332]	; (8015b10 <tcp_input+0x528>)
 80159c4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80159c6:	429a      	cmp	r2, r3
 80159c8:	d107      	bne.n	80159da <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80159ca:	69f8      	ldr	r0, [r7, #28]
 80159cc:	f000 fb54 	bl	8016078 <tcp_timewait_input>
        }
        pbuf_free(p);
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f7fd ffe1 	bl	8013998 <pbuf_free>
        return;
 80159d6:	e1f0      	b.n	8015dba <tcp_input+0x7d2>
        continue;
 80159d8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80159da:	69fb      	ldr	r3, [r7, #28]
 80159dc:	68db      	ldr	r3, [r3, #12]
 80159de:	61fb      	str	r3, [r7, #28]
 80159e0:	69fb      	ldr	r3, [r7, #28]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d1bc      	bne.n	8015960 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80159e6:	2300      	movs	r3, #0
 80159e8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80159ea:	4b51      	ldr	r3, [pc, #324]	; (8015b30 <tcp_input+0x548>)
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	617b      	str	r3, [r7, #20]
 80159f0:	e02a      	b.n	8015a48 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80159f2:	697b      	ldr	r3, [r7, #20]
 80159f4:	7a1b      	ldrb	r3, [r3, #8]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d00c      	beq.n	8015a14 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80159fa:	697b      	ldr	r3, [r7, #20]
 80159fc:	7a1a      	ldrb	r2, [r3, #8]
 80159fe:	4b44      	ldr	r3, [pc, #272]	; (8015b10 <tcp_input+0x528>)
 8015a00:	685b      	ldr	r3, [r3, #4]
 8015a02:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015a06:	3301      	adds	r3, #1
 8015a08:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d002      	beq.n	8015a14 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015a0e:	697b      	ldr	r3, [r7, #20]
 8015a10:	61bb      	str	r3, [r7, #24]
        continue;
 8015a12:	e016      	b.n	8015a42 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015a14:	697b      	ldr	r3, [r7, #20]
 8015a16:	8ada      	ldrh	r2, [r3, #22]
 8015a18:	4b3c      	ldr	r3, [pc, #240]	; (8015b0c <tcp_input+0x524>)
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	885b      	ldrh	r3, [r3, #2]
 8015a1e:	b29b      	uxth	r3, r3
 8015a20:	429a      	cmp	r2, r3
 8015a22:	d10c      	bne.n	8015a3e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015a24:	697b      	ldr	r3, [r7, #20]
 8015a26:	681a      	ldr	r2, [r3, #0]
 8015a28:	4b39      	ldr	r3, [pc, #228]	; (8015b10 <tcp_input+0x528>)
 8015a2a:	695b      	ldr	r3, [r3, #20]
 8015a2c:	429a      	cmp	r2, r3
 8015a2e:	d00f      	beq.n	8015a50 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015a30:	697b      	ldr	r3, [r7, #20]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d00d      	beq.n	8015a52 <tcp_input+0x46a>
 8015a36:	697b      	ldr	r3, [r7, #20]
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	2b00      	cmp	r3, #0
 8015a3c:	d009      	beq.n	8015a52 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015a3e:	697b      	ldr	r3, [r7, #20]
 8015a40:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015a42:	697b      	ldr	r3, [r7, #20]
 8015a44:	68db      	ldr	r3, [r3, #12]
 8015a46:	617b      	str	r3, [r7, #20]
 8015a48:	697b      	ldr	r3, [r7, #20]
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d1d1      	bne.n	80159f2 <tcp_input+0x40a>
 8015a4e:	e000      	b.n	8015a52 <tcp_input+0x46a>
            break;
 8015a50:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8015a52:	697b      	ldr	r3, [r7, #20]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d014      	beq.n	8015a82 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015a58:	69bb      	ldr	r3, [r7, #24]
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d00a      	beq.n	8015a74 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015a5e:	697b      	ldr	r3, [r7, #20]
 8015a60:	68da      	ldr	r2, [r3, #12]
 8015a62:	69bb      	ldr	r3, [r7, #24]
 8015a64:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015a66:	4b32      	ldr	r3, [pc, #200]	; (8015b30 <tcp_input+0x548>)
 8015a68:	681a      	ldr	r2, [r3, #0]
 8015a6a:	697b      	ldr	r3, [r7, #20]
 8015a6c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015a6e:	4a30      	ldr	r2, [pc, #192]	; (8015b30 <tcp_input+0x548>)
 8015a70:	697b      	ldr	r3, [r7, #20]
 8015a72:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015a74:	6978      	ldr	r0, [r7, #20]
 8015a76:	f000 fa01 	bl	8015e7c <tcp_listen_input>
      }
      pbuf_free(p);
 8015a7a:	6878      	ldr	r0, [r7, #4]
 8015a7c:	f7fd ff8c 	bl	8013998 <pbuf_free>
      return;
 8015a80:	e19b      	b.n	8015dba <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8015a82:	69fb      	ldr	r3, [r7, #28]
 8015a84:	2b00      	cmp	r3, #0
 8015a86:	f000 8160 	beq.w	8015d4a <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015a8a:	4b2a      	ldr	r3, [pc, #168]	; (8015b34 <tcp_input+0x54c>)
 8015a8c:	2200      	movs	r2, #0
 8015a8e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	891a      	ldrh	r2, [r3, #8]
 8015a94:	4b27      	ldr	r3, [pc, #156]	; (8015b34 <tcp_input+0x54c>)
 8015a96:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015a98:	4a26      	ldr	r2, [pc, #152]	; (8015b34 <tcp_input+0x54c>)
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8015a9e:	4b1b      	ldr	r3, [pc, #108]	; (8015b0c <tcp_input+0x524>)
 8015aa0:	681b      	ldr	r3, [r3, #0]
 8015aa2:	4a24      	ldr	r2, [pc, #144]	; (8015b34 <tcp_input+0x54c>)
 8015aa4:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015aa6:	4b24      	ldr	r3, [pc, #144]	; (8015b38 <tcp_input+0x550>)
 8015aa8:	2200      	movs	r2, #0
 8015aaa:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8015aac:	4b23      	ldr	r3, [pc, #140]	; (8015b3c <tcp_input+0x554>)
 8015aae:	2200      	movs	r2, #0
 8015ab0:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8015ab2:	4b23      	ldr	r3, [pc, #140]	; (8015b40 <tcp_input+0x558>)
 8015ab4:	2200      	movs	r2, #0
 8015ab6:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015ab8:	4b22      	ldr	r3, [pc, #136]	; (8015b44 <tcp_input+0x55c>)
 8015aba:	781b      	ldrb	r3, [r3, #0]
 8015abc:	f003 0308 	and.w	r3, r3, #8
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d006      	beq.n	8015ad2 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	7b5b      	ldrb	r3, [r3, #13]
 8015ac8:	f043 0301 	orr.w	r3, r3, #1
 8015acc:	b2da      	uxtb	r2, r3
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015ad2:	69fb      	ldr	r3, [r7, #28]
 8015ad4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d038      	beq.n	8015b4c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015ada:	69f8      	ldr	r0, [r7, #28]
 8015adc:	f7ff f93e 	bl	8014d5c <tcp_process_refused_data>
 8015ae0:	4603      	mov	r3, r0
 8015ae2:	f113 0f0d 	cmn.w	r3, #13
 8015ae6:	d007      	beq.n	8015af8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015ae8:	69fb      	ldr	r3, [r7, #28]
 8015aea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d02d      	beq.n	8015b4c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015af0:	4b15      	ldr	r3, [pc, #84]	; (8015b48 <tcp_input+0x560>)
 8015af2:	881b      	ldrh	r3, [r3, #0]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d029      	beq.n	8015b4c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015af8:	69fb      	ldr	r3, [r7, #28]
 8015afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	f040 8104 	bne.w	8015d0a <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015b02:	69f8      	ldr	r0, [r7, #28]
 8015b04:	f003 f9be 	bl	8018e84 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015b08:	e0ff      	b.n	8015d0a <tcp_input+0x722>
 8015b0a:	bf00      	nop
 8015b0c:	24003b84 	.word	0x24003b84
 8015b10:	2400430c 	.word	0x2400430c
 8015b14:	08022bf4 	.word	0x08022bf4
 8015b18:	08022d4c 	.word	0x08022d4c
 8015b1c:	08022c6c 	.word	0x08022c6c
 8015b20:	240071fc 	.word	0x240071fc
 8015b24:	08022d78 	.word	0x08022d78
 8015b28:	2400720c 	.word	0x2400720c
 8015b2c:	08022da4 	.word	0x08022da4
 8015b30:	24007204 	.word	0x24007204
 8015b34:	24003b74 	.word	0x24003b74
 8015b38:	24003ba4 	.word	0x24003ba4
 8015b3c:	24003ba1 	.word	0x24003ba1
 8015b40:	24003b9c 	.word	0x24003b9c
 8015b44:	24003ba0 	.word	0x24003ba0
 8015b48:	24003b9e 	.word	0x24003b9e
      }
    }
    tcp_input_pcb = pcb;
 8015b4c:	4a9c      	ldr	r2, [pc, #624]	; (8015dc0 <tcp_input+0x7d8>)
 8015b4e:	69fb      	ldr	r3, [r7, #28]
 8015b50:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015b52:	69f8      	ldr	r0, [r7, #28]
 8015b54:	f000 fb0a 	bl	801616c <tcp_process>
 8015b58:	4603      	mov	r3, r0
 8015b5a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015b5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015b60:	f113 0f0d 	cmn.w	r3, #13
 8015b64:	f000 80d3 	beq.w	8015d0e <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8015b68:	4b96      	ldr	r3, [pc, #600]	; (8015dc4 <tcp_input+0x7dc>)
 8015b6a:	781b      	ldrb	r3, [r3, #0]
 8015b6c:	f003 0308 	and.w	r3, r3, #8
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d015      	beq.n	8015ba0 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015b74:	69fb      	ldr	r3, [r7, #28]
 8015b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d008      	beq.n	8015b90 <tcp_input+0x5a8>
 8015b7e:	69fb      	ldr	r3, [r7, #28]
 8015b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015b84:	69fa      	ldr	r2, [r7, #28]
 8015b86:	6912      	ldr	r2, [r2, #16]
 8015b88:	f06f 010d 	mvn.w	r1, #13
 8015b8c:	4610      	mov	r0, r2
 8015b8e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015b90:	69f9      	ldr	r1, [r7, #28]
 8015b92:	488d      	ldr	r0, [pc, #564]	; (8015dc8 <tcp_input+0x7e0>)
 8015b94:	f7ff fbb0 	bl	80152f8 <tcp_pcb_remove>
        tcp_free(pcb);
 8015b98:	69f8      	ldr	r0, [r7, #28]
 8015b9a:	f7fe f99d 	bl	8013ed8 <tcp_free>
 8015b9e:	e0c1      	b.n	8015d24 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8015ba0:	2300      	movs	r3, #0
 8015ba2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8015ba4:	4b89      	ldr	r3, [pc, #548]	; (8015dcc <tcp_input+0x7e4>)
 8015ba6:	881b      	ldrh	r3, [r3, #0]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d01d      	beq.n	8015be8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8015bac:	4b87      	ldr	r3, [pc, #540]	; (8015dcc <tcp_input+0x7e4>)
 8015bae:	881b      	ldrh	r3, [r3, #0]
 8015bb0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8015bb2:	69fb      	ldr	r3, [r7, #28]
 8015bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d00a      	beq.n	8015bd2 <tcp_input+0x5ea>
 8015bbc:	69fb      	ldr	r3, [r7, #28]
 8015bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015bc2:	69fa      	ldr	r2, [r7, #28]
 8015bc4:	6910      	ldr	r0, [r2, #16]
 8015bc6:	89fa      	ldrh	r2, [r7, #14]
 8015bc8:	69f9      	ldr	r1, [r7, #28]
 8015bca:	4798      	blx	r3
 8015bcc:	4603      	mov	r3, r0
 8015bce:	74fb      	strb	r3, [r7, #19]
 8015bd0:	e001      	b.n	8015bd6 <tcp_input+0x5ee>
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015bd6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015bda:	f113 0f0d 	cmn.w	r3, #13
 8015bde:	f000 8098 	beq.w	8015d12 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8015be2:	4b7a      	ldr	r3, [pc, #488]	; (8015dcc <tcp_input+0x7e4>)
 8015be4:	2200      	movs	r2, #0
 8015be6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015be8:	69f8      	ldr	r0, [r7, #28]
 8015bea:	f000 f907 	bl	8015dfc <tcp_input_delayed_close>
 8015bee:	4603      	mov	r3, r0
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	f040 8090 	bne.w	8015d16 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015bf6:	4b76      	ldr	r3, [pc, #472]	; (8015dd0 <tcp_input+0x7e8>)
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d041      	beq.n	8015c82 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015bfe:	69fb      	ldr	r3, [r7, #28]
 8015c00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d006      	beq.n	8015c14 <tcp_input+0x62c>
 8015c06:	4b73      	ldr	r3, [pc, #460]	; (8015dd4 <tcp_input+0x7ec>)
 8015c08:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8015c0c:	4972      	ldr	r1, [pc, #456]	; (8015dd8 <tcp_input+0x7f0>)
 8015c0e:	4873      	ldr	r0, [pc, #460]	; (8015ddc <tcp_input+0x7f4>)
 8015c10:	f007 fc0c 	bl	801d42c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015c14:	69fb      	ldr	r3, [r7, #28]
 8015c16:	8b5b      	ldrh	r3, [r3, #26]
 8015c18:	f003 0310 	and.w	r3, r3, #16
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d008      	beq.n	8015c32 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015c20:	4b6b      	ldr	r3, [pc, #428]	; (8015dd0 <tcp_input+0x7e8>)
 8015c22:	681b      	ldr	r3, [r3, #0]
 8015c24:	4618      	mov	r0, r3
 8015c26:	f7fd feb7 	bl	8013998 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015c2a:	69f8      	ldr	r0, [r7, #28]
 8015c2c:	f7fe fc3c 	bl	80144a8 <tcp_abort>
            goto aborted;
 8015c30:	e078      	b.n	8015d24 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015c32:	69fb      	ldr	r3, [r7, #28]
 8015c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d00c      	beq.n	8015c56 <tcp_input+0x66e>
 8015c3c:	69fb      	ldr	r3, [r7, #28]
 8015c3e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015c42:	69fb      	ldr	r3, [r7, #28]
 8015c44:	6918      	ldr	r0, [r3, #16]
 8015c46:	4b62      	ldr	r3, [pc, #392]	; (8015dd0 <tcp_input+0x7e8>)
 8015c48:	681a      	ldr	r2, [r3, #0]
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	69f9      	ldr	r1, [r7, #28]
 8015c4e:	47a0      	blx	r4
 8015c50:	4603      	mov	r3, r0
 8015c52:	74fb      	strb	r3, [r7, #19]
 8015c54:	e008      	b.n	8015c68 <tcp_input+0x680>
 8015c56:	4b5e      	ldr	r3, [pc, #376]	; (8015dd0 <tcp_input+0x7e8>)
 8015c58:	681a      	ldr	r2, [r3, #0]
 8015c5a:	2300      	movs	r3, #0
 8015c5c:	69f9      	ldr	r1, [r7, #28]
 8015c5e:	2000      	movs	r0, #0
 8015c60:	f7ff f952 	bl	8014f08 <tcp_recv_null>
 8015c64:	4603      	mov	r3, r0
 8015c66:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015c68:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015c6c:	f113 0f0d 	cmn.w	r3, #13
 8015c70:	d053      	beq.n	8015d1a <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015c72:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d003      	beq.n	8015c82 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015c7a:	4b55      	ldr	r3, [pc, #340]	; (8015dd0 <tcp_input+0x7e8>)
 8015c7c:	681a      	ldr	r2, [r3, #0]
 8015c7e:	69fb      	ldr	r3, [r7, #28]
 8015c80:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015c82:	4b50      	ldr	r3, [pc, #320]	; (8015dc4 <tcp_input+0x7dc>)
 8015c84:	781b      	ldrb	r3, [r3, #0]
 8015c86:	f003 0320 	and.w	r3, r3, #32
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d030      	beq.n	8015cf0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8015c8e:	69fb      	ldr	r3, [r7, #28]
 8015c90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d009      	beq.n	8015caa <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015c96:	69fb      	ldr	r3, [r7, #28]
 8015c98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015c9a:	7b5a      	ldrb	r2, [r3, #13]
 8015c9c:	69fb      	ldr	r3, [r7, #28]
 8015c9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015ca0:	f042 0220 	orr.w	r2, r2, #32
 8015ca4:	b2d2      	uxtb	r2, r2
 8015ca6:	735a      	strb	r2, [r3, #13]
 8015ca8:	e022      	b.n	8015cf0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015caa:	69fb      	ldr	r3, [r7, #28]
 8015cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015cae:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015cb2:	d005      	beq.n	8015cc0 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8015cb4:	69fb      	ldr	r3, [r7, #28]
 8015cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015cb8:	3301      	adds	r3, #1
 8015cba:	b29a      	uxth	r2, r3
 8015cbc:	69fb      	ldr	r3, [r7, #28]
 8015cbe:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8015cc0:	69fb      	ldr	r3, [r7, #28]
 8015cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d00b      	beq.n	8015ce2 <tcp_input+0x6fa>
 8015cca:	69fb      	ldr	r3, [r7, #28]
 8015ccc:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015cd0:	69fb      	ldr	r3, [r7, #28]
 8015cd2:	6918      	ldr	r0, [r3, #16]
 8015cd4:	2300      	movs	r3, #0
 8015cd6:	2200      	movs	r2, #0
 8015cd8:	69f9      	ldr	r1, [r7, #28]
 8015cda:	47a0      	blx	r4
 8015cdc:	4603      	mov	r3, r0
 8015cde:	74fb      	strb	r3, [r7, #19]
 8015ce0:	e001      	b.n	8015ce6 <tcp_input+0x6fe>
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015ce6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015cea:	f113 0f0d 	cmn.w	r3, #13
 8015cee:	d016      	beq.n	8015d1e <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8015cf0:	4b33      	ldr	r3, [pc, #204]	; (8015dc0 <tcp_input+0x7d8>)
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015cf6:	69f8      	ldr	r0, [r7, #28]
 8015cf8:	f000 f880 	bl	8015dfc <tcp_input_delayed_close>
 8015cfc:	4603      	mov	r3, r0
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d10f      	bne.n	8015d22 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015d02:	69f8      	ldr	r0, [r7, #28]
 8015d04:	f002 fab8 	bl	8018278 <tcp_output>
 8015d08:	e00c      	b.n	8015d24 <tcp_input+0x73c>
        goto aborted;
 8015d0a:	bf00      	nop
 8015d0c:	e00a      	b.n	8015d24 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015d0e:	bf00      	nop
 8015d10:	e008      	b.n	8015d24 <tcp_input+0x73c>
              goto aborted;
 8015d12:	bf00      	nop
 8015d14:	e006      	b.n	8015d24 <tcp_input+0x73c>
          goto aborted;
 8015d16:	bf00      	nop
 8015d18:	e004      	b.n	8015d24 <tcp_input+0x73c>
            goto aborted;
 8015d1a:	bf00      	nop
 8015d1c:	e002      	b.n	8015d24 <tcp_input+0x73c>
              goto aborted;
 8015d1e:	bf00      	nop
 8015d20:	e000      	b.n	8015d24 <tcp_input+0x73c>
          goto aborted;
 8015d22:	bf00      	nop
    tcp_input_pcb = NULL;
 8015d24:	4b26      	ldr	r3, [pc, #152]	; (8015dc0 <tcp_input+0x7d8>)
 8015d26:	2200      	movs	r2, #0
 8015d28:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8015d2a:	4b29      	ldr	r3, [pc, #164]	; (8015dd0 <tcp_input+0x7e8>)
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015d30:	4b2b      	ldr	r3, [pc, #172]	; (8015de0 <tcp_input+0x7f8>)
 8015d32:	685b      	ldr	r3, [r3, #4]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d03f      	beq.n	8015db8 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 8015d38:	4b29      	ldr	r3, [pc, #164]	; (8015de0 <tcp_input+0x7f8>)
 8015d3a:	685b      	ldr	r3, [r3, #4]
 8015d3c:	4618      	mov	r0, r3
 8015d3e:	f7fd fe2b 	bl	8013998 <pbuf_free>
      inseg.p = NULL;
 8015d42:	4b27      	ldr	r3, [pc, #156]	; (8015de0 <tcp_input+0x7f8>)
 8015d44:	2200      	movs	r2, #0
 8015d46:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8015d48:	e036      	b.n	8015db8 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8015d4a:	4b26      	ldr	r3, [pc, #152]	; (8015de4 <tcp_input+0x7fc>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	899b      	ldrh	r3, [r3, #12]
 8015d50:	b29b      	uxth	r3, r3
 8015d52:	4618      	mov	r0, r3
 8015d54:	f7f9 ff8a 	bl	800fc6c <lwip_htons>
 8015d58:	4603      	mov	r3, r0
 8015d5a:	b2db      	uxtb	r3, r3
 8015d5c:	f003 0304 	and.w	r3, r3, #4
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d118      	bne.n	8015d96 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d64:	4b20      	ldr	r3, [pc, #128]	; (8015de8 <tcp_input+0x800>)
 8015d66:	6819      	ldr	r1, [r3, #0]
 8015d68:	4b20      	ldr	r3, [pc, #128]	; (8015dec <tcp_input+0x804>)
 8015d6a:	881b      	ldrh	r3, [r3, #0]
 8015d6c:	461a      	mov	r2, r3
 8015d6e:	4b20      	ldr	r3, [pc, #128]	; (8015df0 <tcp_input+0x808>)
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d74:	4b1b      	ldr	r3, [pc, #108]	; (8015de4 <tcp_input+0x7fc>)
 8015d76:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d78:	885b      	ldrh	r3, [r3, #2]
 8015d7a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d7c:	4a19      	ldr	r2, [pc, #100]	; (8015de4 <tcp_input+0x7fc>)
 8015d7e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d80:	8812      	ldrh	r2, [r2, #0]
 8015d82:	b292      	uxth	r2, r2
 8015d84:	9202      	str	r2, [sp, #8]
 8015d86:	9301      	str	r3, [sp, #4]
 8015d88:	4b1a      	ldr	r3, [pc, #104]	; (8015df4 <tcp_input+0x80c>)
 8015d8a:	9300      	str	r3, [sp, #0]
 8015d8c:	4b1a      	ldr	r3, [pc, #104]	; (8015df8 <tcp_input+0x810>)
 8015d8e:	4602      	mov	r2, r0
 8015d90:	2000      	movs	r0, #0
 8015d92:	f003 f825 	bl	8018de0 <tcp_rst>
    pbuf_free(p);
 8015d96:	6878      	ldr	r0, [r7, #4]
 8015d98:	f7fd fdfe 	bl	8013998 <pbuf_free>
  return;
 8015d9c:	e00c      	b.n	8015db8 <tcp_input+0x7d0>
    goto dropped;
 8015d9e:	bf00      	nop
 8015da0:	e006      	b.n	8015db0 <tcp_input+0x7c8>
    goto dropped;
 8015da2:	bf00      	nop
 8015da4:	e004      	b.n	8015db0 <tcp_input+0x7c8>
    goto dropped;
 8015da6:	bf00      	nop
 8015da8:	e002      	b.n	8015db0 <tcp_input+0x7c8>
      goto dropped;
 8015daa:	bf00      	nop
 8015dac:	e000      	b.n	8015db0 <tcp_input+0x7c8>
      goto dropped;
 8015dae:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8015db0:	6878      	ldr	r0, [r7, #4]
 8015db2:	f7fd fdf1 	bl	8013998 <pbuf_free>
 8015db6:	e000      	b.n	8015dba <tcp_input+0x7d2>
  return;
 8015db8:	bf00      	nop
}
 8015dba:	3724      	adds	r7, #36	; 0x24
 8015dbc:	46bd      	mov	sp, r7
 8015dbe:	bd90      	pop	{r4, r7, pc}
 8015dc0:	24007210 	.word	0x24007210
 8015dc4:	24003ba1 	.word	0x24003ba1
 8015dc8:	240071fc 	.word	0x240071fc
 8015dcc:	24003b9c 	.word	0x24003b9c
 8015dd0:	24003ba4 	.word	0x24003ba4
 8015dd4:	08022bf4 	.word	0x08022bf4
 8015dd8:	08022dd4 	.word	0x08022dd4
 8015ddc:	08022c6c 	.word	0x08022c6c
 8015de0:	24003b74 	.word	0x24003b74
 8015de4:	24003b84 	.word	0x24003b84
 8015de8:	24003b98 	.word	0x24003b98
 8015dec:	24003b9e 	.word	0x24003b9e
 8015df0:	24003b94 	.word	0x24003b94
 8015df4:	2400431c 	.word	0x2400431c
 8015df8:	24004320 	.word	0x24004320

08015dfc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015dfc:	b580      	push	{r7, lr}
 8015dfe:	b082      	sub	sp, #8
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d106      	bne.n	8015e18 <tcp_input_delayed_close+0x1c>
 8015e0a:	4b17      	ldr	r3, [pc, #92]	; (8015e68 <tcp_input_delayed_close+0x6c>)
 8015e0c:	f240 225a 	movw	r2, #602	; 0x25a
 8015e10:	4916      	ldr	r1, [pc, #88]	; (8015e6c <tcp_input_delayed_close+0x70>)
 8015e12:	4817      	ldr	r0, [pc, #92]	; (8015e70 <tcp_input_delayed_close+0x74>)
 8015e14:	f007 fb0a 	bl	801d42c <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015e18:	4b16      	ldr	r3, [pc, #88]	; (8015e74 <tcp_input_delayed_close+0x78>)
 8015e1a:	781b      	ldrb	r3, [r3, #0]
 8015e1c:	f003 0310 	and.w	r3, r3, #16
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d01c      	beq.n	8015e5e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	8b5b      	ldrh	r3, [r3, #26]
 8015e28:	f003 0310 	and.w	r3, r3, #16
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d10d      	bne.n	8015e4c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d008      	beq.n	8015e4c <tcp_input_delayed_close+0x50>
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015e40:	687a      	ldr	r2, [r7, #4]
 8015e42:	6912      	ldr	r2, [r2, #16]
 8015e44:	f06f 010e 	mvn.w	r1, #14
 8015e48:	4610      	mov	r0, r2
 8015e4a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015e4c:	6879      	ldr	r1, [r7, #4]
 8015e4e:	480a      	ldr	r0, [pc, #40]	; (8015e78 <tcp_input_delayed_close+0x7c>)
 8015e50:	f7ff fa52 	bl	80152f8 <tcp_pcb_remove>
    tcp_free(pcb);
 8015e54:	6878      	ldr	r0, [r7, #4]
 8015e56:	f7fe f83f 	bl	8013ed8 <tcp_free>
    return 1;
 8015e5a:	2301      	movs	r3, #1
 8015e5c:	e000      	b.n	8015e60 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8015e5e:	2300      	movs	r3, #0
}
 8015e60:	4618      	mov	r0, r3
 8015e62:	3708      	adds	r7, #8
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bd80      	pop	{r7, pc}
 8015e68:	08022bf4 	.word	0x08022bf4
 8015e6c:	08022df0 	.word	0x08022df0
 8015e70:	08022c6c 	.word	0x08022c6c
 8015e74:	24003ba1 	.word	0x24003ba1
 8015e78:	240071fc 	.word	0x240071fc

08015e7c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015e7c:	b590      	push	{r4, r7, lr}
 8015e7e:	b08b      	sub	sp, #44	; 0x2c
 8015e80:	af04      	add	r7, sp, #16
 8015e82:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8015e84:	4b6f      	ldr	r3, [pc, #444]	; (8016044 <tcp_listen_input+0x1c8>)
 8015e86:	781b      	ldrb	r3, [r3, #0]
 8015e88:	f003 0304 	and.w	r3, r3, #4
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	f040 80d2 	bne.w	8016036 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d106      	bne.n	8015ea6 <tcp_listen_input+0x2a>
 8015e98:	4b6b      	ldr	r3, [pc, #428]	; (8016048 <tcp_listen_input+0x1cc>)
 8015e9a:	f240 2281 	movw	r2, #641	; 0x281
 8015e9e:	496b      	ldr	r1, [pc, #428]	; (801604c <tcp_listen_input+0x1d0>)
 8015ea0:	486b      	ldr	r0, [pc, #428]	; (8016050 <tcp_listen_input+0x1d4>)
 8015ea2:	f007 fac3 	bl	801d42c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8015ea6:	4b67      	ldr	r3, [pc, #412]	; (8016044 <tcp_listen_input+0x1c8>)
 8015ea8:	781b      	ldrb	r3, [r3, #0]
 8015eaa:	f003 0310 	and.w	r3, r3, #16
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d019      	beq.n	8015ee6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015eb2:	4b68      	ldr	r3, [pc, #416]	; (8016054 <tcp_listen_input+0x1d8>)
 8015eb4:	6819      	ldr	r1, [r3, #0]
 8015eb6:	4b68      	ldr	r3, [pc, #416]	; (8016058 <tcp_listen_input+0x1dc>)
 8015eb8:	881b      	ldrh	r3, [r3, #0]
 8015eba:	461a      	mov	r2, r3
 8015ebc:	4b67      	ldr	r3, [pc, #412]	; (801605c <tcp_listen_input+0x1e0>)
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015ec2:	4b67      	ldr	r3, [pc, #412]	; (8016060 <tcp_listen_input+0x1e4>)
 8015ec4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015ec6:	885b      	ldrh	r3, [r3, #2]
 8015ec8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015eca:	4a65      	ldr	r2, [pc, #404]	; (8016060 <tcp_listen_input+0x1e4>)
 8015ecc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015ece:	8812      	ldrh	r2, [r2, #0]
 8015ed0:	b292      	uxth	r2, r2
 8015ed2:	9202      	str	r2, [sp, #8]
 8015ed4:	9301      	str	r3, [sp, #4]
 8015ed6:	4b63      	ldr	r3, [pc, #396]	; (8016064 <tcp_listen_input+0x1e8>)
 8015ed8:	9300      	str	r3, [sp, #0]
 8015eda:	4b63      	ldr	r3, [pc, #396]	; (8016068 <tcp_listen_input+0x1ec>)
 8015edc:	4602      	mov	r2, r0
 8015ede:	6878      	ldr	r0, [r7, #4]
 8015ee0:	f002 ff7e 	bl	8018de0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015ee4:	e0a9      	b.n	801603a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015ee6:	4b57      	ldr	r3, [pc, #348]	; (8016044 <tcp_listen_input+0x1c8>)
 8015ee8:	781b      	ldrb	r3, [r3, #0]
 8015eea:	f003 0302 	and.w	r3, r3, #2
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	f000 80a3 	beq.w	801603a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	7d5b      	ldrb	r3, [r3, #21]
 8015ef8:	4618      	mov	r0, r3
 8015efa:	f7ff f929 	bl	8015150 <tcp_alloc>
 8015efe:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8015f00:	697b      	ldr	r3, [r7, #20]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d111      	bne.n	8015f2a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	699b      	ldr	r3, [r3, #24]
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d00a      	beq.n	8015f24 <tcp_listen_input+0xa8>
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	699b      	ldr	r3, [r3, #24]
 8015f12:	687a      	ldr	r2, [r7, #4]
 8015f14:	6910      	ldr	r0, [r2, #16]
 8015f16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015f1a:	2100      	movs	r1, #0
 8015f1c:	4798      	blx	r3
 8015f1e:	4603      	mov	r3, r0
 8015f20:	73bb      	strb	r3, [r7, #14]
      return;
 8015f22:	e08b      	b.n	801603c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015f24:	23f0      	movs	r3, #240	; 0xf0
 8015f26:	73bb      	strb	r3, [r7, #14]
      return;
 8015f28:	e088      	b.n	801603c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015f2a:	4b50      	ldr	r3, [pc, #320]	; (801606c <tcp_listen_input+0x1f0>)
 8015f2c:	695a      	ldr	r2, [r3, #20]
 8015f2e:	697b      	ldr	r3, [r7, #20]
 8015f30:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8015f32:	4b4e      	ldr	r3, [pc, #312]	; (801606c <tcp_listen_input+0x1f0>)
 8015f34:	691a      	ldr	r2, [r3, #16]
 8015f36:	697b      	ldr	r3, [r7, #20]
 8015f38:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	8ada      	ldrh	r2, [r3, #22]
 8015f3e:	697b      	ldr	r3, [r7, #20]
 8015f40:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8015f42:	4b47      	ldr	r3, [pc, #284]	; (8016060 <tcp_listen_input+0x1e4>)
 8015f44:	681b      	ldr	r3, [r3, #0]
 8015f46:	881b      	ldrh	r3, [r3, #0]
 8015f48:	b29a      	uxth	r2, r3
 8015f4a:	697b      	ldr	r3, [r7, #20]
 8015f4c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	2203      	movs	r2, #3
 8015f52:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015f54:	4b41      	ldr	r3, [pc, #260]	; (801605c <tcp_listen_input+0x1e0>)
 8015f56:	681b      	ldr	r3, [r3, #0]
 8015f58:	1c5a      	adds	r2, r3, #1
 8015f5a:	697b      	ldr	r3, [r7, #20]
 8015f5c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8015f5e:	697b      	ldr	r3, [r7, #20]
 8015f60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015f62:	697b      	ldr	r3, [r7, #20]
 8015f64:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8015f66:	6978      	ldr	r0, [r7, #20]
 8015f68:	f7ff fa5a 	bl	8015420 <tcp_next_iss>
 8015f6c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8015f6e:	697b      	ldr	r3, [r7, #20]
 8015f70:	693a      	ldr	r2, [r7, #16]
 8015f72:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8015f74:	697b      	ldr	r3, [r7, #20]
 8015f76:	693a      	ldr	r2, [r7, #16]
 8015f78:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8015f7a:	697b      	ldr	r3, [r7, #20]
 8015f7c:	693a      	ldr	r2, [r7, #16]
 8015f7e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8015f80:	697b      	ldr	r3, [r7, #20]
 8015f82:	693a      	ldr	r2, [r7, #16]
 8015f84:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8015f86:	4b35      	ldr	r3, [pc, #212]	; (801605c <tcp_listen_input+0x1e0>)
 8015f88:	681b      	ldr	r3, [r3, #0]
 8015f8a:	1e5a      	subs	r2, r3, #1
 8015f8c:	697b      	ldr	r3, [r7, #20]
 8015f8e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	691a      	ldr	r2, [r3, #16]
 8015f94:	697b      	ldr	r3, [r7, #20]
 8015f96:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8015f98:	697b      	ldr	r3, [r7, #20]
 8015f9a:	687a      	ldr	r2, [r7, #4]
 8015f9c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	7a5b      	ldrb	r3, [r3, #9]
 8015fa2:	f003 030c 	and.w	r3, r3, #12
 8015fa6:	b2da      	uxtb	r2, r3
 8015fa8:	697b      	ldr	r3, [r7, #20]
 8015faa:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	7a1a      	ldrb	r2, [r3, #8]
 8015fb0:	697b      	ldr	r3, [r7, #20]
 8015fb2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8015fb4:	4b2e      	ldr	r3, [pc, #184]	; (8016070 <tcp_listen_input+0x1f4>)
 8015fb6:	681a      	ldr	r2, [r3, #0]
 8015fb8:	697b      	ldr	r3, [r7, #20]
 8015fba:	60da      	str	r2, [r3, #12]
 8015fbc:	4a2c      	ldr	r2, [pc, #176]	; (8016070 <tcp_listen_input+0x1f4>)
 8015fbe:	697b      	ldr	r3, [r7, #20]
 8015fc0:	6013      	str	r3, [r2, #0]
 8015fc2:	f003 f8cf 	bl	8019164 <tcp_timer_needed>
 8015fc6:	4b2b      	ldr	r3, [pc, #172]	; (8016074 <tcp_listen_input+0x1f8>)
 8015fc8:	2201      	movs	r2, #1
 8015fca:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015fcc:	6978      	ldr	r0, [r7, #20]
 8015fce:	f001 fd8d 	bl	8017aec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8015fd2:	4b23      	ldr	r3, [pc, #140]	; (8016060 <tcp_listen_input+0x1e4>)
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	89db      	ldrh	r3, [r3, #14]
 8015fd8:	b29a      	uxth	r2, r3
 8015fda:	697b      	ldr	r3, [r7, #20]
 8015fdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8015fe0:	697b      	ldr	r3, [r7, #20]
 8015fe2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015fe6:	697b      	ldr	r3, [r7, #20]
 8015fe8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015fec:	697b      	ldr	r3, [r7, #20]
 8015fee:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8015ff0:	697b      	ldr	r3, [r7, #20]
 8015ff2:	3304      	adds	r3, #4
 8015ff4:	4618      	mov	r0, r3
 8015ff6:	f7fb f90f 	bl	8011218 <ip4_route>
 8015ffa:	4601      	mov	r1, r0
 8015ffc:	697b      	ldr	r3, [r7, #20]
 8015ffe:	3304      	adds	r3, #4
 8016000:	461a      	mov	r2, r3
 8016002:	4620      	mov	r0, r4
 8016004:	f7ff fa32 	bl	801546c <tcp_eff_send_mss_netif>
 8016008:	4603      	mov	r3, r0
 801600a:	461a      	mov	r2, r3
 801600c:	697b      	ldr	r3, [r7, #20]
 801600e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016010:	2112      	movs	r1, #18
 8016012:	6978      	ldr	r0, [r7, #20]
 8016014:	f002 f842 	bl	801809c <tcp_enqueue_flags>
 8016018:	4603      	mov	r3, r0
 801601a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801601c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d004      	beq.n	801602e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016024:	2100      	movs	r1, #0
 8016026:	6978      	ldr	r0, [r7, #20]
 8016028:	f7fe f980 	bl	801432c <tcp_abandon>
      return;
 801602c:	e006      	b.n	801603c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801602e:	6978      	ldr	r0, [r7, #20]
 8016030:	f002 f922 	bl	8018278 <tcp_output>
  return;
 8016034:	e001      	b.n	801603a <tcp_listen_input+0x1be>
    return;
 8016036:	bf00      	nop
 8016038:	e000      	b.n	801603c <tcp_listen_input+0x1c0>
  return;
 801603a:	bf00      	nop
}
 801603c:	371c      	adds	r7, #28
 801603e:	46bd      	mov	sp, r7
 8016040:	bd90      	pop	{r4, r7, pc}
 8016042:	bf00      	nop
 8016044:	24003ba0 	.word	0x24003ba0
 8016048:	08022bf4 	.word	0x08022bf4
 801604c:	08022e18 	.word	0x08022e18
 8016050:	08022c6c 	.word	0x08022c6c
 8016054:	24003b98 	.word	0x24003b98
 8016058:	24003b9e 	.word	0x24003b9e
 801605c:	24003b94 	.word	0x24003b94
 8016060:	24003b84 	.word	0x24003b84
 8016064:	2400431c 	.word	0x2400431c
 8016068:	24004320 	.word	0x24004320
 801606c:	2400430c 	.word	0x2400430c
 8016070:	240071fc 	.word	0x240071fc
 8016074:	240071f8 	.word	0x240071f8

08016078 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016078:	b580      	push	{r7, lr}
 801607a:	b086      	sub	sp, #24
 801607c:	af04      	add	r7, sp, #16
 801607e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016080:	4b2f      	ldr	r3, [pc, #188]	; (8016140 <tcp_timewait_input+0xc8>)
 8016082:	781b      	ldrb	r3, [r3, #0]
 8016084:	f003 0304 	and.w	r3, r3, #4
 8016088:	2b00      	cmp	r3, #0
 801608a:	d153      	bne.n	8016134 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2b00      	cmp	r3, #0
 8016090:	d106      	bne.n	80160a0 <tcp_timewait_input+0x28>
 8016092:	4b2c      	ldr	r3, [pc, #176]	; (8016144 <tcp_timewait_input+0xcc>)
 8016094:	f240 22ee 	movw	r2, #750	; 0x2ee
 8016098:	492b      	ldr	r1, [pc, #172]	; (8016148 <tcp_timewait_input+0xd0>)
 801609a:	482c      	ldr	r0, [pc, #176]	; (801614c <tcp_timewait_input+0xd4>)
 801609c:	f007 f9c6 	bl	801d42c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80160a0:	4b27      	ldr	r3, [pc, #156]	; (8016140 <tcp_timewait_input+0xc8>)
 80160a2:	781b      	ldrb	r3, [r3, #0]
 80160a4:	f003 0302 	and.w	r3, r3, #2
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d02a      	beq.n	8016102 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80160ac:	4b28      	ldr	r3, [pc, #160]	; (8016150 <tcp_timewait_input+0xd8>)
 80160ae:	681a      	ldr	r2, [r3, #0]
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80160b4:	1ad3      	subs	r3, r2, r3
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	db2d      	blt.n	8016116 <tcp_timewait_input+0x9e>
 80160ba:	4b25      	ldr	r3, [pc, #148]	; (8016150 <tcp_timewait_input+0xd8>)
 80160bc:	681a      	ldr	r2, [r3, #0]
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80160c2:	6879      	ldr	r1, [r7, #4]
 80160c4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80160c6:	440b      	add	r3, r1
 80160c8:	1ad3      	subs	r3, r2, r3
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	dc23      	bgt.n	8016116 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160ce:	4b21      	ldr	r3, [pc, #132]	; (8016154 <tcp_timewait_input+0xdc>)
 80160d0:	6819      	ldr	r1, [r3, #0]
 80160d2:	4b21      	ldr	r3, [pc, #132]	; (8016158 <tcp_timewait_input+0xe0>)
 80160d4:	881b      	ldrh	r3, [r3, #0]
 80160d6:	461a      	mov	r2, r3
 80160d8:	4b1d      	ldr	r3, [pc, #116]	; (8016150 <tcp_timewait_input+0xd8>)
 80160da:	681b      	ldr	r3, [r3, #0]
 80160dc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160de:	4b1f      	ldr	r3, [pc, #124]	; (801615c <tcp_timewait_input+0xe4>)
 80160e0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160e2:	885b      	ldrh	r3, [r3, #2]
 80160e4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160e6:	4a1d      	ldr	r2, [pc, #116]	; (801615c <tcp_timewait_input+0xe4>)
 80160e8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160ea:	8812      	ldrh	r2, [r2, #0]
 80160ec:	b292      	uxth	r2, r2
 80160ee:	9202      	str	r2, [sp, #8]
 80160f0:	9301      	str	r3, [sp, #4]
 80160f2:	4b1b      	ldr	r3, [pc, #108]	; (8016160 <tcp_timewait_input+0xe8>)
 80160f4:	9300      	str	r3, [sp, #0]
 80160f6:	4b1b      	ldr	r3, [pc, #108]	; (8016164 <tcp_timewait_input+0xec>)
 80160f8:	4602      	mov	r2, r0
 80160fa:	6878      	ldr	r0, [r7, #4]
 80160fc:	f002 fe70 	bl	8018de0 <tcp_rst>
      return;
 8016100:	e01b      	b.n	801613a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016102:	4b0f      	ldr	r3, [pc, #60]	; (8016140 <tcp_timewait_input+0xc8>)
 8016104:	781b      	ldrb	r3, [r3, #0]
 8016106:	f003 0301 	and.w	r3, r3, #1
 801610a:	2b00      	cmp	r3, #0
 801610c:	d003      	beq.n	8016116 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801610e:	4b16      	ldr	r3, [pc, #88]	; (8016168 <tcp_timewait_input+0xf0>)
 8016110:	681a      	ldr	r2, [r3, #0]
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8016116:	4b10      	ldr	r3, [pc, #64]	; (8016158 <tcp_timewait_input+0xe0>)
 8016118:	881b      	ldrh	r3, [r3, #0]
 801611a:	2b00      	cmp	r3, #0
 801611c:	d00c      	beq.n	8016138 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	8b5b      	ldrh	r3, [r3, #26]
 8016122:	f043 0302 	orr.w	r3, r3, #2
 8016126:	b29a      	uxth	r2, r3
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801612c:	6878      	ldr	r0, [r7, #4]
 801612e:	f002 f8a3 	bl	8018278 <tcp_output>
  }
  return;
 8016132:	e001      	b.n	8016138 <tcp_timewait_input+0xc0>
    return;
 8016134:	bf00      	nop
 8016136:	e000      	b.n	801613a <tcp_timewait_input+0xc2>
  return;
 8016138:	bf00      	nop
}
 801613a:	3708      	adds	r7, #8
 801613c:	46bd      	mov	sp, r7
 801613e:	bd80      	pop	{r7, pc}
 8016140:	24003ba0 	.word	0x24003ba0
 8016144:	08022bf4 	.word	0x08022bf4
 8016148:	08022e38 	.word	0x08022e38
 801614c:	08022c6c 	.word	0x08022c6c
 8016150:	24003b94 	.word	0x24003b94
 8016154:	24003b98 	.word	0x24003b98
 8016158:	24003b9e 	.word	0x24003b9e
 801615c:	24003b84 	.word	0x24003b84
 8016160:	2400431c 	.word	0x2400431c
 8016164:	24004320 	.word	0x24004320
 8016168:	24007200 	.word	0x24007200

0801616c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801616c:	b590      	push	{r4, r7, lr}
 801616e:	b08d      	sub	sp, #52	; 0x34
 8016170:	af04      	add	r7, sp, #16
 8016172:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8016174:	2300      	movs	r3, #0
 8016176:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8016178:	2300      	movs	r3, #0
 801617a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d106      	bne.n	8016190 <tcp_process+0x24>
 8016182:	4ba5      	ldr	r3, [pc, #660]	; (8016418 <tcp_process+0x2ac>)
 8016184:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8016188:	49a4      	ldr	r1, [pc, #656]	; (801641c <tcp_process+0x2b0>)
 801618a:	48a5      	ldr	r0, [pc, #660]	; (8016420 <tcp_process+0x2b4>)
 801618c:	f007 f94e 	bl	801d42c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8016190:	4ba4      	ldr	r3, [pc, #656]	; (8016424 <tcp_process+0x2b8>)
 8016192:	781b      	ldrb	r3, [r3, #0]
 8016194:	f003 0304 	and.w	r3, r3, #4
 8016198:	2b00      	cmp	r3, #0
 801619a:	d04e      	beq.n	801623a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	7d1b      	ldrb	r3, [r3, #20]
 80161a0:	2b02      	cmp	r3, #2
 80161a2:	d108      	bne.n	80161b6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80161a8:	4b9f      	ldr	r3, [pc, #636]	; (8016428 <tcp_process+0x2bc>)
 80161aa:	681b      	ldr	r3, [r3, #0]
 80161ac:	429a      	cmp	r2, r3
 80161ae:	d123      	bne.n	80161f8 <tcp_process+0x8c>
        acceptable = 1;
 80161b0:	2301      	movs	r3, #1
 80161b2:	76fb      	strb	r3, [r7, #27]
 80161b4:	e020      	b.n	80161f8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80161ba:	4b9c      	ldr	r3, [pc, #624]	; (801642c <tcp_process+0x2c0>)
 80161bc:	681b      	ldr	r3, [r3, #0]
 80161be:	429a      	cmp	r2, r3
 80161c0:	d102      	bne.n	80161c8 <tcp_process+0x5c>
        acceptable = 1;
 80161c2:	2301      	movs	r3, #1
 80161c4:	76fb      	strb	r3, [r7, #27]
 80161c6:	e017      	b.n	80161f8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80161c8:	4b98      	ldr	r3, [pc, #608]	; (801642c <tcp_process+0x2c0>)
 80161ca:	681a      	ldr	r2, [r3, #0]
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161d0:	1ad3      	subs	r3, r2, r3
 80161d2:	2b00      	cmp	r3, #0
 80161d4:	db10      	blt.n	80161f8 <tcp_process+0x8c>
 80161d6:	4b95      	ldr	r3, [pc, #596]	; (801642c <tcp_process+0x2c0>)
 80161d8:	681a      	ldr	r2, [r3, #0]
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161de:	6879      	ldr	r1, [r7, #4]
 80161e0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80161e2:	440b      	add	r3, r1
 80161e4:	1ad3      	subs	r3, r2, r3
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	dc06      	bgt.n	80161f8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	8b5b      	ldrh	r3, [r3, #26]
 80161ee:	f043 0302 	orr.w	r3, r3, #2
 80161f2:	b29a      	uxth	r2, r3
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80161f8:	7efb      	ldrb	r3, [r7, #27]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d01b      	beq.n	8016236 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	7d1b      	ldrb	r3, [r3, #20]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d106      	bne.n	8016214 <tcp_process+0xa8>
 8016206:	4b84      	ldr	r3, [pc, #528]	; (8016418 <tcp_process+0x2ac>)
 8016208:	f44f 724e 	mov.w	r2, #824	; 0x338
 801620c:	4988      	ldr	r1, [pc, #544]	; (8016430 <tcp_process+0x2c4>)
 801620e:	4884      	ldr	r0, [pc, #528]	; (8016420 <tcp_process+0x2b4>)
 8016210:	f007 f90c 	bl	801d42c <iprintf>
      recv_flags |= TF_RESET;
 8016214:	4b87      	ldr	r3, [pc, #540]	; (8016434 <tcp_process+0x2c8>)
 8016216:	781b      	ldrb	r3, [r3, #0]
 8016218:	f043 0308 	orr.w	r3, r3, #8
 801621c:	b2da      	uxtb	r2, r3
 801621e:	4b85      	ldr	r3, [pc, #532]	; (8016434 <tcp_process+0x2c8>)
 8016220:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	8b5b      	ldrh	r3, [r3, #26]
 8016226:	f023 0301 	bic.w	r3, r3, #1
 801622a:	b29a      	uxth	r2, r3
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016230:	f06f 030d 	mvn.w	r3, #13
 8016234:	e37a      	b.n	801692c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8016236:	2300      	movs	r3, #0
 8016238:	e378      	b.n	801692c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801623a:	4b7a      	ldr	r3, [pc, #488]	; (8016424 <tcp_process+0x2b8>)
 801623c:	781b      	ldrb	r3, [r3, #0]
 801623e:	f003 0302 	and.w	r3, r3, #2
 8016242:	2b00      	cmp	r3, #0
 8016244:	d010      	beq.n	8016268 <tcp_process+0xfc>
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	7d1b      	ldrb	r3, [r3, #20]
 801624a:	2b02      	cmp	r3, #2
 801624c:	d00c      	beq.n	8016268 <tcp_process+0xfc>
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	7d1b      	ldrb	r3, [r3, #20]
 8016252:	2b03      	cmp	r3, #3
 8016254:	d008      	beq.n	8016268 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	8b5b      	ldrh	r3, [r3, #26]
 801625a:	f043 0302 	orr.w	r3, r3, #2
 801625e:	b29a      	uxth	r2, r3
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8016264:	2300      	movs	r3, #0
 8016266:	e361      	b.n	801692c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	8b5b      	ldrh	r3, [r3, #26]
 801626c:	f003 0310 	and.w	r3, r3, #16
 8016270:	2b00      	cmp	r3, #0
 8016272:	d103      	bne.n	801627c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8016274:	4b70      	ldr	r3, [pc, #448]	; (8016438 <tcp_process+0x2cc>)
 8016276:	681a      	ldr	r2, [r3, #0]
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	2200      	movs	r2, #0
 8016280:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	2200      	movs	r2, #0
 8016288:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801628c:	6878      	ldr	r0, [r7, #4]
 801628e:	f001 fc2d 	bl	8017aec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	7d1b      	ldrb	r3, [r3, #20]
 8016296:	3b02      	subs	r3, #2
 8016298:	2b07      	cmp	r3, #7
 801629a:	f200 8337 	bhi.w	801690c <tcp_process+0x7a0>
 801629e:	a201      	add	r2, pc, #4	; (adr r2, 80162a4 <tcp_process+0x138>)
 80162a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80162a4:	080162c5 	.word	0x080162c5
 80162a8:	080164f5 	.word	0x080164f5
 80162ac:	0801666d 	.word	0x0801666d
 80162b0:	08016697 	.word	0x08016697
 80162b4:	080167bb 	.word	0x080167bb
 80162b8:	0801666d 	.word	0x0801666d
 80162bc:	08016847 	.word	0x08016847
 80162c0:	080168d7 	.word	0x080168d7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80162c4:	4b57      	ldr	r3, [pc, #348]	; (8016424 <tcp_process+0x2b8>)
 80162c6:	781b      	ldrb	r3, [r3, #0]
 80162c8:	f003 0310 	and.w	r3, r3, #16
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	f000 80e4 	beq.w	801649a <tcp_process+0x32e>
 80162d2:	4b54      	ldr	r3, [pc, #336]	; (8016424 <tcp_process+0x2b8>)
 80162d4:	781b      	ldrb	r3, [r3, #0]
 80162d6:	f003 0302 	and.w	r3, r3, #2
 80162da:	2b00      	cmp	r3, #0
 80162dc:	f000 80dd 	beq.w	801649a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80162e4:	1c5a      	adds	r2, r3, #1
 80162e6:	4b50      	ldr	r3, [pc, #320]	; (8016428 <tcp_process+0x2bc>)
 80162e8:	681b      	ldr	r3, [r3, #0]
 80162ea:	429a      	cmp	r2, r3
 80162ec:	f040 80d5 	bne.w	801649a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80162f0:	4b4e      	ldr	r3, [pc, #312]	; (801642c <tcp_process+0x2c0>)
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	1c5a      	adds	r2, r3, #1
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8016302:	4b49      	ldr	r3, [pc, #292]	; (8016428 <tcp_process+0x2bc>)
 8016304:	681a      	ldr	r2, [r3, #0]
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801630a:	4b4c      	ldr	r3, [pc, #304]	; (801643c <tcp_process+0x2d0>)
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	89db      	ldrh	r3, [r3, #14]
 8016310:	b29a      	uxth	r2, r3
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016324:	4b41      	ldr	r3, [pc, #260]	; (801642c <tcp_process+0x2c0>)
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	1e5a      	subs	r2, r3, #1
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	2204      	movs	r2, #4
 8016332:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	3304      	adds	r3, #4
 801633c:	4618      	mov	r0, r3
 801633e:	f7fa ff6b 	bl	8011218 <ip4_route>
 8016342:	4601      	mov	r1, r0
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	3304      	adds	r3, #4
 8016348:	461a      	mov	r2, r3
 801634a:	4620      	mov	r0, r4
 801634c:	f7ff f88e 	bl	801546c <tcp_eff_send_mss_netif>
 8016350:	4603      	mov	r3, r0
 8016352:	461a      	mov	r2, r3
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801635c:	009a      	lsls	r2, r3, #2
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016362:	005b      	lsls	r3, r3, #1
 8016364:	f241 111c 	movw	r1, #4380	; 0x111c
 8016368:	428b      	cmp	r3, r1
 801636a:	bf38      	it	cc
 801636c:	460b      	movcc	r3, r1
 801636e:	429a      	cmp	r2, r3
 8016370:	d204      	bcs.n	801637c <tcp_process+0x210>
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016376:	009b      	lsls	r3, r3, #2
 8016378:	b29b      	uxth	r3, r3
 801637a:	e00d      	b.n	8016398 <tcp_process+0x22c>
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016380:	005b      	lsls	r3, r3, #1
 8016382:	f241 121c 	movw	r2, #4380	; 0x111c
 8016386:	4293      	cmp	r3, r2
 8016388:	d904      	bls.n	8016394 <tcp_process+0x228>
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801638e:	005b      	lsls	r3, r3, #1
 8016390:	b29b      	uxth	r3, r3
 8016392:	e001      	b.n	8016398 <tcp_process+0x22c>
 8016394:	f241 131c 	movw	r3, #4380	; 0x111c
 8016398:	687a      	ldr	r2, [r7, #4]
 801639a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d106      	bne.n	80163b6 <tcp_process+0x24a>
 80163a8:	4b1b      	ldr	r3, [pc, #108]	; (8016418 <tcp_process+0x2ac>)
 80163aa:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80163ae:	4924      	ldr	r1, [pc, #144]	; (8016440 <tcp_process+0x2d4>)
 80163b0:	481b      	ldr	r0, [pc, #108]	; (8016420 <tcp_process+0x2b4>)
 80163b2:	f007 f83b 	bl	801d42c <iprintf>
        --pcb->snd_queuelen;
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80163bc:	3b01      	subs	r3, #1
 80163be:	b29a      	uxth	r2, r3
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80163ca:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80163cc:	69fb      	ldr	r3, [r7, #28]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d111      	bne.n	80163f6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80163d6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80163d8:	69fb      	ldr	r3, [r7, #28]
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d106      	bne.n	80163ec <tcp_process+0x280>
 80163de:	4b0e      	ldr	r3, [pc, #56]	; (8016418 <tcp_process+0x2ac>)
 80163e0:	f44f 725d 	mov.w	r2, #884	; 0x374
 80163e4:	4917      	ldr	r1, [pc, #92]	; (8016444 <tcp_process+0x2d8>)
 80163e6:	480e      	ldr	r0, [pc, #56]	; (8016420 <tcp_process+0x2b4>)
 80163e8:	f007 f820 	bl	801d42c <iprintf>
          pcb->unsent = rseg->next;
 80163ec:	69fb      	ldr	r3, [r7, #28]
 80163ee:	681a      	ldr	r2, [r3, #0]
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	66da      	str	r2, [r3, #108]	; 0x6c
 80163f4:	e003      	b.n	80163fe <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80163f6:	69fb      	ldr	r3, [r7, #28]
 80163f8:	681a      	ldr	r2, [r3, #0]
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80163fe:	69f8      	ldr	r0, [r7, #28]
 8016400:	f7fe fd3d 	bl	8014e7e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016408:	2b00      	cmp	r3, #0
 801640a:	d11d      	bne.n	8016448 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016412:	861a      	strh	r2, [r3, #48]	; 0x30
 8016414:	e01f      	b.n	8016456 <tcp_process+0x2ea>
 8016416:	bf00      	nop
 8016418:	08022bf4 	.word	0x08022bf4
 801641c:	08022e58 	.word	0x08022e58
 8016420:	08022c6c 	.word	0x08022c6c
 8016424:	24003ba0 	.word	0x24003ba0
 8016428:	24003b98 	.word	0x24003b98
 801642c:	24003b94 	.word	0x24003b94
 8016430:	08022e74 	.word	0x08022e74
 8016434:	24003ba1 	.word	0x24003ba1
 8016438:	24007200 	.word	0x24007200
 801643c:	24003b84 	.word	0x24003b84
 8016440:	08022e94 	.word	0x08022e94
 8016444:	08022eac 	.word	0x08022eac
        } else {
          pcb->rtime = 0;
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	2200      	movs	r2, #0
 801644c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	2200      	movs	r2, #0
 8016452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801645c:	2b00      	cmp	r3, #0
 801645e:	d00a      	beq.n	8016476 <tcp_process+0x30a>
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016466:	687a      	ldr	r2, [r7, #4]
 8016468:	6910      	ldr	r0, [r2, #16]
 801646a:	2200      	movs	r2, #0
 801646c:	6879      	ldr	r1, [r7, #4]
 801646e:	4798      	blx	r3
 8016470:	4603      	mov	r3, r0
 8016472:	76bb      	strb	r3, [r7, #26]
 8016474:	e001      	b.n	801647a <tcp_process+0x30e>
 8016476:	2300      	movs	r3, #0
 8016478:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801647a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801647e:	f113 0f0d 	cmn.w	r3, #13
 8016482:	d102      	bne.n	801648a <tcp_process+0x31e>
          return ERR_ABRT;
 8016484:	f06f 030c 	mvn.w	r3, #12
 8016488:	e250      	b.n	801692c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	8b5b      	ldrh	r3, [r3, #26]
 801648e:	f043 0302 	orr.w	r3, r3, #2
 8016492:	b29a      	uxth	r2, r3
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016498:	e23a      	b.n	8016910 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801649a:	4b9d      	ldr	r3, [pc, #628]	; (8016710 <tcp_process+0x5a4>)
 801649c:	781b      	ldrb	r3, [r3, #0]
 801649e:	f003 0310 	and.w	r3, r3, #16
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	f000 8234 	beq.w	8016910 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164a8:	4b9a      	ldr	r3, [pc, #616]	; (8016714 <tcp_process+0x5a8>)
 80164aa:	6819      	ldr	r1, [r3, #0]
 80164ac:	4b9a      	ldr	r3, [pc, #616]	; (8016718 <tcp_process+0x5ac>)
 80164ae:	881b      	ldrh	r3, [r3, #0]
 80164b0:	461a      	mov	r2, r3
 80164b2:	4b9a      	ldr	r3, [pc, #616]	; (801671c <tcp_process+0x5b0>)
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164b8:	4b99      	ldr	r3, [pc, #612]	; (8016720 <tcp_process+0x5b4>)
 80164ba:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164bc:	885b      	ldrh	r3, [r3, #2]
 80164be:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164c0:	4a97      	ldr	r2, [pc, #604]	; (8016720 <tcp_process+0x5b4>)
 80164c2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164c4:	8812      	ldrh	r2, [r2, #0]
 80164c6:	b292      	uxth	r2, r2
 80164c8:	9202      	str	r2, [sp, #8]
 80164ca:	9301      	str	r3, [sp, #4]
 80164cc:	4b95      	ldr	r3, [pc, #596]	; (8016724 <tcp_process+0x5b8>)
 80164ce:	9300      	str	r3, [sp, #0]
 80164d0:	4b95      	ldr	r3, [pc, #596]	; (8016728 <tcp_process+0x5bc>)
 80164d2:	4602      	mov	r2, r0
 80164d4:	6878      	ldr	r0, [r7, #4]
 80164d6:	f002 fc83 	bl	8018de0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80164e0:	2b05      	cmp	r3, #5
 80164e2:	f200 8215 	bhi.w	8016910 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	2200      	movs	r2, #0
 80164ea:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80164ec:	6878      	ldr	r0, [r7, #4]
 80164ee:	f002 fa4d 	bl	801898c <tcp_rexmit_rto>
      break;
 80164f2:	e20d      	b.n	8016910 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80164f4:	4b86      	ldr	r3, [pc, #536]	; (8016710 <tcp_process+0x5a4>)
 80164f6:	781b      	ldrb	r3, [r3, #0]
 80164f8:	f003 0310 	and.w	r3, r3, #16
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	f000 80a1 	beq.w	8016644 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016502:	4b84      	ldr	r3, [pc, #528]	; (8016714 <tcp_process+0x5a8>)
 8016504:	681a      	ldr	r2, [r3, #0]
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801650a:	1ad3      	subs	r3, r2, r3
 801650c:	3b01      	subs	r3, #1
 801650e:	2b00      	cmp	r3, #0
 8016510:	db7e      	blt.n	8016610 <tcp_process+0x4a4>
 8016512:	4b80      	ldr	r3, [pc, #512]	; (8016714 <tcp_process+0x5a8>)
 8016514:	681a      	ldr	r2, [r3, #0]
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801651a:	1ad3      	subs	r3, r2, r3
 801651c:	2b00      	cmp	r3, #0
 801651e:	dc77      	bgt.n	8016610 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	2204      	movs	r2, #4
 8016524:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801652a:	2b00      	cmp	r3, #0
 801652c:	d102      	bne.n	8016534 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801652e:	23fa      	movs	r3, #250	; 0xfa
 8016530:	76bb      	strb	r3, [r7, #26]
 8016532:	e01d      	b.n	8016570 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016538:	699b      	ldr	r3, [r3, #24]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d106      	bne.n	801654c <tcp_process+0x3e0>
 801653e:	4b7b      	ldr	r3, [pc, #492]	; (801672c <tcp_process+0x5c0>)
 8016540:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8016544:	497a      	ldr	r1, [pc, #488]	; (8016730 <tcp_process+0x5c4>)
 8016546:	487b      	ldr	r0, [pc, #492]	; (8016734 <tcp_process+0x5c8>)
 8016548:	f006 ff70 	bl	801d42c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016550:	699b      	ldr	r3, [r3, #24]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d00a      	beq.n	801656c <tcp_process+0x400>
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801655a:	699b      	ldr	r3, [r3, #24]
 801655c:	687a      	ldr	r2, [r7, #4]
 801655e:	6910      	ldr	r0, [r2, #16]
 8016560:	2200      	movs	r2, #0
 8016562:	6879      	ldr	r1, [r7, #4]
 8016564:	4798      	blx	r3
 8016566:	4603      	mov	r3, r0
 8016568:	76bb      	strb	r3, [r7, #26]
 801656a:	e001      	b.n	8016570 <tcp_process+0x404>
 801656c:	23f0      	movs	r3, #240	; 0xf0
 801656e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016570:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d00a      	beq.n	801658e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016578:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801657c:	f113 0f0d 	cmn.w	r3, #13
 8016580:	d002      	beq.n	8016588 <tcp_process+0x41c>
              tcp_abort(pcb);
 8016582:	6878      	ldr	r0, [r7, #4]
 8016584:	f7fd ff90 	bl	80144a8 <tcp_abort>
            }
            return ERR_ABRT;
 8016588:	f06f 030c 	mvn.w	r3, #12
 801658c:	e1ce      	b.n	801692c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801658e:	6878      	ldr	r0, [r7, #4]
 8016590:	f000 fae0 	bl	8016b54 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8016594:	4b68      	ldr	r3, [pc, #416]	; (8016738 <tcp_process+0x5cc>)
 8016596:	881b      	ldrh	r3, [r3, #0]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d005      	beq.n	80165a8 <tcp_process+0x43c>
            recv_acked--;
 801659c:	4b66      	ldr	r3, [pc, #408]	; (8016738 <tcp_process+0x5cc>)
 801659e:	881b      	ldrh	r3, [r3, #0]
 80165a0:	3b01      	subs	r3, #1
 80165a2:	b29a      	uxth	r2, r3
 80165a4:	4b64      	ldr	r3, [pc, #400]	; (8016738 <tcp_process+0x5cc>)
 80165a6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165ac:	009a      	lsls	r2, r3, #2
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165b2:	005b      	lsls	r3, r3, #1
 80165b4:	f241 111c 	movw	r1, #4380	; 0x111c
 80165b8:	428b      	cmp	r3, r1
 80165ba:	bf38      	it	cc
 80165bc:	460b      	movcc	r3, r1
 80165be:	429a      	cmp	r2, r3
 80165c0:	d204      	bcs.n	80165cc <tcp_process+0x460>
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165c6:	009b      	lsls	r3, r3, #2
 80165c8:	b29b      	uxth	r3, r3
 80165ca:	e00d      	b.n	80165e8 <tcp_process+0x47c>
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165d0:	005b      	lsls	r3, r3, #1
 80165d2:	f241 121c 	movw	r2, #4380	; 0x111c
 80165d6:	4293      	cmp	r3, r2
 80165d8:	d904      	bls.n	80165e4 <tcp_process+0x478>
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165de:	005b      	lsls	r3, r3, #1
 80165e0:	b29b      	uxth	r3, r3
 80165e2:	e001      	b.n	80165e8 <tcp_process+0x47c>
 80165e4:	f241 131c 	movw	r3, #4380	; 0x111c
 80165e8:	687a      	ldr	r2, [r7, #4]
 80165ea:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80165ee:	4b53      	ldr	r3, [pc, #332]	; (801673c <tcp_process+0x5d0>)
 80165f0:	781b      	ldrb	r3, [r3, #0]
 80165f2:	f003 0320 	and.w	r3, r3, #32
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	d037      	beq.n	801666a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	8b5b      	ldrh	r3, [r3, #26]
 80165fe:	f043 0302 	orr.w	r3, r3, #2
 8016602:	b29a      	uxth	r2, r3
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	2207      	movs	r2, #7
 801660c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801660e:	e02c      	b.n	801666a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016610:	4b40      	ldr	r3, [pc, #256]	; (8016714 <tcp_process+0x5a8>)
 8016612:	6819      	ldr	r1, [r3, #0]
 8016614:	4b40      	ldr	r3, [pc, #256]	; (8016718 <tcp_process+0x5ac>)
 8016616:	881b      	ldrh	r3, [r3, #0]
 8016618:	461a      	mov	r2, r3
 801661a:	4b40      	ldr	r3, [pc, #256]	; (801671c <tcp_process+0x5b0>)
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016620:	4b3f      	ldr	r3, [pc, #252]	; (8016720 <tcp_process+0x5b4>)
 8016622:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016624:	885b      	ldrh	r3, [r3, #2]
 8016626:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016628:	4a3d      	ldr	r2, [pc, #244]	; (8016720 <tcp_process+0x5b4>)
 801662a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801662c:	8812      	ldrh	r2, [r2, #0]
 801662e:	b292      	uxth	r2, r2
 8016630:	9202      	str	r2, [sp, #8]
 8016632:	9301      	str	r3, [sp, #4]
 8016634:	4b3b      	ldr	r3, [pc, #236]	; (8016724 <tcp_process+0x5b8>)
 8016636:	9300      	str	r3, [sp, #0]
 8016638:	4b3b      	ldr	r3, [pc, #236]	; (8016728 <tcp_process+0x5bc>)
 801663a:	4602      	mov	r2, r0
 801663c:	6878      	ldr	r0, [r7, #4]
 801663e:	f002 fbcf 	bl	8018de0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8016642:	e167      	b.n	8016914 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8016644:	4b32      	ldr	r3, [pc, #200]	; (8016710 <tcp_process+0x5a4>)
 8016646:	781b      	ldrb	r3, [r3, #0]
 8016648:	f003 0302 	and.w	r3, r3, #2
 801664c:	2b00      	cmp	r3, #0
 801664e:	f000 8161 	beq.w	8016914 <tcp_process+0x7a8>
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016656:	1e5a      	subs	r2, r3, #1
 8016658:	4b30      	ldr	r3, [pc, #192]	; (801671c <tcp_process+0x5b0>)
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	429a      	cmp	r2, r3
 801665e:	f040 8159 	bne.w	8016914 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8016662:	6878      	ldr	r0, [r7, #4]
 8016664:	f002 f9b4 	bl	80189d0 <tcp_rexmit>
      break;
 8016668:	e154      	b.n	8016914 <tcp_process+0x7a8>
 801666a:	e153      	b.n	8016914 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801666c:	6878      	ldr	r0, [r7, #4]
 801666e:	f000 fa71 	bl	8016b54 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8016672:	4b32      	ldr	r3, [pc, #200]	; (801673c <tcp_process+0x5d0>)
 8016674:	781b      	ldrb	r3, [r3, #0]
 8016676:	f003 0320 	and.w	r3, r3, #32
 801667a:	2b00      	cmp	r3, #0
 801667c:	f000 814c 	beq.w	8016918 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	8b5b      	ldrh	r3, [r3, #26]
 8016684:	f043 0302 	orr.w	r3, r3, #2
 8016688:	b29a      	uxth	r2, r3
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	2207      	movs	r2, #7
 8016692:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016694:	e140      	b.n	8016918 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8016696:	6878      	ldr	r0, [r7, #4]
 8016698:	f000 fa5c 	bl	8016b54 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801669c:	4b27      	ldr	r3, [pc, #156]	; (801673c <tcp_process+0x5d0>)
 801669e:	781b      	ldrb	r3, [r3, #0]
 80166a0:	f003 0320 	and.w	r3, r3, #32
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d071      	beq.n	801678c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80166a8:	4b19      	ldr	r3, [pc, #100]	; (8016710 <tcp_process+0x5a4>)
 80166aa:	781b      	ldrb	r3, [r3, #0]
 80166ac:	f003 0310 	and.w	r3, r3, #16
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d060      	beq.n	8016776 <tcp_process+0x60a>
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80166b8:	4b16      	ldr	r3, [pc, #88]	; (8016714 <tcp_process+0x5a8>)
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	429a      	cmp	r2, r3
 80166be:	d15a      	bne.n	8016776 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d156      	bne.n	8016776 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	8b5b      	ldrh	r3, [r3, #26]
 80166cc:	f043 0302 	orr.w	r3, r3, #2
 80166d0:	b29a      	uxth	r2, r3
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80166d6:	6878      	ldr	r0, [r7, #4]
 80166d8:	f7fe fdbe 	bl	8015258 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80166dc:	4b18      	ldr	r3, [pc, #96]	; (8016740 <tcp_process+0x5d4>)
 80166de:	681b      	ldr	r3, [r3, #0]
 80166e0:	687a      	ldr	r2, [r7, #4]
 80166e2:	429a      	cmp	r2, r3
 80166e4:	d105      	bne.n	80166f2 <tcp_process+0x586>
 80166e6:	4b16      	ldr	r3, [pc, #88]	; (8016740 <tcp_process+0x5d4>)
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	68db      	ldr	r3, [r3, #12]
 80166ec:	4a14      	ldr	r2, [pc, #80]	; (8016740 <tcp_process+0x5d4>)
 80166ee:	6013      	str	r3, [r2, #0]
 80166f0:	e02e      	b.n	8016750 <tcp_process+0x5e4>
 80166f2:	4b13      	ldr	r3, [pc, #76]	; (8016740 <tcp_process+0x5d4>)
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	617b      	str	r3, [r7, #20]
 80166f8:	e027      	b.n	801674a <tcp_process+0x5de>
 80166fa:	697b      	ldr	r3, [r7, #20]
 80166fc:	68db      	ldr	r3, [r3, #12]
 80166fe:	687a      	ldr	r2, [r7, #4]
 8016700:	429a      	cmp	r2, r3
 8016702:	d11f      	bne.n	8016744 <tcp_process+0x5d8>
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	68da      	ldr	r2, [r3, #12]
 8016708:	697b      	ldr	r3, [r7, #20]
 801670a:	60da      	str	r2, [r3, #12]
 801670c:	e020      	b.n	8016750 <tcp_process+0x5e4>
 801670e:	bf00      	nop
 8016710:	24003ba0 	.word	0x24003ba0
 8016714:	24003b98 	.word	0x24003b98
 8016718:	24003b9e 	.word	0x24003b9e
 801671c:	24003b94 	.word	0x24003b94
 8016720:	24003b84 	.word	0x24003b84
 8016724:	2400431c 	.word	0x2400431c
 8016728:	24004320 	.word	0x24004320
 801672c:	08022bf4 	.word	0x08022bf4
 8016730:	08022ec0 	.word	0x08022ec0
 8016734:	08022c6c 	.word	0x08022c6c
 8016738:	24003b9c 	.word	0x24003b9c
 801673c:	24003ba1 	.word	0x24003ba1
 8016740:	240071fc 	.word	0x240071fc
 8016744:	697b      	ldr	r3, [r7, #20]
 8016746:	68db      	ldr	r3, [r3, #12]
 8016748:	617b      	str	r3, [r7, #20]
 801674a:	697b      	ldr	r3, [r7, #20]
 801674c:	2b00      	cmp	r3, #0
 801674e:	d1d4      	bne.n	80166fa <tcp_process+0x58e>
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	2200      	movs	r2, #0
 8016754:	60da      	str	r2, [r3, #12]
 8016756:	4b77      	ldr	r3, [pc, #476]	; (8016934 <tcp_process+0x7c8>)
 8016758:	2201      	movs	r2, #1
 801675a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	220a      	movs	r2, #10
 8016760:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016762:	4b75      	ldr	r3, [pc, #468]	; (8016938 <tcp_process+0x7cc>)
 8016764:	681a      	ldr	r2, [r3, #0]
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	60da      	str	r2, [r3, #12]
 801676a:	4a73      	ldr	r2, [pc, #460]	; (8016938 <tcp_process+0x7cc>)
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	6013      	str	r3, [r2, #0]
 8016770:	f002 fcf8 	bl	8019164 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016774:	e0d2      	b.n	801691c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	8b5b      	ldrh	r3, [r3, #26]
 801677a:	f043 0302 	orr.w	r3, r3, #2
 801677e:	b29a      	uxth	r2, r3
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	2208      	movs	r2, #8
 8016788:	751a      	strb	r2, [r3, #20]
      break;
 801678a:	e0c7      	b.n	801691c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801678c:	4b6b      	ldr	r3, [pc, #428]	; (801693c <tcp_process+0x7d0>)
 801678e:	781b      	ldrb	r3, [r3, #0]
 8016790:	f003 0310 	and.w	r3, r3, #16
 8016794:	2b00      	cmp	r3, #0
 8016796:	f000 80c1 	beq.w	801691c <tcp_process+0x7b0>
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801679e:	4b68      	ldr	r3, [pc, #416]	; (8016940 <tcp_process+0x7d4>)
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	429a      	cmp	r2, r3
 80167a4:	f040 80ba 	bne.w	801691c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	f040 80b5 	bne.w	801691c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	2206      	movs	r2, #6
 80167b6:	751a      	strb	r2, [r3, #20]
      break;
 80167b8:	e0b0      	b.n	801691c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80167ba:	6878      	ldr	r0, [r7, #4]
 80167bc:	f000 f9ca 	bl	8016b54 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80167c0:	4b60      	ldr	r3, [pc, #384]	; (8016944 <tcp_process+0x7d8>)
 80167c2:	781b      	ldrb	r3, [r3, #0]
 80167c4:	f003 0320 	and.w	r3, r3, #32
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	f000 80a9 	beq.w	8016920 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	8b5b      	ldrh	r3, [r3, #26]
 80167d2:	f043 0302 	orr.w	r3, r3, #2
 80167d6:	b29a      	uxth	r2, r3
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80167dc:	6878      	ldr	r0, [r7, #4]
 80167de:	f7fe fd3b 	bl	8015258 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80167e2:	4b59      	ldr	r3, [pc, #356]	; (8016948 <tcp_process+0x7dc>)
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	687a      	ldr	r2, [r7, #4]
 80167e8:	429a      	cmp	r2, r3
 80167ea:	d105      	bne.n	80167f8 <tcp_process+0x68c>
 80167ec:	4b56      	ldr	r3, [pc, #344]	; (8016948 <tcp_process+0x7dc>)
 80167ee:	681b      	ldr	r3, [r3, #0]
 80167f0:	68db      	ldr	r3, [r3, #12]
 80167f2:	4a55      	ldr	r2, [pc, #340]	; (8016948 <tcp_process+0x7dc>)
 80167f4:	6013      	str	r3, [r2, #0]
 80167f6:	e013      	b.n	8016820 <tcp_process+0x6b4>
 80167f8:	4b53      	ldr	r3, [pc, #332]	; (8016948 <tcp_process+0x7dc>)
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	613b      	str	r3, [r7, #16]
 80167fe:	e00c      	b.n	801681a <tcp_process+0x6ae>
 8016800:	693b      	ldr	r3, [r7, #16]
 8016802:	68db      	ldr	r3, [r3, #12]
 8016804:	687a      	ldr	r2, [r7, #4]
 8016806:	429a      	cmp	r2, r3
 8016808:	d104      	bne.n	8016814 <tcp_process+0x6a8>
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	68da      	ldr	r2, [r3, #12]
 801680e:	693b      	ldr	r3, [r7, #16]
 8016810:	60da      	str	r2, [r3, #12]
 8016812:	e005      	b.n	8016820 <tcp_process+0x6b4>
 8016814:	693b      	ldr	r3, [r7, #16]
 8016816:	68db      	ldr	r3, [r3, #12]
 8016818:	613b      	str	r3, [r7, #16]
 801681a:	693b      	ldr	r3, [r7, #16]
 801681c:	2b00      	cmp	r3, #0
 801681e:	d1ef      	bne.n	8016800 <tcp_process+0x694>
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	2200      	movs	r2, #0
 8016824:	60da      	str	r2, [r3, #12]
 8016826:	4b43      	ldr	r3, [pc, #268]	; (8016934 <tcp_process+0x7c8>)
 8016828:	2201      	movs	r2, #1
 801682a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	220a      	movs	r2, #10
 8016830:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016832:	4b41      	ldr	r3, [pc, #260]	; (8016938 <tcp_process+0x7cc>)
 8016834:	681a      	ldr	r2, [r3, #0]
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	60da      	str	r2, [r3, #12]
 801683a:	4a3f      	ldr	r2, [pc, #252]	; (8016938 <tcp_process+0x7cc>)
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	6013      	str	r3, [r2, #0]
 8016840:	f002 fc90 	bl	8019164 <tcp_timer_needed>
      }
      break;
 8016844:	e06c      	b.n	8016920 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016846:	6878      	ldr	r0, [r7, #4]
 8016848:	f000 f984 	bl	8016b54 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801684c:	4b3b      	ldr	r3, [pc, #236]	; (801693c <tcp_process+0x7d0>)
 801684e:	781b      	ldrb	r3, [r3, #0]
 8016850:	f003 0310 	and.w	r3, r3, #16
 8016854:	2b00      	cmp	r3, #0
 8016856:	d065      	beq.n	8016924 <tcp_process+0x7b8>
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801685c:	4b38      	ldr	r3, [pc, #224]	; (8016940 <tcp_process+0x7d4>)
 801685e:	681b      	ldr	r3, [r3, #0]
 8016860:	429a      	cmp	r2, r3
 8016862:	d15f      	bne.n	8016924 <tcp_process+0x7b8>
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016868:	2b00      	cmp	r3, #0
 801686a:	d15b      	bne.n	8016924 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801686c:	6878      	ldr	r0, [r7, #4]
 801686e:	f7fe fcf3 	bl	8015258 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016872:	4b35      	ldr	r3, [pc, #212]	; (8016948 <tcp_process+0x7dc>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	687a      	ldr	r2, [r7, #4]
 8016878:	429a      	cmp	r2, r3
 801687a:	d105      	bne.n	8016888 <tcp_process+0x71c>
 801687c:	4b32      	ldr	r3, [pc, #200]	; (8016948 <tcp_process+0x7dc>)
 801687e:	681b      	ldr	r3, [r3, #0]
 8016880:	68db      	ldr	r3, [r3, #12]
 8016882:	4a31      	ldr	r2, [pc, #196]	; (8016948 <tcp_process+0x7dc>)
 8016884:	6013      	str	r3, [r2, #0]
 8016886:	e013      	b.n	80168b0 <tcp_process+0x744>
 8016888:	4b2f      	ldr	r3, [pc, #188]	; (8016948 <tcp_process+0x7dc>)
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	60fb      	str	r3, [r7, #12]
 801688e:	e00c      	b.n	80168aa <tcp_process+0x73e>
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	68db      	ldr	r3, [r3, #12]
 8016894:	687a      	ldr	r2, [r7, #4]
 8016896:	429a      	cmp	r2, r3
 8016898:	d104      	bne.n	80168a4 <tcp_process+0x738>
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	68da      	ldr	r2, [r3, #12]
 801689e:	68fb      	ldr	r3, [r7, #12]
 80168a0:	60da      	str	r2, [r3, #12]
 80168a2:	e005      	b.n	80168b0 <tcp_process+0x744>
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	68db      	ldr	r3, [r3, #12]
 80168a8:	60fb      	str	r3, [r7, #12]
 80168aa:	68fb      	ldr	r3, [r7, #12]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d1ef      	bne.n	8016890 <tcp_process+0x724>
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	2200      	movs	r2, #0
 80168b4:	60da      	str	r2, [r3, #12]
 80168b6:	4b1f      	ldr	r3, [pc, #124]	; (8016934 <tcp_process+0x7c8>)
 80168b8:	2201      	movs	r2, #1
 80168ba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	220a      	movs	r2, #10
 80168c0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80168c2:	4b1d      	ldr	r3, [pc, #116]	; (8016938 <tcp_process+0x7cc>)
 80168c4:	681a      	ldr	r2, [r3, #0]
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	60da      	str	r2, [r3, #12]
 80168ca:	4a1b      	ldr	r2, [pc, #108]	; (8016938 <tcp_process+0x7cc>)
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	6013      	str	r3, [r2, #0]
 80168d0:	f002 fc48 	bl	8019164 <tcp_timer_needed>
      }
      break;
 80168d4:	e026      	b.n	8016924 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	f000 f93c 	bl	8016b54 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80168dc:	4b17      	ldr	r3, [pc, #92]	; (801693c <tcp_process+0x7d0>)
 80168de:	781b      	ldrb	r3, [r3, #0]
 80168e0:	f003 0310 	and.w	r3, r3, #16
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d01f      	beq.n	8016928 <tcp_process+0x7bc>
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80168ec:	4b14      	ldr	r3, [pc, #80]	; (8016940 <tcp_process+0x7d4>)
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	429a      	cmp	r2, r3
 80168f2:	d119      	bne.n	8016928 <tcp_process+0x7bc>
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d115      	bne.n	8016928 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80168fc:	4b11      	ldr	r3, [pc, #68]	; (8016944 <tcp_process+0x7d8>)
 80168fe:	781b      	ldrb	r3, [r3, #0]
 8016900:	f043 0310 	orr.w	r3, r3, #16
 8016904:	b2da      	uxtb	r2, r3
 8016906:	4b0f      	ldr	r3, [pc, #60]	; (8016944 <tcp_process+0x7d8>)
 8016908:	701a      	strb	r2, [r3, #0]
      }
      break;
 801690a:	e00d      	b.n	8016928 <tcp_process+0x7bc>
    default:
      break;
 801690c:	bf00      	nop
 801690e:	e00c      	b.n	801692a <tcp_process+0x7be>
      break;
 8016910:	bf00      	nop
 8016912:	e00a      	b.n	801692a <tcp_process+0x7be>
      break;
 8016914:	bf00      	nop
 8016916:	e008      	b.n	801692a <tcp_process+0x7be>
      break;
 8016918:	bf00      	nop
 801691a:	e006      	b.n	801692a <tcp_process+0x7be>
      break;
 801691c:	bf00      	nop
 801691e:	e004      	b.n	801692a <tcp_process+0x7be>
      break;
 8016920:	bf00      	nop
 8016922:	e002      	b.n	801692a <tcp_process+0x7be>
      break;
 8016924:	bf00      	nop
 8016926:	e000      	b.n	801692a <tcp_process+0x7be>
      break;
 8016928:	bf00      	nop
  }
  return ERR_OK;
 801692a:	2300      	movs	r3, #0
}
 801692c:	4618      	mov	r0, r3
 801692e:	3724      	adds	r7, #36	; 0x24
 8016930:	46bd      	mov	sp, r7
 8016932:	bd90      	pop	{r4, r7, pc}
 8016934:	240071f8 	.word	0x240071f8
 8016938:	2400720c 	.word	0x2400720c
 801693c:	24003ba0 	.word	0x24003ba0
 8016940:	24003b98 	.word	0x24003b98
 8016944:	24003ba1 	.word	0x24003ba1
 8016948:	240071fc 	.word	0x240071fc

0801694c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801694c:	b590      	push	{r4, r7, lr}
 801694e:	b085      	sub	sp, #20
 8016950:	af00      	add	r7, sp, #0
 8016952:	6078      	str	r0, [r7, #4]
 8016954:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d106      	bne.n	801696a <tcp_oos_insert_segment+0x1e>
 801695c:	4b3b      	ldr	r3, [pc, #236]	; (8016a4c <tcp_oos_insert_segment+0x100>)
 801695e:	f240 421f 	movw	r2, #1055	; 0x41f
 8016962:	493b      	ldr	r1, [pc, #236]	; (8016a50 <tcp_oos_insert_segment+0x104>)
 8016964:	483b      	ldr	r0, [pc, #236]	; (8016a54 <tcp_oos_insert_segment+0x108>)
 8016966:	f006 fd61 	bl	801d42c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	68db      	ldr	r3, [r3, #12]
 801696e:	899b      	ldrh	r3, [r3, #12]
 8016970:	b29b      	uxth	r3, r3
 8016972:	4618      	mov	r0, r3
 8016974:	f7f9 f97a 	bl	800fc6c <lwip_htons>
 8016978:	4603      	mov	r3, r0
 801697a:	b2db      	uxtb	r3, r3
 801697c:	f003 0301 	and.w	r3, r3, #1
 8016980:	2b00      	cmp	r3, #0
 8016982:	d028      	beq.n	80169d6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016984:	6838      	ldr	r0, [r7, #0]
 8016986:	f7fe fa65 	bl	8014e54 <tcp_segs_free>
    next = NULL;
 801698a:	2300      	movs	r3, #0
 801698c:	603b      	str	r3, [r7, #0]
 801698e:	e056      	b.n	8016a3e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016990:	683b      	ldr	r3, [r7, #0]
 8016992:	68db      	ldr	r3, [r3, #12]
 8016994:	899b      	ldrh	r3, [r3, #12]
 8016996:	b29b      	uxth	r3, r3
 8016998:	4618      	mov	r0, r3
 801699a:	f7f9 f967 	bl	800fc6c <lwip_htons>
 801699e:	4603      	mov	r3, r0
 80169a0:	b2db      	uxtb	r3, r3
 80169a2:	f003 0301 	and.w	r3, r3, #1
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d00d      	beq.n	80169c6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	68db      	ldr	r3, [r3, #12]
 80169ae:	899b      	ldrh	r3, [r3, #12]
 80169b0:	b29c      	uxth	r4, r3
 80169b2:	2001      	movs	r0, #1
 80169b4:	f7f9 f95a 	bl	800fc6c <lwip_htons>
 80169b8:	4603      	mov	r3, r0
 80169ba:	461a      	mov	r2, r3
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	68db      	ldr	r3, [r3, #12]
 80169c0:	4322      	orrs	r2, r4
 80169c2:	b292      	uxth	r2, r2
 80169c4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80169c6:	683b      	ldr	r3, [r7, #0]
 80169c8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80169ca:	683b      	ldr	r3, [r7, #0]
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80169d0:	68f8      	ldr	r0, [r7, #12]
 80169d2:	f7fe fa54 	bl	8014e7e <tcp_seg_free>
    while (next &&
 80169d6:	683b      	ldr	r3, [r7, #0]
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d00e      	beq.n	80169fa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	891b      	ldrh	r3, [r3, #8]
 80169e0:	461a      	mov	r2, r3
 80169e2:	4b1d      	ldr	r3, [pc, #116]	; (8016a58 <tcp_oos_insert_segment+0x10c>)
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	441a      	add	r2, r3
 80169e8:	683b      	ldr	r3, [r7, #0]
 80169ea:	68db      	ldr	r3, [r3, #12]
 80169ec:	685b      	ldr	r3, [r3, #4]
 80169ee:	6839      	ldr	r1, [r7, #0]
 80169f0:	8909      	ldrh	r1, [r1, #8]
 80169f2:	440b      	add	r3, r1
 80169f4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	daca      	bge.n	8016990 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80169fa:	683b      	ldr	r3, [r7, #0]
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d01e      	beq.n	8016a3e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	891b      	ldrh	r3, [r3, #8]
 8016a04:	461a      	mov	r2, r3
 8016a06:	4b14      	ldr	r3, [pc, #80]	; (8016a58 <tcp_oos_insert_segment+0x10c>)
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	441a      	add	r2, r3
 8016a0c:	683b      	ldr	r3, [r7, #0]
 8016a0e:	68db      	ldr	r3, [r3, #12]
 8016a10:	685b      	ldr	r3, [r3, #4]
 8016a12:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016a14:	2b00      	cmp	r3, #0
 8016a16:	dd12      	ble.n	8016a3e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016a18:	683b      	ldr	r3, [r7, #0]
 8016a1a:	68db      	ldr	r3, [r3, #12]
 8016a1c:	685b      	ldr	r3, [r3, #4]
 8016a1e:	b29a      	uxth	r2, r3
 8016a20:	4b0d      	ldr	r3, [pc, #52]	; (8016a58 <tcp_oos_insert_segment+0x10c>)
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	b29b      	uxth	r3, r3
 8016a26:	1ad3      	subs	r3, r2, r3
 8016a28:	b29a      	uxth	r2, r3
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	685a      	ldr	r2, [r3, #4]
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	891b      	ldrh	r3, [r3, #8]
 8016a36:	4619      	mov	r1, r3
 8016a38:	4610      	mov	r0, r2
 8016a3a:	f7fc fe27 	bl	801368c <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016a3e:	687b      	ldr	r3, [r7, #4]
 8016a40:	683a      	ldr	r2, [r7, #0]
 8016a42:	601a      	str	r2, [r3, #0]
}
 8016a44:	bf00      	nop
 8016a46:	3714      	adds	r7, #20
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	bd90      	pop	{r4, r7, pc}
 8016a4c:	08022bf4 	.word	0x08022bf4
 8016a50:	08022ee0 	.word	0x08022ee0
 8016a54:	08022c6c 	.word	0x08022c6c
 8016a58:	24003b94 	.word	0x24003b94

08016a5c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016a5c:	b5b0      	push	{r4, r5, r7, lr}
 8016a5e:	b086      	sub	sp, #24
 8016a60:	af00      	add	r7, sp, #0
 8016a62:	60f8      	str	r0, [r7, #12]
 8016a64:	60b9      	str	r1, [r7, #8]
 8016a66:	607a      	str	r2, [r7, #4]
 8016a68:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016a6a:	e03e      	b.n	8016aea <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016a70:	68bb      	ldr	r3, [r7, #8]
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016a76:	697b      	ldr	r3, [r7, #20]
 8016a78:	685b      	ldr	r3, [r3, #4]
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	f7fd f814 	bl	8013aa8 <pbuf_clen>
 8016a80:	4603      	mov	r3, r0
 8016a82:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016a8a:	8a7a      	ldrh	r2, [r7, #18]
 8016a8c:	429a      	cmp	r2, r3
 8016a8e:	d906      	bls.n	8016a9e <tcp_free_acked_segments+0x42>
 8016a90:	4b2a      	ldr	r3, [pc, #168]	; (8016b3c <tcp_free_acked_segments+0xe0>)
 8016a92:	f240 4257 	movw	r2, #1111	; 0x457
 8016a96:	492a      	ldr	r1, [pc, #168]	; (8016b40 <tcp_free_acked_segments+0xe4>)
 8016a98:	482a      	ldr	r0, [pc, #168]	; (8016b44 <tcp_free_acked_segments+0xe8>)
 8016a9a:	f006 fcc7 	bl	801d42c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8016aa4:	8a7b      	ldrh	r3, [r7, #18]
 8016aa6:	1ad3      	subs	r3, r2, r3
 8016aa8:	b29a      	uxth	r2, r3
 8016aaa:	68fb      	ldr	r3, [r7, #12]
 8016aac:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8016ab0:	697b      	ldr	r3, [r7, #20]
 8016ab2:	891a      	ldrh	r2, [r3, #8]
 8016ab4:	4b24      	ldr	r3, [pc, #144]	; (8016b48 <tcp_free_acked_segments+0xec>)
 8016ab6:	881b      	ldrh	r3, [r3, #0]
 8016ab8:	4413      	add	r3, r2
 8016aba:	b29a      	uxth	r2, r3
 8016abc:	4b22      	ldr	r3, [pc, #136]	; (8016b48 <tcp_free_acked_segments+0xec>)
 8016abe:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8016ac0:	6978      	ldr	r0, [r7, #20]
 8016ac2:	f7fe f9dc 	bl	8014e7e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d00c      	beq.n	8016aea <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8016ad0:	68bb      	ldr	r3, [r7, #8]
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d109      	bne.n	8016aea <tcp_free_acked_segments+0x8e>
 8016ad6:	683b      	ldr	r3, [r7, #0]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d106      	bne.n	8016aea <tcp_free_acked_segments+0x8e>
 8016adc:	4b17      	ldr	r3, [pc, #92]	; (8016b3c <tcp_free_acked_segments+0xe0>)
 8016ade:	f240 4261 	movw	r2, #1121	; 0x461
 8016ae2:	491a      	ldr	r1, [pc, #104]	; (8016b4c <tcp_free_acked_segments+0xf0>)
 8016ae4:	4817      	ldr	r0, [pc, #92]	; (8016b44 <tcp_free_acked_segments+0xe8>)
 8016ae6:	f006 fca1 	bl	801d42c <iprintf>
  while (seg_list != NULL &&
 8016aea:	68bb      	ldr	r3, [r7, #8]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d020      	beq.n	8016b32 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8016af0:	68bb      	ldr	r3, [r7, #8]
 8016af2:	68db      	ldr	r3, [r3, #12]
 8016af4:	685b      	ldr	r3, [r3, #4]
 8016af6:	4618      	mov	r0, r3
 8016af8:	f7f9 f8cd 	bl	800fc96 <lwip_htonl>
 8016afc:	4604      	mov	r4, r0
 8016afe:	68bb      	ldr	r3, [r7, #8]
 8016b00:	891b      	ldrh	r3, [r3, #8]
 8016b02:	461d      	mov	r5, r3
 8016b04:	68bb      	ldr	r3, [r7, #8]
 8016b06:	68db      	ldr	r3, [r3, #12]
 8016b08:	899b      	ldrh	r3, [r3, #12]
 8016b0a:	b29b      	uxth	r3, r3
 8016b0c:	4618      	mov	r0, r3
 8016b0e:	f7f9 f8ad 	bl	800fc6c <lwip_htons>
 8016b12:	4603      	mov	r3, r0
 8016b14:	b2db      	uxtb	r3, r3
 8016b16:	f003 0303 	and.w	r3, r3, #3
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d001      	beq.n	8016b22 <tcp_free_acked_segments+0xc6>
 8016b1e:	2301      	movs	r3, #1
 8016b20:	e000      	b.n	8016b24 <tcp_free_acked_segments+0xc8>
 8016b22:	2300      	movs	r3, #0
 8016b24:	442b      	add	r3, r5
 8016b26:	18e2      	adds	r2, r4, r3
 8016b28:	4b09      	ldr	r3, [pc, #36]	; (8016b50 <tcp_free_acked_segments+0xf4>)
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	dd9c      	ble.n	8016a6c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016b32:	68bb      	ldr	r3, [r7, #8]
}
 8016b34:	4618      	mov	r0, r3
 8016b36:	3718      	adds	r7, #24
 8016b38:	46bd      	mov	sp, r7
 8016b3a:	bdb0      	pop	{r4, r5, r7, pc}
 8016b3c:	08022bf4 	.word	0x08022bf4
 8016b40:	08022f08 	.word	0x08022f08
 8016b44:	08022c6c 	.word	0x08022c6c
 8016b48:	24003b9c 	.word	0x24003b9c
 8016b4c:	08022f30 	.word	0x08022f30
 8016b50:	24003b98 	.word	0x24003b98

08016b54 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016b54:	b5b0      	push	{r4, r5, r7, lr}
 8016b56:	b094      	sub	sp, #80	; 0x50
 8016b58:	af00      	add	r7, sp, #0
 8016b5a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016b5c:	2300      	movs	r3, #0
 8016b5e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d106      	bne.n	8016b74 <tcp_receive+0x20>
 8016b66:	4ba6      	ldr	r3, [pc, #664]	; (8016e00 <tcp_receive+0x2ac>)
 8016b68:	f240 427b 	movw	r2, #1147	; 0x47b
 8016b6c:	49a5      	ldr	r1, [pc, #660]	; (8016e04 <tcp_receive+0x2b0>)
 8016b6e:	48a6      	ldr	r0, [pc, #664]	; (8016e08 <tcp_receive+0x2b4>)
 8016b70:	f006 fc5c 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	7d1b      	ldrb	r3, [r3, #20]
 8016b78:	2b03      	cmp	r3, #3
 8016b7a:	d806      	bhi.n	8016b8a <tcp_receive+0x36>
 8016b7c:	4ba0      	ldr	r3, [pc, #640]	; (8016e00 <tcp_receive+0x2ac>)
 8016b7e:	f240 427c 	movw	r2, #1148	; 0x47c
 8016b82:	49a2      	ldr	r1, [pc, #648]	; (8016e0c <tcp_receive+0x2b8>)
 8016b84:	48a0      	ldr	r0, [pc, #640]	; (8016e08 <tcp_receive+0x2b4>)
 8016b86:	f006 fc51 	bl	801d42c <iprintf>

  if (flags & TCP_ACK) {
 8016b8a:	4ba1      	ldr	r3, [pc, #644]	; (8016e10 <tcp_receive+0x2bc>)
 8016b8c:	781b      	ldrb	r3, [r3, #0]
 8016b8e:	f003 0310 	and.w	r3, r3, #16
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	f000 8263 	beq.w	801705e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016b9e:	461a      	mov	r2, r3
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016ba4:	4413      	add	r3, r2
 8016ba6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016bac:	4b99      	ldr	r3, [pc, #612]	; (8016e14 <tcp_receive+0x2c0>)
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	1ad3      	subs	r3, r2, r3
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	db1b      	blt.n	8016bee <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8016bba:	4b96      	ldr	r3, [pc, #600]	; (8016e14 <tcp_receive+0x2c0>)
 8016bbc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016bbe:	429a      	cmp	r2, r3
 8016bc0:	d106      	bne.n	8016bd0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016bc6:	4b94      	ldr	r3, [pc, #592]	; (8016e18 <tcp_receive+0x2c4>)
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	1ad3      	subs	r3, r2, r3
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	db0e      	blt.n	8016bee <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016bd4:	4b90      	ldr	r3, [pc, #576]	; (8016e18 <tcp_receive+0x2c4>)
 8016bd6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016bd8:	429a      	cmp	r2, r3
 8016bda:	d125      	bne.n	8016c28 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016bdc:	4b8f      	ldr	r3, [pc, #572]	; (8016e1c <tcp_receive+0x2c8>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	89db      	ldrh	r3, [r3, #14]
 8016be2:	b29a      	uxth	r2, r3
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016bea:	429a      	cmp	r2, r3
 8016bec:	d91c      	bls.n	8016c28 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8016bee:	4b8b      	ldr	r3, [pc, #556]	; (8016e1c <tcp_receive+0x2c8>)
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	89db      	ldrh	r3, [r3, #14]
 8016bf4:	b29a      	uxth	r2, r3
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016c08:	429a      	cmp	r2, r3
 8016c0a:	d205      	bcs.n	8016c18 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8016c18:	4b7e      	ldr	r3, [pc, #504]	; (8016e14 <tcp_receive+0x2c0>)
 8016c1a:	681a      	ldr	r2, [r3, #0]
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8016c20:	4b7d      	ldr	r3, [pc, #500]	; (8016e18 <tcp_receive+0x2c4>)
 8016c22:	681a      	ldr	r2, [r3, #0]
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016c28:	4b7b      	ldr	r3, [pc, #492]	; (8016e18 <tcp_receive+0x2c4>)
 8016c2a:	681a      	ldr	r2, [r3, #0]
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c30:	1ad3      	subs	r3, r2, r3
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	dc58      	bgt.n	8016ce8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016c36:	4b7a      	ldr	r3, [pc, #488]	; (8016e20 <tcp_receive+0x2cc>)
 8016c38:	881b      	ldrh	r3, [r3, #0]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d14b      	bne.n	8016cd6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016c42:	687a      	ldr	r2, [r7, #4]
 8016c44:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8016c48:	4413      	add	r3, r2
 8016c4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016c4c:	429a      	cmp	r2, r3
 8016c4e:	d142      	bne.n	8016cd6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	db3d      	blt.n	8016cd6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016c5e:	4b6e      	ldr	r3, [pc, #440]	; (8016e18 <tcp_receive+0x2c4>)
 8016c60:	681b      	ldr	r3, [r3, #0]
 8016c62:	429a      	cmp	r2, r3
 8016c64:	d137      	bne.n	8016cd6 <tcp_receive+0x182>
              found_dupack = 1;
 8016c66:	2301      	movs	r3, #1
 8016c68:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016c70:	2bff      	cmp	r3, #255	; 0xff
 8016c72:	d007      	beq.n	8016c84 <tcp_receive+0x130>
                ++pcb->dupacks;
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016c7a:	3301      	adds	r3, #1
 8016c7c:	b2da      	uxtb	r2, r3
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016c8a:	2b03      	cmp	r3, #3
 8016c8c:	d91b      	bls.n	8016cc6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016c98:	4413      	add	r3, r2
 8016c9a:	b29a      	uxth	r2, r3
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016ca2:	429a      	cmp	r2, r3
 8016ca4:	d30a      	bcc.n	8016cbc <tcp_receive+0x168>
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016cb0:	4413      	add	r3, r2
 8016cb2:	b29a      	uxth	r2, r3
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016cba:	e004      	b.n	8016cc6 <tcp_receive+0x172>
 8016cbc:	687b      	ldr	r3, [r7, #4]
 8016cbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016cc2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016ccc:	2b02      	cmp	r3, #2
 8016cce:	d902      	bls.n	8016cd6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8016cd0:	6878      	ldr	r0, [r7, #4]
 8016cd2:	f001 fee9 	bl	8018aa8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	f040 8160 	bne.w	8016f9e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016ce6:	e15a      	b.n	8016f9e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016ce8:	4b4b      	ldr	r3, [pc, #300]	; (8016e18 <tcp_receive+0x2c4>)
 8016cea:	681a      	ldr	r2, [r3, #0]
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016cf0:	1ad3      	subs	r3, r2, r3
 8016cf2:	3b01      	subs	r3, #1
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	f2c0 814d 	blt.w	8016f94 <tcp_receive+0x440>
 8016cfa:	4b47      	ldr	r3, [pc, #284]	; (8016e18 <tcp_receive+0x2c4>)
 8016cfc:	681a      	ldr	r2, [r3, #0]
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016d02:	1ad3      	subs	r3, r2, r3
 8016d04:	2b00      	cmp	r3, #0
 8016d06:	f300 8145 	bgt.w	8016f94 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	8b5b      	ldrh	r3, [r3, #26]
 8016d0e:	f003 0304 	and.w	r3, r3, #4
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d010      	beq.n	8016d38 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	8b5b      	ldrh	r3, [r3, #26]
 8016d1a:	f023 0304 	bic.w	r3, r3, #4
 8016d1e:	b29a      	uxth	r2, r3
 8016d20:	687b      	ldr	r3, [r7, #4]
 8016d22:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	2200      	movs	r2, #0
 8016d34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	2200      	movs	r2, #0
 8016d3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016d46:	10db      	asrs	r3, r3, #3
 8016d48:	b21b      	sxth	r3, r3
 8016d4a:	b29a      	uxth	r2, r3
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016d52:	b29b      	uxth	r3, r3
 8016d54:	4413      	add	r3, r2
 8016d56:	b29b      	uxth	r3, r3
 8016d58:	b21a      	sxth	r2, r3
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8016d60:	4b2d      	ldr	r3, [pc, #180]	; (8016e18 <tcp_receive+0x2c4>)
 8016d62:	681b      	ldr	r3, [r3, #0]
 8016d64:	b29a      	uxth	r2, r3
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016d6a:	b29b      	uxth	r3, r3
 8016d6c:	1ad3      	subs	r3, r2, r3
 8016d6e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	2200      	movs	r2, #0
 8016d74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8016d78:	4b27      	ldr	r3, [pc, #156]	; (8016e18 <tcp_receive+0x2c4>)
 8016d7a:	681a      	ldr	r2, [r3, #0]
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	7d1b      	ldrb	r3, [r3, #20]
 8016d84:	2b03      	cmp	r3, #3
 8016d86:	f240 8096 	bls.w	8016eb6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016d96:	429a      	cmp	r2, r3
 8016d98:	d244      	bcs.n	8016e24 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8016d9a:	687b      	ldr	r3, [r7, #4]
 8016d9c:	8b5b      	ldrh	r3, [r3, #26]
 8016d9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d001      	beq.n	8016daa <tcp_receive+0x256>
 8016da6:	2301      	movs	r3, #1
 8016da8:	e000      	b.n	8016dac <tcp_receive+0x258>
 8016daa:	2302      	movs	r3, #2
 8016dac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8016db0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8016db4:	b29a      	uxth	r2, r3
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016dba:	fb12 f303 	smulbb	r3, r2, r3
 8016dbe:	b29b      	uxth	r3, r3
 8016dc0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016dc2:	4293      	cmp	r3, r2
 8016dc4:	bf28      	it	cs
 8016dc6:	4613      	movcs	r3, r2
 8016dc8:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016dd0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016dd2:	4413      	add	r3, r2
 8016dd4:	b29a      	uxth	r2, r3
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016ddc:	429a      	cmp	r2, r3
 8016dde:	d309      	bcc.n	8016df4 <tcp_receive+0x2a0>
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016de6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016de8:	4413      	add	r3, r2
 8016dea:	b29a      	uxth	r2, r3
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016df2:	e060      	b.n	8016eb6 <tcp_receive+0x362>
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016dfa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016dfe:	e05a      	b.n	8016eb6 <tcp_receive+0x362>
 8016e00:	08022bf4 	.word	0x08022bf4
 8016e04:	08022f50 	.word	0x08022f50
 8016e08:	08022c6c 	.word	0x08022c6c
 8016e0c:	08022f6c 	.word	0x08022f6c
 8016e10:	24003ba0 	.word	0x24003ba0
 8016e14:	24003b94 	.word	0x24003b94
 8016e18:	24003b98 	.word	0x24003b98
 8016e1c:	24003b84 	.word	0x24003b84
 8016e20:	24003b9e 	.word	0x24003b9e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016e2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016e2c:	4413      	add	r3, r2
 8016e2e:	b29a      	uxth	r2, r3
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016e36:	429a      	cmp	r2, r3
 8016e38:	d309      	bcc.n	8016e4e <tcp_receive+0x2fa>
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016e40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016e42:	4413      	add	r3, r2
 8016e44:	b29a      	uxth	r2, r3
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8016e4c:	e004      	b.n	8016e58 <tcp_receive+0x304>
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016e54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016e64:	429a      	cmp	r2, r3
 8016e66:	d326      	bcc.n	8016eb6 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016e74:	1ad3      	subs	r3, r2, r3
 8016e76:	b29a      	uxth	r2, r3
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016e88:	4413      	add	r3, r2
 8016e8a:	b29a      	uxth	r2, r3
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016e92:	429a      	cmp	r2, r3
 8016e94:	d30a      	bcc.n	8016eac <tcp_receive+0x358>
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ea0:	4413      	add	r3, r2
 8016ea2:	b29a      	uxth	r2, r3
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8016eaa:	e004      	b.n	8016eb6 <tcp_receive+0x362>
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016eb2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ebe:	4a98      	ldr	r2, [pc, #608]	; (8017120 <tcp_receive+0x5cc>)
 8016ec0:	6878      	ldr	r0, [r7, #4]
 8016ec2:	f7ff fdcb 	bl	8016a5c <tcp_free_acked_segments>
 8016ec6:	4602      	mov	r2, r0
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016ed4:	4a93      	ldr	r2, [pc, #588]	; (8017124 <tcp_receive+0x5d0>)
 8016ed6:	6878      	ldr	r0, [r7, #4]
 8016ed8:	f7ff fdc0 	bl	8016a5c <tcp_free_acked_segments>
 8016edc:	4602      	mov	r2, r0
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d104      	bne.n	8016ef4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016ef0:	861a      	strh	r2, [r3, #48]	; 0x30
 8016ef2:	e002      	b.n	8016efa <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	2200      	movs	r2, #0
 8016ef8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	2200      	movs	r2, #0
 8016efe:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d103      	bne.n	8016f10 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	2200      	movs	r2, #0
 8016f0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016f16:	4b84      	ldr	r3, [pc, #528]	; (8017128 <tcp_receive+0x5d4>)
 8016f18:	881b      	ldrh	r3, [r3, #0]
 8016f1a:	4413      	add	r3, r2
 8016f1c:	b29a      	uxth	r2, r3
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	8b5b      	ldrh	r3, [r3, #26]
 8016f28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d035      	beq.n	8016f9c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d118      	bne.n	8016f6a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d00c      	beq.n	8016f5a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f48:	68db      	ldr	r3, [r3, #12]
 8016f4a:	685b      	ldr	r3, [r3, #4]
 8016f4c:	4618      	mov	r0, r3
 8016f4e:	f7f8 fea2 	bl	800fc96 <lwip_htonl>
 8016f52:	4603      	mov	r3, r0
 8016f54:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	dc20      	bgt.n	8016f9c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	8b5b      	ldrh	r3, [r3, #26]
 8016f5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016f62:	b29a      	uxth	r2, r3
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016f68:	e018      	b.n	8016f9c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016f72:	68db      	ldr	r3, [r3, #12]
 8016f74:	685b      	ldr	r3, [r3, #4]
 8016f76:	4618      	mov	r0, r3
 8016f78:	f7f8 fe8d 	bl	800fc96 <lwip_htonl>
 8016f7c:	4603      	mov	r3, r0
 8016f7e:	1ae3      	subs	r3, r4, r3
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	dc0b      	bgt.n	8016f9c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	8b5b      	ldrh	r3, [r3, #26]
 8016f88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8016f8c:	b29a      	uxth	r2, r3
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016f92:	e003      	b.n	8016f9c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8016f94:	6878      	ldr	r0, [r7, #4]
 8016f96:	f001 ff75 	bl	8018e84 <tcp_send_empty_ack>
 8016f9a:	e000      	b.n	8016f9e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016f9c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d05b      	beq.n	801705e <tcp_receive+0x50a>
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016faa:	4b60      	ldr	r3, [pc, #384]	; (801712c <tcp_receive+0x5d8>)
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	1ad3      	subs	r3, r2, r3
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	da54      	bge.n	801705e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8016fb4:	4b5e      	ldr	r3, [pc, #376]	; (8017130 <tcp_receive+0x5dc>)
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	b29a      	uxth	r2, r3
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016fbe:	b29b      	uxth	r3, r3
 8016fc0:	1ad3      	subs	r3, r2, r3
 8016fc2:	b29b      	uxth	r3, r3
 8016fc4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016fc8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016fd2:	10db      	asrs	r3, r3, #3
 8016fd4:	b21b      	sxth	r3, r3
 8016fd6:	b29b      	uxth	r3, r3
 8016fd8:	1ad3      	subs	r3, r2, r3
 8016fda:	b29b      	uxth	r3, r3
 8016fdc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016fe6:	b29a      	uxth	r2, r3
 8016fe8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8016fec:	4413      	add	r3, r2
 8016fee:	b29b      	uxth	r3, r3
 8016ff0:	b21a      	sxth	r2, r3
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8016ff6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	da05      	bge.n	801700a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8016ffe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017002:	425b      	negs	r3, r3
 8017004:	b29b      	uxth	r3, r3
 8017006:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801700a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017014:	109b      	asrs	r3, r3, #2
 8017016:	b21b      	sxth	r3, r3
 8017018:	b29b      	uxth	r3, r3
 801701a:	1ad3      	subs	r3, r2, r3
 801701c:	b29b      	uxth	r3, r3
 801701e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017028:	b29a      	uxth	r2, r3
 801702a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801702e:	4413      	add	r3, r2
 8017030:	b29b      	uxth	r3, r3
 8017032:	b21a      	sxth	r2, r3
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017038:	687b      	ldr	r3, [r7, #4]
 801703a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801703e:	10db      	asrs	r3, r3, #3
 8017040:	b21b      	sxth	r3, r3
 8017042:	b29a      	uxth	r2, r3
 8017044:	687b      	ldr	r3, [r7, #4]
 8017046:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801704a:	b29b      	uxth	r3, r3
 801704c:	4413      	add	r3, r2
 801704e:	b29b      	uxth	r3, r3
 8017050:	b21a      	sxth	r2, r3
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	2200      	movs	r2, #0
 801705c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801705e:	4b35      	ldr	r3, [pc, #212]	; (8017134 <tcp_receive+0x5e0>)
 8017060:	881b      	ldrh	r3, [r3, #0]
 8017062:	2b00      	cmp	r3, #0
 8017064:	f000 84e1 	beq.w	8017a2a <tcp_receive+0xed6>
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	7d1b      	ldrb	r3, [r3, #20]
 801706c:	2b06      	cmp	r3, #6
 801706e:	f200 84dc 	bhi.w	8017a2a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017076:	4b30      	ldr	r3, [pc, #192]	; (8017138 <tcp_receive+0x5e4>)
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	1ad3      	subs	r3, r2, r3
 801707c:	3b01      	subs	r3, #1
 801707e:	2b00      	cmp	r3, #0
 8017080:	f2c0 808e 	blt.w	80171a0 <tcp_receive+0x64c>
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017088:	4b2a      	ldr	r3, [pc, #168]	; (8017134 <tcp_receive+0x5e0>)
 801708a:	881b      	ldrh	r3, [r3, #0]
 801708c:	4619      	mov	r1, r3
 801708e:	4b2a      	ldr	r3, [pc, #168]	; (8017138 <tcp_receive+0x5e4>)
 8017090:	681b      	ldr	r3, [r3, #0]
 8017092:	440b      	add	r3, r1
 8017094:	1ad3      	subs	r3, r2, r3
 8017096:	3301      	adds	r3, #1
 8017098:	2b00      	cmp	r3, #0
 801709a:	f300 8081 	bgt.w	80171a0 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801709e:	4b27      	ldr	r3, [pc, #156]	; (801713c <tcp_receive+0x5e8>)
 80170a0:	685b      	ldr	r3, [r3, #4]
 80170a2:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80170a8:	4b23      	ldr	r3, [pc, #140]	; (8017138 <tcp_receive+0x5e4>)
 80170aa:	681b      	ldr	r3, [r3, #0]
 80170ac:	1ad3      	subs	r3, r2, r3
 80170ae:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80170b0:	4b22      	ldr	r3, [pc, #136]	; (801713c <tcp_receive+0x5e8>)
 80170b2:	685b      	ldr	r3, [r3, #4]
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	d106      	bne.n	80170c6 <tcp_receive+0x572>
 80170b8:	4b21      	ldr	r3, [pc, #132]	; (8017140 <tcp_receive+0x5ec>)
 80170ba:	f240 5294 	movw	r2, #1428	; 0x594
 80170be:	4921      	ldr	r1, [pc, #132]	; (8017144 <tcp_receive+0x5f0>)
 80170c0:	4821      	ldr	r0, [pc, #132]	; (8017148 <tcp_receive+0x5f4>)
 80170c2:	f006 f9b3 	bl	801d42c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80170c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80170cc:	4293      	cmp	r3, r2
 80170ce:	d906      	bls.n	80170de <tcp_receive+0x58a>
 80170d0:	4b1b      	ldr	r3, [pc, #108]	; (8017140 <tcp_receive+0x5ec>)
 80170d2:	f240 5295 	movw	r2, #1429	; 0x595
 80170d6:	491d      	ldr	r1, [pc, #116]	; (801714c <tcp_receive+0x5f8>)
 80170d8:	481b      	ldr	r0, [pc, #108]	; (8017148 <tcp_receive+0x5f4>)
 80170da:	f006 f9a7 	bl	801d42c <iprintf>
      off = (u16_t)off32;
 80170de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170e0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80170e4:	4b15      	ldr	r3, [pc, #84]	; (801713c <tcp_receive+0x5e8>)
 80170e6:	685b      	ldr	r3, [r3, #4]
 80170e8:	891b      	ldrh	r3, [r3, #8]
 80170ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80170ee:	429a      	cmp	r2, r3
 80170f0:	d906      	bls.n	8017100 <tcp_receive+0x5ac>
 80170f2:	4b13      	ldr	r3, [pc, #76]	; (8017140 <tcp_receive+0x5ec>)
 80170f4:	f240 5297 	movw	r2, #1431	; 0x597
 80170f8:	4915      	ldr	r1, [pc, #84]	; (8017150 <tcp_receive+0x5fc>)
 80170fa:	4813      	ldr	r0, [pc, #76]	; (8017148 <tcp_receive+0x5f4>)
 80170fc:	f006 f996 	bl	801d42c <iprintf>
      inseg.len -= off;
 8017100:	4b0e      	ldr	r3, [pc, #56]	; (801713c <tcp_receive+0x5e8>)
 8017102:	891a      	ldrh	r2, [r3, #8]
 8017104:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017108:	1ad3      	subs	r3, r2, r3
 801710a:	b29a      	uxth	r2, r3
 801710c:	4b0b      	ldr	r3, [pc, #44]	; (801713c <tcp_receive+0x5e8>)
 801710e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017110:	4b0a      	ldr	r3, [pc, #40]	; (801713c <tcp_receive+0x5e8>)
 8017112:	685b      	ldr	r3, [r3, #4]
 8017114:	891a      	ldrh	r2, [r3, #8]
 8017116:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801711a:	1ad3      	subs	r3, r2, r3
 801711c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801711e:	e029      	b.n	8017174 <tcp_receive+0x620>
 8017120:	08022f88 	.word	0x08022f88
 8017124:	08022f90 	.word	0x08022f90
 8017128:	24003b9c 	.word	0x24003b9c
 801712c:	24003b98 	.word	0x24003b98
 8017130:	24007200 	.word	0x24007200
 8017134:	24003b9e 	.word	0x24003b9e
 8017138:	24003b94 	.word	0x24003b94
 801713c:	24003b74 	.word	0x24003b74
 8017140:	08022bf4 	.word	0x08022bf4
 8017144:	08022f98 	.word	0x08022f98
 8017148:	08022c6c 	.word	0x08022c6c
 801714c:	08022fa8 	.word	0x08022fa8
 8017150:	08022fb8 	.word	0x08022fb8
        off -= p->len;
 8017154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017156:	895b      	ldrh	r3, [r3, #10]
 8017158:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801715c:	1ad3      	subs	r3, r2, r3
 801715e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8017162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017164:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017166:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801716a:	2200      	movs	r2, #0
 801716c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801716e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8017174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017176:	895b      	ldrh	r3, [r3, #10]
 8017178:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801717c:	429a      	cmp	r2, r3
 801717e:	d8e9      	bhi.n	8017154 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8017180:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017184:	4619      	mov	r1, r3
 8017186:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8017188:	f7fc fb80 	bl	801388c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017190:	4a91      	ldr	r2, [pc, #580]	; (80173d8 <tcp_receive+0x884>)
 8017192:	6013      	str	r3, [r2, #0]
 8017194:	4b91      	ldr	r3, [pc, #580]	; (80173dc <tcp_receive+0x888>)
 8017196:	68db      	ldr	r3, [r3, #12]
 8017198:	4a8f      	ldr	r2, [pc, #572]	; (80173d8 <tcp_receive+0x884>)
 801719a:	6812      	ldr	r2, [r2, #0]
 801719c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801719e:	e00d      	b.n	80171bc <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80171a0:	4b8d      	ldr	r3, [pc, #564]	; (80173d8 <tcp_receive+0x884>)
 80171a2:	681a      	ldr	r2, [r3, #0]
 80171a4:	687b      	ldr	r3, [r7, #4]
 80171a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171a8:	1ad3      	subs	r3, r2, r3
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	da06      	bge.n	80171bc <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	8b5b      	ldrh	r3, [r3, #26]
 80171b2:	f043 0302 	orr.w	r3, r3, #2
 80171b6:	b29a      	uxth	r2, r3
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80171bc:	4b86      	ldr	r3, [pc, #536]	; (80173d8 <tcp_receive+0x884>)
 80171be:	681a      	ldr	r2, [r3, #0]
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171c4:	1ad3      	subs	r3, r2, r3
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	f2c0 842a 	blt.w	8017a20 <tcp_receive+0xecc>
 80171cc:	4b82      	ldr	r3, [pc, #520]	; (80173d8 <tcp_receive+0x884>)
 80171ce:	681a      	ldr	r2, [r3, #0]
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171d4:	6879      	ldr	r1, [r7, #4]
 80171d6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80171d8:	440b      	add	r3, r1
 80171da:	1ad3      	subs	r3, r2, r3
 80171dc:	3301      	adds	r3, #1
 80171de:	2b00      	cmp	r3, #0
 80171e0:	f300 841e 	bgt.w	8017a20 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80171e8:	4b7b      	ldr	r3, [pc, #492]	; (80173d8 <tcp_receive+0x884>)
 80171ea:	681b      	ldr	r3, [r3, #0]
 80171ec:	429a      	cmp	r2, r3
 80171ee:	f040 829a 	bne.w	8017726 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80171f2:	4b7a      	ldr	r3, [pc, #488]	; (80173dc <tcp_receive+0x888>)
 80171f4:	891c      	ldrh	r4, [r3, #8]
 80171f6:	4b79      	ldr	r3, [pc, #484]	; (80173dc <tcp_receive+0x888>)
 80171f8:	68db      	ldr	r3, [r3, #12]
 80171fa:	899b      	ldrh	r3, [r3, #12]
 80171fc:	b29b      	uxth	r3, r3
 80171fe:	4618      	mov	r0, r3
 8017200:	f7f8 fd34 	bl	800fc6c <lwip_htons>
 8017204:	4603      	mov	r3, r0
 8017206:	b2db      	uxtb	r3, r3
 8017208:	f003 0303 	and.w	r3, r3, #3
 801720c:	2b00      	cmp	r3, #0
 801720e:	d001      	beq.n	8017214 <tcp_receive+0x6c0>
 8017210:	2301      	movs	r3, #1
 8017212:	e000      	b.n	8017216 <tcp_receive+0x6c2>
 8017214:	2300      	movs	r3, #0
 8017216:	4423      	add	r3, r4
 8017218:	b29a      	uxth	r2, r3
 801721a:	4b71      	ldr	r3, [pc, #452]	; (80173e0 <tcp_receive+0x88c>)
 801721c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017222:	4b6f      	ldr	r3, [pc, #444]	; (80173e0 <tcp_receive+0x88c>)
 8017224:	881b      	ldrh	r3, [r3, #0]
 8017226:	429a      	cmp	r2, r3
 8017228:	d275      	bcs.n	8017316 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801722a:	4b6c      	ldr	r3, [pc, #432]	; (80173dc <tcp_receive+0x888>)
 801722c:	68db      	ldr	r3, [r3, #12]
 801722e:	899b      	ldrh	r3, [r3, #12]
 8017230:	b29b      	uxth	r3, r3
 8017232:	4618      	mov	r0, r3
 8017234:	f7f8 fd1a 	bl	800fc6c <lwip_htons>
 8017238:	4603      	mov	r3, r0
 801723a:	b2db      	uxtb	r3, r3
 801723c:	f003 0301 	and.w	r3, r3, #1
 8017240:	2b00      	cmp	r3, #0
 8017242:	d01f      	beq.n	8017284 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017244:	4b65      	ldr	r3, [pc, #404]	; (80173dc <tcp_receive+0x888>)
 8017246:	68db      	ldr	r3, [r3, #12]
 8017248:	899b      	ldrh	r3, [r3, #12]
 801724a:	b29b      	uxth	r3, r3
 801724c:	b21b      	sxth	r3, r3
 801724e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017252:	b21c      	sxth	r4, r3
 8017254:	4b61      	ldr	r3, [pc, #388]	; (80173dc <tcp_receive+0x888>)
 8017256:	68db      	ldr	r3, [r3, #12]
 8017258:	899b      	ldrh	r3, [r3, #12]
 801725a:	b29b      	uxth	r3, r3
 801725c:	4618      	mov	r0, r3
 801725e:	f7f8 fd05 	bl	800fc6c <lwip_htons>
 8017262:	4603      	mov	r3, r0
 8017264:	b2db      	uxtb	r3, r3
 8017266:	b29b      	uxth	r3, r3
 8017268:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801726c:	b29b      	uxth	r3, r3
 801726e:	4618      	mov	r0, r3
 8017270:	f7f8 fcfc 	bl	800fc6c <lwip_htons>
 8017274:	4603      	mov	r3, r0
 8017276:	b21b      	sxth	r3, r3
 8017278:	4323      	orrs	r3, r4
 801727a:	b21a      	sxth	r2, r3
 801727c:	4b57      	ldr	r3, [pc, #348]	; (80173dc <tcp_receive+0x888>)
 801727e:	68db      	ldr	r3, [r3, #12]
 8017280:	b292      	uxth	r2, r2
 8017282:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017288:	4b54      	ldr	r3, [pc, #336]	; (80173dc <tcp_receive+0x888>)
 801728a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801728c:	4b53      	ldr	r3, [pc, #332]	; (80173dc <tcp_receive+0x888>)
 801728e:	68db      	ldr	r3, [r3, #12]
 8017290:	899b      	ldrh	r3, [r3, #12]
 8017292:	b29b      	uxth	r3, r3
 8017294:	4618      	mov	r0, r3
 8017296:	f7f8 fce9 	bl	800fc6c <lwip_htons>
 801729a:	4603      	mov	r3, r0
 801729c:	b2db      	uxtb	r3, r3
 801729e:	f003 0302 	and.w	r3, r3, #2
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d005      	beq.n	80172b2 <tcp_receive+0x75e>
            inseg.len -= 1;
 80172a6:	4b4d      	ldr	r3, [pc, #308]	; (80173dc <tcp_receive+0x888>)
 80172a8:	891b      	ldrh	r3, [r3, #8]
 80172aa:	3b01      	subs	r3, #1
 80172ac:	b29a      	uxth	r2, r3
 80172ae:	4b4b      	ldr	r3, [pc, #300]	; (80173dc <tcp_receive+0x888>)
 80172b0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80172b2:	4b4a      	ldr	r3, [pc, #296]	; (80173dc <tcp_receive+0x888>)
 80172b4:	685b      	ldr	r3, [r3, #4]
 80172b6:	4a49      	ldr	r2, [pc, #292]	; (80173dc <tcp_receive+0x888>)
 80172b8:	8912      	ldrh	r2, [r2, #8]
 80172ba:	4611      	mov	r1, r2
 80172bc:	4618      	mov	r0, r3
 80172be:	f7fc f9e5 	bl	801368c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80172c2:	4b46      	ldr	r3, [pc, #280]	; (80173dc <tcp_receive+0x888>)
 80172c4:	891c      	ldrh	r4, [r3, #8]
 80172c6:	4b45      	ldr	r3, [pc, #276]	; (80173dc <tcp_receive+0x888>)
 80172c8:	68db      	ldr	r3, [r3, #12]
 80172ca:	899b      	ldrh	r3, [r3, #12]
 80172cc:	b29b      	uxth	r3, r3
 80172ce:	4618      	mov	r0, r3
 80172d0:	f7f8 fccc 	bl	800fc6c <lwip_htons>
 80172d4:	4603      	mov	r3, r0
 80172d6:	b2db      	uxtb	r3, r3
 80172d8:	f003 0303 	and.w	r3, r3, #3
 80172dc:	2b00      	cmp	r3, #0
 80172de:	d001      	beq.n	80172e4 <tcp_receive+0x790>
 80172e0:	2301      	movs	r3, #1
 80172e2:	e000      	b.n	80172e6 <tcp_receive+0x792>
 80172e4:	2300      	movs	r3, #0
 80172e6:	4423      	add	r3, r4
 80172e8:	b29a      	uxth	r2, r3
 80172ea:	4b3d      	ldr	r3, [pc, #244]	; (80173e0 <tcp_receive+0x88c>)
 80172ec:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80172ee:	4b3c      	ldr	r3, [pc, #240]	; (80173e0 <tcp_receive+0x88c>)
 80172f0:	881b      	ldrh	r3, [r3, #0]
 80172f2:	461a      	mov	r2, r3
 80172f4:	4b38      	ldr	r3, [pc, #224]	; (80173d8 <tcp_receive+0x884>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	441a      	add	r2, r3
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172fe:	6879      	ldr	r1, [r7, #4]
 8017300:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017302:	440b      	add	r3, r1
 8017304:	429a      	cmp	r2, r3
 8017306:	d006      	beq.n	8017316 <tcp_receive+0x7c2>
 8017308:	4b36      	ldr	r3, [pc, #216]	; (80173e4 <tcp_receive+0x890>)
 801730a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801730e:	4936      	ldr	r1, [pc, #216]	; (80173e8 <tcp_receive+0x894>)
 8017310:	4836      	ldr	r0, [pc, #216]	; (80173ec <tcp_receive+0x898>)
 8017312:	f006 f88b 	bl	801d42c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801731a:	2b00      	cmp	r3, #0
 801731c:	f000 80e7 	beq.w	80174ee <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017320:	4b2e      	ldr	r3, [pc, #184]	; (80173dc <tcp_receive+0x888>)
 8017322:	68db      	ldr	r3, [r3, #12]
 8017324:	899b      	ldrh	r3, [r3, #12]
 8017326:	b29b      	uxth	r3, r3
 8017328:	4618      	mov	r0, r3
 801732a:	f7f8 fc9f 	bl	800fc6c <lwip_htons>
 801732e:	4603      	mov	r3, r0
 8017330:	b2db      	uxtb	r3, r3
 8017332:	f003 0301 	and.w	r3, r3, #1
 8017336:	2b00      	cmp	r3, #0
 8017338:	d010      	beq.n	801735c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801733a:	e00a      	b.n	8017352 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017340:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017346:	681a      	ldr	r2, [r3, #0]
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801734c:	68f8      	ldr	r0, [r7, #12]
 801734e:	f7fd fd96 	bl	8014e7e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017356:	2b00      	cmp	r3, #0
 8017358:	d1f0      	bne.n	801733c <tcp_receive+0x7e8>
 801735a:	e0c8      	b.n	80174ee <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017360:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017362:	e052      	b.n	801740a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017366:	68db      	ldr	r3, [r3, #12]
 8017368:	899b      	ldrh	r3, [r3, #12]
 801736a:	b29b      	uxth	r3, r3
 801736c:	4618      	mov	r0, r3
 801736e:	f7f8 fc7d 	bl	800fc6c <lwip_htons>
 8017372:	4603      	mov	r3, r0
 8017374:	b2db      	uxtb	r3, r3
 8017376:	f003 0301 	and.w	r3, r3, #1
 801737a:	2b00      	cmp	r3, #0
 801737c:	d03d      	beq.n	80173fa <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801737e:	4b17      	ldr	r3, [pc, #92]	; (80173dc <tcp_receive+0x888>)
 8017380:	68db      	ldr	r3, [r3, #12]
 8017382:	899b      	ldrh	r3, [r3, #12]
 8017384:	b29b      	uxth	r3, r3
 8017386:	4618      	mov	r0, r3
 8017388:	f7f8 fc70 	bl	800fc6c <lwip_htons>
 801738c:	4603      	mov	r3, r0
 801738e:	b2db      	uxtb	r3, r3
 8017390:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017394:	2b00      	cmp	r3, #0
 8017396:	d130      	bne.n	80173fa <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017398:	4b10      	ldr	r3, [pc, #64]	; (80173dc <tcp_receive+0x888>)
 801739a:	68db      	ldr	r3, [r3, #12]
 801739c:	899b      	ldrh	r3, [r3, #12]
 801739e:	b29c      	uxth	r4, r3
 80173a0:	2001      	movs	r0, #1
 80173a2:	f7f8 fc63 	bl	800fc6c <lwip_htons>
 80173a6:	4603      	mov	r3, r0
 80173a8:	461a      	mov	r2, r3
 80173aa:	4b0c      	ldr	r3, [pc, #48]	; (80173dc <tcp_receive+0x888>)
 80173ac:	68db      	ldr	r3, [r3, #12]
 80173ae:	4322      	orrs	r2, r4
 80173b0:	b292      	uxth	r2, r2
 80173b2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80173b4:	4b09      	ldr	r3, [pc, #36]	; (80173dc <tcp_receive+0x888>)
 80173b6:	891c      	ldrh	r4, [r3, #8]
 80173b8:	4b08      	ldr	r3, [pc, #32]	; (80173dc <tcp_receive+0x888>)
 80173ba:	68db      	ldr	r3, [r3, #12]
 80173bc:	899b      	ldrh	r3, [r3, #12]
 80173be:	b29b      	uxth	r3, r3
 80173c0:	4618      	mov	r0, r3
 80173c2:	f7f8 fc53 	bl	800fc6c <lwip_htons>
 80173c6:	4603      	mov	r3, r0
 80173c8:	b2db      	uxtb	r3, r3
 80173ca:	f003 0303 	and.w	r3, r3, #3
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d00e      	beq.n	80173f0 <tcp_receive+0x89c>
 80173d2:	2301      	movs	r3, #1
 80173d4:	e00d      	b.n	80173f2 <tcp_receive+0x89e>
 80173d6:	bf00      	nop
 80173d8:	24003b94 	.word	0x24003b94
 80173dc:	24003b74 	.word	0x24003b74
 80173e0:	24003b9e 	.word	0x24003b9e
 80173e4:	08022bf4 	.word	0x08022bf4
 80173e8:	08022fc8 	.word	0x08022fc8
 80173ec:	08022c6c 	.word	0x08022c6c
 80173f0:	2300      	movs	r3, #0
 80173f2:	4423      	add	r3, r4
 80173f4:	b29a      	uxth	r2, r3
 80173f6:	4b98      	ldr	r3, [pc, #608]	; (8017658 <tcp_receive+0xb04>)
 80173f8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80173fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80173fc:	613b      	str	r3, [r7, #16]
              next = next->next;
 80173fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017400:	681b      	ldr	r3, [r3, #0]
 8017402:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8017404:	6938      	ldr	r0, [r7, #16]
 8017406:	f7fd fd3a 	bl	8014e7e <tcp_seg_free>
            while (next &&
 801740a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801740c:	2b00      	cmp	r3, #0
 801740e:	d00e      	beq.n	801742e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017410:	4b91      	ldr	r3, [pc, #580]	; (8017658 <tcp_receive+0xb04>)
 8017412:	881b      	ldrh	r3, [r3, #0]
 8017414:	461a      	mov	r2, r3
 8017416:	4b91      	ldr	r3, [pc, #580]	; (801765c <tcp_receive+0xb08>)
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	441a      	add	r2, r3
 801741c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801741e:	68db      	ldr	r3, [r3, #12]
 8017420:	685b      	ldr	r3, [r3, #4]
 8017422:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017424:	8909      	ldrh	r1, [r1, #8]
 8017426:	440b      	add	r3, r1
 8017428:	1ad3      	subs	r3, r2, r3
            while (next &&
 801742a:	2b00      	cmp	r3, #0
 801742c:	da9a      	bge.n	8017364 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801742e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017430:	2b00      	cmp	r3, #0
 8017432:	d059      	beq.n	80174e8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017434:	4b88      	ldr	r3, [pc, #544]	; (8017658 <tcp_receive+0xb04>)
 8017436:	881b      	ldrh	r3, [r3, #0]
 8017438:	461a      	mov	r2, r3
 801743a:	4b88      	ldr	r3, [pc, #544]	; (801765c <tcp_receive+0xb08>)
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	441a      	add	r2, r3
 8017440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017442:	68db      	ldr	r3, [r3, #12]
 8017444:	685b      	ldr	r3, [r3, #4]
 8017446:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017448:	2b00      	cmp	r3, #0
 801744a:	dd4d      	ble.n	80174e8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801744c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801744e:	68db      	ldr	r3, [r3, #12]
 8017450:	685b      	ldr	r3, [r3, #4]
 8017452:	b29a      	uxth	r2, r3
 8017454:	4b81      	ldr	r3, [pc, #516]	; (801765c <tcp_receive+0xb08>)
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	b29b      	uxth	r3, r3
 801745a:	1ad3      	subs	r3, r2, r3
 801745c:	b29a      	uxth	r2, r3
 801745e:	4b80      	ldr	r3, [pc, #512]	; (8017660 <tcp_receive+0xb0c>)
 8017460:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017462:	4b7f      	ldr	r3, [pc, #508]	; (8017660 <tcp_receive+0xb0c>)
 8017464:	68db      	ldr	r3, [r3, #12]
 8017466:	899b      	ldrh	r3, [r3, #12]
 8017468:	b29b      	uxth	r3, r3
 801746a:	4618      	mov	r0, r3
 801746c:	f7f8 fbfe 	bl	800fc6c <lwip_htons>
 8017470:	4603      	mov	r3, r0
 8017472:	b2db      	uxtb	r3, r3
 8017474:	f003 0302 	and.w	r3, r3, #2
 8017478:	2b00      	cmp	r3, #0
 801747a:	d005      	beq.n	8017488 <tcp_receive+0x934>
                inseg.len -= 1;
 801747c:	4b78      	ldr	r3, [pc, #480]	; (8017660 <tcp_receive+0xb0c>)
 801747e:	891b      	ldrh	r3, [r3, #8]
 8017480:	3b01      	subs	r3, #1
 8017482:	b29a      	uxth	r2, r3
 8017484:	4b76      	ldr	r3, [pc, #472]	; (8017660 <tcp_receive+0xb0c>)
 8017486:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017488:	4b75      	ldr	r3, [pc, #468]	; (8017660 <tcp_receive+0xb0c>)
 801748a:	685b      	ldr	r3, [r3, #4]
 801748c:	4a74      	ldr	r2, [pc, #464]	; (8017660 <tcp_receive+0xb0c>)
 801748e:	8912      	ldrh	r2, [r2, #8]
 8017490:	4611      	mov	r1, r2
 8017492:	4618      	mov	r0, r3
 8017494:	f7fc f8fa 	bl	801368c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017498:	4b71      	ldr	r3, [pc, #452]	; (8017660 <tcp_receive+0xb0c>)
 801749a:	891c      	ldrh	r4, [r3, #8]
 801749c:	4b70      	ldr	r3, [pc, #448]	; (8017660 <tcp_receive+0xb0c>)
 801749e:	68db      	ldr	r3, [r3, #12]
 80174a0:	899b      	ldrh	r3, [r3, #12]
 80174a2:	b29b      	uxth	r3, r3
 80174a4:	4618      	mov	r0, r3
 80174a6:	f7f8 fbe1 	bl	800fc6c <lwip_htons>
 80174aa:	4603      	mov	r3, r0
 80174ac:	b2db      	uxtb	r3, r3
 80174ae:	f003 0303 	and.w	r3, r3, #3
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d001      	beq.n	80174ba <tcp_receive+0x966>
 80174b6:	2301      	movs	r3, #1
 80174b8:	e000      	b.n	80174bc <tcp_receive+0x968>
 80174ba:	2300      	movs	r3, #0
 80174bc:	4423      	add	r3, r4
 80174be:	b29a      	uxth	r2, r3
 80174c0:	4b65      	ldr	r3, [pc, #404]	; (8017658 <tcp_receive+0xb04>)
 80174c2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80174c4:	4b64      	ldr	r3, [pc, #400]	; (8017658 <tcp_receive+0xb04>)
 80174c6:	881b      	ldrh	r3, [r3, #0]
 80174c8:	461a      	mov	r2, r3
 80174ca:	4b64      	ldr	r3, [pc, #400]	; (801765c <tcp_receive+0xb08>)
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	441a      	add	r2, r3
 80174d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80174d2:	68db      	ldr	r3, [r3, #12]
 80174d4:	685b      	ldr	r3, [r3, #4]
 80174d6:	429a      	cmp	r2, r3
 80174d8:	d006      	beq.n	80174e8 <tcp_receive+0x994>
 80174da:	4b62      	ldr	r3, [pc, #392]	; (8017664 <tcp_receive+0xb10>)
 80174dc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80174e0:	4961      	ldr	r1, [pc, #388]	; (8017668 <tcp_receive+0xb14>)
 80174e2:	4862      	ldr	r0, [pc, #392]	; (801766c <tcp_receive+0xb18>)
 80174e4:	f005 ffa2 	bl	801d42c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80174ec:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80174ee:	4b5a      	ldr	r3, [pc, #360]	; (8017658 <tcp_receive+0xb04>)
 80174f0:	881b      	ldrh	r3, [r3, #0]
 80174f2:	461a      	mov	r2, r3
 80174f4:	4b59      	ldr	r3, [pc, #356]	; (801765c <tcp_receive+0xb08>)
 80174f6:	681b      	ldr	r3, [r3, #0]
 80174f8:	441a      	add	r2, r3
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017502:	4b55      	ldr	r3, [pc, #340]	; (8017658 <tcp_receive+0xb04>)
 8017504:	881b      	ldrh	r3, [r3, #0]
 8017506:	429a      	cmp	r2, r3
 8017508:	d206      	bcs.n	8017518 <tcp_receive+0x9c4>
 801750a:	4b56      	ldr	r3, [pc, #344]	; (8017664 <tcp_receive+0xb10>)
 801750c:	f240 6207 	movw	r2, #1543	; 0x607
 8017510:	4957      	ldr	r1, [pc, #348]	; (8017670 <tcp_receive+0xb1c>)
 8017512:	4856      	ldr	r0, [pc, #344]	; (801766c <tcp_receive+0xb18>)
 8017514:	f005 ff8a 	bl	801d42c <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801751c:	4b4e      	ldr	r3, [pc, #312]	; (8017658 <tcp_receive+0xb04>)
 801751e:	881b      	ldrh	r3, [r3, #0]
 8017520:	1ad3      	subs	r3, r2, r3
 8017522:	b29a      	uxth	r2, r3
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017528:	6878      	ldr	r0, [r7, #4]
 801752a:	f7fc ffc9 	bl	80144c0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801752e:	4b4c      	ldr	r3, [pc, #304]	; (8017660 <tcp_receive+0xb0c>)
 8017530:	685b      	ldr	r3, [r3, #4]
 8017532:	891b      	ldrh	r3, [r3, #8]
 8017534:	2b00      	cmp	r3, #0
 8017536:	d006      	beq.n	8017546 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017538:	4b49      	ldr	r3, [pc, #292]	; (8017660 <tcp_receive+0xb0c>)
 801753a:	685b      	ldr	r3, [r3, #4]
 801753c:	4a4d      	ldr	r2, [pc, #308]	; (8017674 <tcp_receive+0xb20>)
 801753e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017540:	4b47      	ldr	r3, [pc, #284]	; (8017660 <tcp_receive+0xb0c>)
 8017542:	2200      	movs	r2, #0
 8017544:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017546:	4b46      	ldr	r3, [pc, #280]	; (8017660 <tcp_receive+0xb0c>)
 8017548:	68db      	ldr	r3, [r3, #12]
 801754a:	899b      	ldrh	r3, [r3, #12]
 801754c:	b29b      	uxth	r3, r3
 801754e:	4618      	mov	r0, r3
 8017550:	f7f8 fb8c 	bl	800fc6c <lwip_htons>
 8017554:	4603      	mov	r3, r0
 8017556:	b2db      	uxtb	r3, r3
 8017558:	f003 0301 	and.w	r3, r3, #1
 801755c:	2b00      	cmp	r3, #0
 801755e:	f000 80b8 	beq.w	80176d2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8017562:	4b45      	ldr	r3, [pc, #276]	; (8017678 <tcp_receive+0xb24>)
 8017564:	781b      	ldrb	r3, [r3, #0]
 8017566:	f043 0320 	orr.w	r3, r3, #32
 801756a:	b2da      	uxtb	r2, r3
 801756c:	4b42      	ldr	r3, [pc, #264]	; (8017678 <tcp_receive+0xb24>)
 801756e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017570:	e0af      	b.n	80176d2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017576:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801757c:	68db      	ldr	r3, [r3, #12]
 801757e:	685b      	ldr	r3, [r3, #4]
 8017580:	4a36      	ldr	r2, [pc, #216]	; (801765c <tcp_receive+0xb08>)
 8017582:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8017584:	68bb      	ldr	r3, [r7, #8]
 8017586:	891b      	ldrh	r3, [r3, #8]
 8017588:	461c      	mov	r4, r3
 801758a:	68bb      	ldr	r3, [r7, #8]
 801758c:	68db      	ldr	r3, [r3, #12]
 801758e:	899b      	ldrh	r3, [r3, #12]
 8017590:	b29b      	uxth	r3, r3
 8017592:	4618      	mov	r0, r3
 8017594:	f7f8 fb6a 	bl	800fc6c <lwip_htons>
 8017598:	4603      	mov	r3, r0
 801759a:	b2db      	uxtb	r3, r3
 801759c:	f003 0303 	and.w	r3, r3, #3
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d001      	beq.n	80175a8 <tcp_receive+0xa54>
 80175a4:	2301      	movs	r3, #1
 80175a6:	e000      	b.n	80175aa <tcp_receive+0xa56>
 80175a8:	2300      	movs	r3, #0
 80175aa:	191a      	adds	r2, r3, r4
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175b0:	441a      	add	r2, r3
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80175ba:	461c      	mov	r4, r3
 80175bc:	68bb      	ldr	r3, [r7, #8]
 80175be:	891b      	ldrh	r3, [r3, #8]
 80175c0:	461d      	mov	r5, r3
 80175c2:	68bb      	ldr	r3, [r7, #8]
 80175c4:	68db      	ldr	r3, [r3, #12]
 80175c6:	899b      	ldrh	r3, [r3, #12]
 80175c8:	b29b      	uxth	r3, r3
 80175ca:	4618      	mov	r0, r3
 80175cc:	f7f8 fb4e 	bl	800fc6c <lwip_htons>
 80175d0:	4603      	mov	r3, r0
 80175d2:	b2db      	uxtb	r3, r3
 80175d4:	f003 0303 	and.w	r3, r3, #3
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d001      	beq.n	80175e0 <tcp_receive+0xa8c>
 80175dc:	2301      	movs	r3, #1
 80175de:	e000      	b.n	80175e2 <tcp_receive+0xa8e>
 80175e0:	2300      	movs	r3, #0
 80175e2:	442b      	add	r3, r5
 80175e4:	429c      	cmp	r4, r3
 80175e6:	d206      	bcs.n	80175f6 <tcp_receive+0xaa2>
 80175e8:	4b1e      	ldr	r3, [pc, #120]	; (8017664 <tcp_receive+0xb10>)
 80175ea:	f240 622b 	movw	r2, #1579	; 0x62b
 80175ee:	4923      	ldr	r1, [pc, #140]	; (801767c <tcp_receive+0xb28>)
 80175f0:	481e      	ldr	r0, [pc, #120]	; (801766c <tcp_receive+0xb18>)
 80175f2:	f005 ff1b 	bl	801d42c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80175f6:	68bb      	ldr	r3, [r7, #8]
 80175f8:	891b      	ldrh	r3, [r3, #8]
 80175fa:	461c      	mov	r4, r3
 80175fc:	68bb      	ldr	r3, [r7, #8]
 80175fe:	68db      	ldr	r3, [r3, #12]
 8017600:	899b      	ldrh	r3, [r3, #12]
 8017602:	b29b      	uxth	r3, r3
 8017604:	4618      	mov	r0, r3
 8017606:	f7f8 fb31 	bl	800fc6c <lwip_htons>
 801760a:	4603      	mov	r3, r0
 801760c:	b2db      	uxtb	r3, r3
 801760e:	f003 0303 	and.w	r3, r3, #3
 8017612:	2b00      	cmp	r3, #0
 8017614:	d001      	beq.n	801761a <tcp_receive+0xac6>
 8017616:	2301      	movs	r3, #1
 8017618:	e000      	b.n	801761c <tcp_receive+0xac8>
 801761a:	2300      	movs	r3, #0
 801761c:	1919      	adds	r1, r3, r4
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017622:	b28b      	uxth	r3, r1
 8017624:	1ad3      	subs	r3, r2, r3
 8017626:	b29a      	uxth	r2, r3
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801762c:	6878      	ldr	r0, [r7, #4]
 801762e:	f7fc ff47 	bl	80144c0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8017632:	68bb      	ldr	r3, [r7, #8]
 8017634:	685b      	ldr	r3, [r3, #4]
 8017636:	891b      	ldrh	r3, [r3, #8]
 8017638:	2b00      	cmp	r3, #0
 801763a:	d028      	beq.n	801768e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801763c:	4b0d      	ldr	r3, [pc, #52]	; (8017674 <tcp_receive+0xb20>)
 801763e:	681b      	ldr	r3, [r3, #0]
 8017640:	2b00      	cmp	r3, #0
 8017642:	d01d      	beq.n	8017680 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8017644:	4b0b      	ldr	r3, [pc, #44]	; (8017674 <tcp_receive+0xb20>)
 8017646:	681a      	ldr	r2, [r3, #0]
 8017648:	68bb      	ldr	r3, [r7, #8]
 801764a:	685b      	ldr	r3, [r3, #4]
 801764c:	4619      	mov	r1, r3
 801764e:	4610      	mov	r0, r2
 8017650:	f7fc fa64 	bl	8013b1c <pbuf_cat>
 8017654:	e018      	b.n	8017688 <tcp_receive+0xb34>
 8017656:	bf00      	nop
 8017658:	24003b9e 	.word	0x24003b9e
 801765c:	24003b94 	.word	0x24003b94
 8017660:	24003b74 	.word	0x24003b74
 8017664:	08022bf4 	.word	0x08022bf4
 8017668:	08023000 	.word	0x08023000
 801766c:	08022c6c 	.word	0x08022c6c
 8017670:	0802303c 	.word	0x0802303c
 8017674:	24003ba4 	.word	0x24003ba4
 8017678:	24003ba1 	.word	0x24003ba1
 801767c:	0802305c 	.word	0x0802305c
            } else {
              recv_data = cseg->p;
 8017680:	68bb      	ldr	r3, [r7, #8]
 8017682:	685b      	ldr	r3, [r3, #4]
 8017684:	4a70      	ldr	r2, [pc, #448]	; (8017848 <tcp_receive+0xcf4>)
 8017686:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017688:	68bb      	ldr	r3, [r7, #8]
 801768a:	2200      	movs	r2, #0
 801768c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801768e:	68bb      	ldr	r3, [r7, #8]
 8017690:	68db      	ldr	r3, [r3, #12]
 8017692:	899b      	ldrh	r3, [r3, #12]
 8017694:	b29b      	uxth	r3, r3
 8017696:	4618      	mov	r0, r3
 8017698:	f7f8 fae8 	bl	800fc6c <lwip_htons>
 801769c:	4603      	mov	r3, r0
 801769e:	b2db      	uxtb	r3, r3
 80176a0:	f003 0301 	and.w	r3, r3, #1
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d00d      	beq.n	80176c4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80176a8:	4b68      	ldr	r3, [pc, #416]	; (801784c <tcp_receive+0xcf8>)
 80176aa:	781b      	ldrb	r3, [r3, #0]
 80176ac:	f043 0320 	orr.w	r3, r3, #32
 80176b0:	b2da      	uxtb	r2, r3
 80176b2:	4b66      	ldr	r3, [pc, #408]	; (801784c <tcp_receive+0xcf8>)
 80176b4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80176b6:	687b      	ldr	r3, [r7, #4]
 80176b8:	7d1b      	ldrb	r3, [r3, #20]
 80176ba:	2b04      	cmp	r3, #4
 80176bc:	d102      	bne.n	80176c4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	2207      	movs	r2, #7
 80176c2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80176c4:	68bb      	ldr	r3, [r7, #8]
 80176c6:	681a      	ldr	r2, [r3, #0]
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80176cc:	68b8      	ldr	r0, [r7, #8]
 80176ce:	f7fd fbd6 	bl	8014e7e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80176d2:	687b      	ldr	r3, [r7, #4]
 80176d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d008      	beq.n	80176ec <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80176de:	68db      	ldr	r3, [r3, #12]
 80176e0:	685a      	ldr	r2, [r3, #4]
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80176e6:	429a      	cmp	r2, r3
 80176e8:	f43f af43 	beq.w	8017572 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80176ec:	687b      	ldr	r3, [r7, #4]
 80176ee:	8b5b      	ldrh	r3, [r3, #26]
 80176f0:	f003 0301 	and.w	r3, r3, #1
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d00e      	beq.n	8017716 <tcp_receive+0xbc2>
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	8b5b      	ldrh	r3, [r3, #26]
 80176fc:	f023 0301 	bic.w	r3, r3, #1
 8017700:	b29a      	uxth	r2, r3
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	835a      	strh	r2, [r3, #26]
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	8b5b      	ldrh	r3, [r3, #26]
 801770a:	f043 0302 	orr.w	r3, r3, #2
 801770e:	b29a      	uxth	r2, r3
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017714:	e188      	b.n	8017a28 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	8b5b      	ldrh	r3, [r3, #26]
 801771a:	f043 0301 	orr.w	r3, r3, #1
 801771e:	b29a      	uxth	r2, r3
 8017720:	687b      	ldr	r3, [r7, #4]
 8017722:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017724:	e180      	b.n	8017a28 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801772a:	2b00      	cmp	r3, #0
 801772c:	d106      	bne.n	801773c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801772e:	4848      	ldr	r0, [pc, #288]	; (8017850 <tcp_receive+0xcfc>)
 8017730:	f7fd fbbe 	bl	8014eb0 <tcp_seg_copy>
 8017734:	4602      	mov	r2, r0
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	675a      	str	r2, [r3, #116]	; 0x74
 801773a:	e16d      	b.n	8017a18 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801773c:	2300      	movs	r3, #0
 801773e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017744:	63bb      	str	r3, [r7, #56]	; 0x38
 8017746:	e157      	b.n	80179f8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8017748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801774a:	68db      	ldr	r3, [r3, #12]
 801774c:	685a      	ldr	r2, [r3, #4]
 801774e:	4b41      	ldr	r3, [pc, #260]	; (8017854 <tcp_receive+0xd00>)
 8017750:	681b      	ldr	r3, [r3, #0]
 8017752:	429a      	cmp	r2, r3
 8017754:	d11d      	bne.n	8017792 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017756:	4b3e      	ldr	r3, [pc, #248]	; (8017850 <tcp_receive+0xcfc>)
 8017758:	891a      	ldrh	r2, [r3, #8]
 801775a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801775c:	891b      	ldrh	r3, [r3, #8]
 801775e:	429a      	cmp	r2, r3
 8017760:	f240 814f 	bls.w	8017a02 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017764:	483a      	ldr	r0, [pc, #232]	; (8017850 <tcp_receive+0xcfc>)
 8017766:	f7fd fba3 	bl	8014eb0 <tcp_seg_copy>
 801776a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801776c:	697b      	ldr	r3, [r7, #20]
 801776e:	2b00      	cmp	r3, #0
 8017770:	f000 8149 	beq.w	8017a06 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8017774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017776:	2b00      	cmp	r3, #0
 8017778:	d003      	beq.n	8017782 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801777a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801777c:	697a      	ldr	r2, [r7, #20]
 801777e:	601a      	str	r2, [r3, #0]
 8017780:	e002      	b.n	8017788 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017782:	687b      	ldr	r3, [r7, #4]
 8017784:	697a      	ldr	r2, [r7, #20]
 8017786:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017788:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801778a:	6978      	ldr	r0, [r7, #20]
 801778c:	f7ff f8de 	bl	801694c <tcp_oos_insert_segment>
                }
                break;
 8017790:	e139      	b.n	8017a06 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017794:	2b00      	cmp	r3, #0
 8017796:	d117      	bne.n	80177c8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017798:	4b2e      	ldr	r3, [pc, #184]	; (8017854 <tcp_receive+0xd00>)
 801779a:	681a      	ldr	r2, [r3, #0]
 801779c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801779e:	68db      	ldr	r3, [r3, #12]
 80177a0:	685b      	ldr	r3, [r3, #4]
 80177a2:	1ad3      	subs	r3, r2, r3
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	da57      	bge.n	8017858 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80177a8:	4829      	ldr	r0, [pc, #164]	; (8017850 <tcp_receive+0xcfc>)
 80177aa:	f7fd fb81 	bl	8014eb0 <tcp_seg_copy>
 80177ae:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80177b0:	69bb      	ldr	r3, [r7, #24]
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	f000 8129 	beq.w	8017a0a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	69ba      	ldr	r2, [r7, #24]
 80177bc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80177be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80177c0:	69b8      	ldr	r0, [r7, #24]
 80177c2:	f7ff f8c3 	bl	801694c <tcp_oos_insert_segment>
                  }
                  break;
 80177c6:	e120      	b.n	8017a0a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80177c8:	4b22      	ldr	r3, [pc, #136]	; (8017854 <tcp_receive+0xd00>)
 80177ca:	681a      	ldr	r2, [r3, #0]
 80177cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80177ce:	68db      	ldr	r3, [r3, #12]
 80177d0:	685b      	ldr	r3, [r3, #4]
 80177d2:	1ad3      	subs	r3, r2, r3
 80177d4:	3b01      	subs	r3, #1
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	db3e      	blt.n	8017858 <tcp_receive+0xd04>
 80177da:	4b1e      	ldr	r3, [pc, #120]	; (8017854 <tcp_receive+0xd00>)
 80177dc:	681a      	ldr	r2, [r3, #0]
 80177de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80177e0:	68db      	ldr	r3, [r3, #12]
 80177e2:	685b      	ldr	r3, [r3, #4]
 80177e4:	1ad3      	subs	r3, r2, r3
 80177e6:	3301      	adds	r3, #1
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	dc35      	bgt.n	8017858 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80177ec:	4818      	ldr	r0, [pc, #96]	; (8017850 <tcp_receive+0xcfc>)
 80177ee:	f7fd fb5f 	bl	8014eb0 <tcp_seg_copy>
 80177f2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80177f4:	69fb      	ldr	r3, [r7, #28]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	f000 8109 	beq.w	8017a0e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80177fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80177fe:	68db      	ldr	r3, [r3, #12]
 8017800:	685b      	ldr	r3, [r3, #4]
 8017802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017804:	8912      	ldrh	r2, [r2, #8]
 8017806:	441a      	add	r2, r3
 8017808:	4b12      	ldr	r3, [pc, #72]	; (8017854 <tcp_receive+0xd00>)
 801780a:	681b      	ldr	r3, [r3, #0]
 801780c:	1ad3      	subs	r3, r2, r3
 801780e:	2b00      	cmp	r3, #0
 8017810:	dd12      	ble.n	8017838 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017812:	4b10      	ldr	r3, [pc, #64]	; (8017854 <tcp_receive+0xd00>)
 8017814:	681b      	ldr	r3, [r3, #0]
 8017816:	b29a      	uxth	r2, r3
 8017818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801781a:	68db      	ldr	r3, [r3, #12]
 801781c:	685b      	ldr	r3, [r3, #4]
 801781e:	b29b      	uxth	r3, r3
 8017820:	1ad3      	subs	r3, r2, r3
 8017822:	b29a      	uxth	r2, r3
 8017824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017826:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801782a:	685a      	ldr	r2, [r3, #4]
 801782c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801782e:	891b      	ldrh	r3, [r3, #8]
 8017830:	4619      	mov	r1, r3
 8017832:	4610      	mov	r0, r2
 8017834:	f7fb ff2a 	bl	801368c <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801783a:	69fa      	ldr	r2, [r7, #28]
 801783c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801783e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017840:	69f8      	ldr	r0, [r7, #28]
 8017842:	f7ff f883 	bl	801694c <tcp_oos_insert_segment>
                  }
                  break;
 8017846:	e0e2      	b.n	8017a0e <tcp_receive+0xeba>
 8017848:	24003ba4 	.word	0x24003ba4
 801784c:	24003ba1 	.word	0x24003ba1
 8017850:	24003b74 	.word	0x24003b74
 8017854:	24003b94 	.word	0x24003b94
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801785a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801785c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801785e:	681b      	ldr	r3, [r3, #0]
 8017860:	2b00      	cmp	r3, #0
 8017862:	f040 80c6 	bne.w	80179f2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017866:	4b80      	ldr	r3, [pc, #512]	; (8017a68 <tcp_receive+0xf14>)
 8017868:	681a      	ldr	r2, [r3, #0]
 801786a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801786c:	68db      	ldr	r3, [r3, #12]
 801786e:	685b      	ldr	r3, [r3, #4]
 8017870:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017872:	2b00      	cmp	r3, #0
 8017874:	f340 80bd 	ble.w	80179f2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801787a:	68db      	ldr	r3, [r3, #12]
 801787c:	899b      	ldrh	r3, [r3, #12]
 801787e:	b29b      	uxth	r3, r3
 8017880:	4618      	mov	r0, r3
 8017882:	f7f8 f9f3 	bl	800fc6c <lwip_htons>
 8017886:	4603      	mov	r3, r0
 8017888:	b2db      	uxtb	r3, r3
 801788a:	f003 0301 	and.w	r3, r3, #1
 801788e:	2b00      	cmp	r3, #0
 8017890:	f040 80bf 	bne.w	8017a12 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017894:	4875      	ldr	r0, [pc, #468]	; (8017a6c <tcp_receive+0xf18>)
 8017896:	f7fd fb0b 	bl	8014eb0 <tcp_seg_copy>
 801789a:	4602      	mov	r2, r0
 801789c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801789e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80178a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178a2:	681b      	ldr	r3, [r3, #0]
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	f000 80b6 	beq.w	8017a16 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80178aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178ac:	68db      	ldr	r3, [r3, #12]
 80178ae:	685b      	ldr	r3, [r3, #4]
 80178b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80178b2:	8912      	ldrh	r2, [r2, #8]
 80178b4:	441a      	add	r2, r3
 80178b6:	4b6c      	ldr	r3, [pc, #432]	; (8017a68 <tcp_receive+0xf14>)
 80178b8:	681b      	ldr	r3, [r3, #0]
 80178ba:	1ad3      	subs	r3, r2, r3
 80178bc:	2b00      	cmp	r3, #0
 80178be:	dd12      	ble.n	80178e6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80178c0:	4b69      	ldr	r3, [pc, #420]	; (8017a68 <tcp_receive+0xf14>)
 80178c2:	681b      	ldr	r3, [r3, #0]
 80178c4:	b29a      	uxth	r2, r3
 80178c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178c8:	68db      	ldr	r3, [r3, #12]
 80178ca:	685b      	ldr	r3, [r3, #4]
 80178cc:	b29b      	uxth	r3, r3
 80178ce:	1ad3      	subs	r3, r2, r3
 80178d0:	b29a      	uxth	r2, r3
 80178d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178d4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80178d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178d8:	685a      	ldr	r2, [r3, #4]
 80178da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80178dc:	891b      	ldrh	r3, [r3, #8]
 80178de:	4619      	mov	r1, r3
 80178e0:	4610      	mov	r0, r2
 80178e2:	f7fb fed3 	bl	801368c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80178e6:	4b62      	ldr	r3, [pc, #392]	; (8017a70 <tcp_receive+0xf1c>)
 80178e8:	881b      	ldrh	r3, [r3, #0]
 80178ea:	461a      	mov	r2, r3
 80178ec:	4b5e      	ldr	r3, [pc, #376]	; (8017a68 <tcp_receive+0xf14>)
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	441a      	add	r2, r3
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178f6:	6879      	ldr	r1, [r7, #4]
 80178f8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80178fa:	440b      	add	r3, r1
 80178fc:	1ad3      	subs	r3, r2, r3
 80178fe:	2b00      	cmp	r3, #0
 8017900:	f340 8089 	ble.w	8017a16 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017906:	681b      	ldr	r3, [r3, #0]
 8017908:	68db      	ldr	r3, [r3, #12]
 801790a:	899b      	ldrh	r3, [r3, #12]
 801790c:	b29b      	uxth	r3, r3
 801790e:	4618      	mov	r0, r3
 8017910:	f7f8 f9ac 	bl	800fc6c <lwip_htons>
 8017914:	4603      	mov	r3, r0
 8017916:	b2db      	uxtb	r3, r3
 8017918:	f003 0301 	and.w	r3, r3, #1
 801791c:	2b00      	cmp	r3, #0
 801791e:	d022      	beq.n	8017966 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	68db      	ldr	r3, [r3, #12]
 8017926:	899b      	ldrh	r3, [r3, #12]
 8017928:	b29b      	uxth	r3, r3
 801792a:	b21b      	sxth	r3, r3
 801792c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017930:	b21c      	sxth	r4, r3
 8017932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017934:	681b      	ldr	r3, [r3, #0]
 8017936:	68db      	ldr	r3, [r3, #12]
 8017938:	899b      	ldrh	r3, [r3, #12]
 801793a:	b29b      	uxth	r3, r3
 801793c:	4618      	mov	r0, r3
 801793e:	f7f8 f995 	bl	800fc6c <lwip_htons>
 8017942:	4603      	mov	r3, r0
 8017944:	b2db      	uxtb	r3, r3
 8017946:	b29b      	uxth	r3, r3
 8017948:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801794c:	b29b      	uxth	r3, r3
 801794e:	4618      	mov	r0, r3
 8017950:	f7f8 f98c 	bl	800fc6c <lwip_htons>
 8017954:	4603      	mov	r3, r0
 8017956:	b21b      	sxth	r3, r3
 8017958:	4323      	orrs	r3, r4
 801795a:	b21a      	sxth	r2, r3
 801795c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801795e:	681b      	ldr	r3, [r3, #0]
 8017960:	68db      	ldr	r3, [r3, #12]
 8017962:	b292      	uxth	r2, r2
 8017964:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801796a:	b29a      	uxth	r2, r3
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017970:	4413      	add	r3, r2
 8017972:	b299      	uxth	r1, r3
 8017974:	4b3c      	ldr	r3, [pc, #240]	; (8017a68 <tcp_receive+0xf14>)
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	b29a      	uxth	r2, r3
 801797a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801797c:	681b      	ldr	r3, [r3, #0]
 801797e:	1a8a      	subs	r2, r1, r2
 8017980:	b292      	uxth	r2, r2
 8017982:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	685a      	ldr	r2, [r3, #4]
 801798a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801798c:	681b      	ldr	r3, [r3, #0]
 801798e:	891b      	ldrh	r3, [r3, #8]
 8017990:	4619      	mov	r1, r3
 8017992:	4610      	mov	r0, r2
 8017994:	f7fb fe7a 	bl	801368c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801799a:	681b      	ldr	r3, [r3, #0]
 801799c:	891c      	ldrh	r4, [r3, #8]
 801799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179a0:	681b      	ldr	r3, [r3, #0]
 80179a2:	68db      	ldr	r3, [r3, #12]
 80179a4:	899b      	ldrh	r3, [r3, #12]
 80179a6:	b29b      	uxth	r3, r3
 80179a8:	4618      	mov	r0, r3
 80179aa:	f7f8 f95f 	bl	800fc6c <lwip_htons>
 80179ae:	4603      	mov	r3, r0
 80179b0:	b2db      	uxtb	r3, r3
 80179b2:	f003 0303 	and.w	r3, r3, #3
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d001      	beq.n	80179be <tcp_receive+0xe6a>
 80179ba:	2301      	movs	r3, #1
 80179bc:	e000      	b.n	80179c0 <tcp_receive+0xe6c>
 80179be:	2300      	movs	r3, #0
 80179c0:	4423      	add	r3, r4
 80179c2:	b29a      	uxth	r2, r3
 80179c4:	4b2a      	ldr	r3, [pc, #168]	; (8017a70 <tcp_receive+0xf1c>)
 80179c6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80179c8:	4b29      	ldr	r3, [pc, #164]	; (8017a70 <tcp_receive+0xf1c>)
 80179ca:	881b      	ldrh	r3, [r3, #0]
 80179cc:	461a      	mov	r2, r3
 80179ce:	4b26      	ldr	r3, [pc, #152]	; (8017a68 <tcp_receive+0xf14>)
 80179d0:	681b      	ldr	r3, [r3, #0]
 80179d2:	441a      	add	r2, r3
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80179d8:	6879      	ldr	r1, [r7, #4]
 80179da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80179dc:	440b      	add	r3, r1
 80179de:	429a      	cmp	r2, r3
 80179e0:	d019      	beq.n	8017a16 <tcp_receive+0xec2>
 80179e2:	4b24      	ldr	r3, [pc, #144]	; (8017a74 <tcp_receive+0xf20>)
 80179e4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80179e8:	4923      	ldr	r1, [pc, #140]	; (8017a78 <tcp_receive+0xf24>)
 80179ea:	4824      	ldr	r0, [pc, #144]	; (8017a7c <tcp_receive+0xf28>)
 80179ec:	f005 fd1e 	bl	801d42c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80179f0:	e011      	b.n	8017a16 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80179f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179f4:	681b      	ldr	r3, [r3, #0]
 80179f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80179f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80179fa:	2b00      	cmp	r3, #0
 80179fc:	f47f aea4 	bne.w	8017748 <tcp_receive+0xbf4>
 8017a00:	e00a      	b.n	8017a18 <tcp_receive+0xec4>
                break;
 8017a02:	bf00      	nop
 8017a04:	e008      	b.n	8017a18 <tcp_receive+0xec4>
                break;
 8017a06:	bf00      	nop
 8017a08:	e006      	b.n	8017a18 <tcp_receive+0xec4>
                  break;
 8017a0a:	bf00      	nop
 8017a0c:	e004      	b.n	8017a18 <tcp_receive+0xec4>
                  break;
 8017a0e:	bf00      	nop
 8017a10:	e002      	b.n	8017a18 <tcp_receive+0xec4>
                  break;
 8017a12:	bf00      	nop
 8017a14:	e000      	b.n	8017a18 <tcp_receive+0xec4>
                break;
 8017a16:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017a18:	6878      	ldr	r0, [r7, #4]
 8017a1a:	f001 fa33 	bl	8018e84 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017a1e:	e003      	b.n	8017a28 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017a20:	6878      	ldr	r0, [r7, #4]
 8017a22:	f001 fa2f 	bl	8018e84 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017a26:	e01a      	b.n	8017a5e <tcp_receive+0xf0a>
 8017a28:	e019      	b.n	8017a5e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017a2a:	4b0f      	ldr	r3, [pc, #60]	; (8017a68 <tcp_receive+0xf14>)
 8017a2c:	681a      	ldr	r2, [r3, #0]
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a32:	1ad3      	subs	r3, r2, r3
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	db0a      	blt.n	8017a4e <tcp_receive+0xefa>
 8017a38:	4b0b      	ldr	r3, [pc, #44]	; (8017a68 <tcp_receive+0xf14>)
 8017a3a:	681a      	ldr	r2, [r3, #0]
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a40:	6879      	ldr	r1, [r7, #4]
 8017a42:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017a44:	440b      	add	r3, r1
 8017a46:	1ad3      	subs	r3, r2, r3
 8017a48:	3301      	adds	r3, #1
 8017a4a:	2b00      	cmp	r3, #0
 8017a4c:	dd07      	ble.n	8017a5e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	8b5b      	ldrh	r3, [r3, #26]
 8017a52:	f043 0302 	orr.w	r3, r3, #2
 8017a56:	b29a      	uxth	r2, r3
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017a5c:	e7ff      	b.n	8017a5e <tcp_receive+0xf0a>
 8017a5e:	bf00      	nop
 8017a60:	3750      	adds	r7, #80	; 0x50
 8017a62:	46bd      	mov	sp, r7
 8017a64:	bdb0      	pop	{r4, r5, r7, pc}
 8017a66:	bf00      	nop
 8017a68:	24003b94 	.word	0x24003b94
 8017a6c:	24003b74 	.word	0x24003b74
 8017a70:	24003b9e 	.word	0x24003b9e
 8017a74:	08022bf4 	.word	0x08022bf4
 8017a78:	08022fc8 	.word	0x08022fc8
 8017a7c:	08022c6c 	.word	0x08022c6c

08017a80 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017a80:	b480      	push	{r7}
 8017a82:	b083      	sub	sp, #12
 8017a84:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017a86:	4b15      	ldr	r3, [pc, #84]	; (8017adc <tcp_get_next_optbyte+0x5c>)
 8017a88:	881b      	ldrh	r3, [r3, #0]
 8017a8a:	1c5a      	adds	r2, r3, #1
 8017a8c:	b291      	uxth	r1, r2
 8017a8e:	4a13      	ldr	r2, [pc, #76]	; (8017adc <tcp_get_next_optbyte+0x5c>)
 8017a90:	8011      	strh	r1, [r2, #0]
 8017a92:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017a94:	4b12      	ldr	r3, [pc, #72]	; (8017ae0 <tcp_get_next_optbyte+0x60>)
 8017a96:	681b      	ldr	r3, [r3, #0]
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	d004      	beq.n	8017aa6 <tcp_get_next_optbyte+0x26>
 8017a9c:	4b11      	ldr	r3, [pc, #68]	; (8017ae4 <tcp_get_next_optbyte+0x64>)
 8017a9e:	881b      	ldrh	r3, [r3, #0]
 8017aa0:	88fa      	ldrh	r2, [r7, #6]
 8017aa2:	429a      	cmp	r2, r3
 8017aa4:	d208      	bcs.n	8017ab8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017aa6:	4b10      	ldr	r3, [pc, #64]	; (8017ae8 <tcp_get_next_optbyte+0x68>)
 8017aa8:	681b      	ldr	r3, [r3, #0]
 8017aaa:	3314      	adds	r3, #20
 8017aac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8017aae:	88fb      	ldrh	r3, [r7, #6]
 8017ab0:	683a      	ldr	r2, [r7, #0]
 8017ab2:	4413      	add	r3, r2
 8017ab4:	781b      	ldrb	r3, [r3, #0]
 8017ab6:	e00b      	b.n	8017ad0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017ab8:	88fb      	ldrh	r3, [r7, #6]
 8017aba:	b2da      	uxtb	r2, r3
 8017abc:	4b09      	ldr	r3, [pc, #36]	; (8017ae4 <tcp_get_next_optbyte+0x64>)
 8017abe:	881b      	ldrh	r3, [r3, #0]
 8017ac0:	b2db      	uxtb	r3, r3
 8017ac2:	1ad3      	subs	r3, r2, r3
 8017ac4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8017ac6:	4b06      	ldr	r3, [pc, #24]	; (8017ae0 <tcp_get_next_optbyte+0x60>)
 8017ac8:	681a      	ldr	r2, [r3, #0]
 8017aca:	797b      	ldrb	r3, [r7, #5]
 8017acc:	4413      	add	r3, r2
 8017ace:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017ad0:	4618      	mov	r0, r3
 8017ad2:	370c      	adds	r7, #12
 8017ad4:	46bd      	mov	sp, r7
 8017ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ada:	4770      	bx	lr
 8017adc:	24003b90 	.word	0x24003b90
 8017ae0:	24003b8c 	.word	0x24003b8c
 8017ae4:	24003b8a 	.word	0x24003b8a
 8017ae8:	24003b84 	.word	0x24003b84

08017aec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b084      	sub	sp, #16
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d106      	bne.n	8017b08 <tcp_parseopt+0x1c>
 8017afa:	4b32      	ldr	r3, [pc, #200]	; (8017bc4 <tcp_parseopt+0xd8>)
 8017afc:	f240 727d 	movw	r2, #1917	; 0x77d
 8017b00:	4931      	ldr	r1, [pc, #196]	; (8017bc8 <tcp_parseopt+0xdc>)
 8017b02:	4832      	ldr	r0, [pc, #200]	; (8017bcc <tcp_parseopt+0xe0>)
 8017b04:	f005 fc92 	bl	801d42c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017b08:	4b31      	ldr	r3, [pc, #196]	; (8017bd0 <tcp_parseopt+0xe4>)
 8017b0a:	881b      	ldrh	r3, [r3, #0]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d055      	beq.n	8017bbc <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017b10:	4b30      	ldr	r3, [pc, #192]	; (8017bd4 <tcp_parseopt+0xe8>)
 8017b12:	2200      	movs	r2, #0
 8017b14:	801a      	strh	r2, [r3, #0]
 8017b16:	e045      	b.n	8017ba4 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8017b18:	f7ff ffb2 	bl	8017a80 <tcp_get_next_optbyte>
 8017b1c:	4603      	mov	r3, r0
 8017b1e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017b20:	7bfb      	ldrb	r3, [r7, #15]
 8017b22:	2b02      	cmp	r3, #2
 8017b24:	d006      	beq.n	8017b34 <tcp_parseopt+0x48>
 8017b26:	2b02      	cmp	r3, #2
 8017b28:	dc2b      	bgt.n	8017b82 <tcp_parseopt+0x96>
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d041      	beq.n	8017bb2 <tcp_parseopt+0xc6>
 8017b2e:	2b01      	cmp	r3, #1
 8017b30:	d127      	bne.n	8017b82 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8017b32:	e037      	b.n	8017ba4 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017b34:	f7ff ffa4 	bl	8017a80 <tcp_get_next_optbyte>
 8017b38:	4603      	mov	r3, r0
 8017b3a:	2b04      	cmp	r3, #4
 8017b3c:	d13b      	bne.n	8017bb6 <tcp_parseopt+0xca>
 8017b3e:	4b25      	ldr	r3, [pc, #148]	; (8017bd4 <tcp_parseopt+0xe8>)
 8017b40:	881b      	ldrh	r3, [r3, #0]
 8017b42:	3301      	adds	r3, #1
 8017b44:	4a22      	ldr	r2, [pc, #136]	; (8017bd0 <tcp_parseopt+0xe4>)
 8017b46:	8812      	ldrh	r2, [r2, #0]
 8017b48:	4293      	cmp	r3, r2
 8017b4a:	da34      	bge.n	8017bb6 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017b4c:	f7ff ff98 	bl	8017a80 <tcp_get_next_optbyte>
 8017b50:	4603      	mov	r3, r0
 8017b52:	b29b      	uxth	r3, r3
 8017b54:	021b      	lsls	r3, r3, #8
 8017b56:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017b58:	f7ff ff92 	bl	8017a80 <tcp_get_next_optbyte>
 8017b5c:	4603      	mov	r3, r0
 8017b5e:	b29a      	uxth	r2, r3
 8017b60:	89bb      	ldrh	r3, [r7, #12]
 8017b62:	4313      	orrs	r3, r2
 8017b64:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017b66:	89bb      	ldrh	r3, [r7, #12]
 8017b68:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8017b6c:	d804      	bhi.n	8017b78 <tcp_parseopt+0x8c>
 8017b6e:	89bb      	ldrh	r3, [r7, #12]
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d001      	beq.n	8017b78 <tcp_parseopt+0x8c>
 8017b74:	89ba      	ldrh	r2, [r7, #12]
 8017b76:	e001      	b.n	8017b7c <tcp_parseopt+0x90>
 8017b78:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8017b80:	e010      	b.n	8017ba4 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017b82:	f7ff ff7d 	bl	8017a80 <tcp_get_next_optbyte>
 8017b86:	4603      	mov	r3, r0
 8017b88:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017b8a:	7afb      	ldrb	r3, [r7, #11]
 8017b8c:	2b01      	cmp	r3, #1
 8017b8e:	d914      	bls.n	8017bba <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017b90:	7afb      	ldrb	r3, [r7, #11]
 8017b92:	b29a      	uxth	r2, r3
 8017b94:	4b0f      	ldr	r3, [pc, #60]	; (8017bd4 <tcp_parseopt+0xe8>)
 8017b96:	881b      	ldrh	r3, [r3, #0]
 8017b98:	4413      	add	r3, r2
 8017b9a:	b29b      	uxth	r3, r3
 8017b9c:	3b02      	subs	r3, #2
 8017b9e:	b29a      	uxth	r2, r3
 8017ba0:	4b0c      	ldr	r3, [pc, #48]	; (8017bd4 <tcp_parseopt+0xe8>)
 8017ba2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017ba4:	4b0b      	ldr	r3, [pc, #44]	; (8017bd4 <tcp_parseopt+0xe8>)
 8017ba6:	881a      	ldrh	r2, [r3, #0]
 8017ba8:	4b09      	ldr	r3, [pc, #36]	; (8017bd0 <tcp_parseopt+0xe4>)
 8017baa:	881b      	ldrh	r3, [r3, #0]
 8017bac:	429a      	cmp	r2, r3
 8017bae:	d3b3      	bcc.n	8017b18 <tcp_parseopt+0x2c>
 8017bb0:	e004      	b.n	8017bbc <tcp_parseopt+0xd0>
          return;
 8017bb2:	bf00      	nop
 8017bb4:	e002      	b.n	8017bbc <tcp_parseopt+0xd0>
            return;
 8017bb6:	bf00      	nop
 8017bb8:	e000      	b.n	8017bbc <tcp_parseopt+0xd0>
            return;
 8017bba:	bf00      	nop
      }
    }
  }
}
 8017bbc:	3710      	adds	r7, #16
 8017bbe:	46bd      	mov	sp, r7
 8017bc0:	bd80      	pop	{r7, pc}
 8017bc2:	bf00      	nop
 8017bc4:	08022bf4 	.word	0x08022bf4
 8017bc8:	08023084 	.word	0x08023084
 8017bcc:	08022c6c 	.word	0x08022c6c
 8017bd0:	24003b88 	.word	0x24003b88
 8017bd4:	24003b90 	.word	0x24003b90

08017bd8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017bd8:	b480      	push	{r7}
 8017bda:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017bdc:	4b05      	ldr	r3, [pc, #20]	; (8017bf4 <tcp_trigger_input_pcb_close+0x1c>)
 8017bde:	781b      	ldrb	r3, [r3, #0]
 8017be0:	f043 0310 	orr.w	r3, r3, #16
 8017be4:	b2da      	uxtb	r2, r3
 8017be6:	4b03      	ldr	r3, [pc, #12]	; (8017bf4 <tcp_trigger_input_pcb_close+0x1c>)
 8017be8:	701a      	strb	r2, [r3, #0]
}
 8017bea:	bf00      	nop
 8017bec:	46bd      	mov	sp, r7
 8017bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bf2:	4770      	bx	lr
 8017bf4:	24003ba1 	.word	0x24003ba1

08017bf8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017bf8:	b580      	push	{r7, lr}
 8017bfa:	b084      	sub	sp, #16
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	60f8      	str	r0, [r7, #12]
 8017c00:	60b9      	str	r1, [r7, #8]
 8017c02:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d00a      	beq.n	8017c20 <tcp_route+0x28>
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	7a1b      	ldrb	r3, [r3, #8]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d006      	beq.n	8017c20 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	7a1b      	ldrb	r3, [r3, #8]
 8017c16:	4618      	mov	r0, r3
 8017c18:	f7fb fb7e 	bl	8013318 <netif_get_by_index>
 8017c1c:	4603      	mov	r3, r0
 8017c1e:	e003      	b.n	8017c28 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017c20:	6878      	ldr	r0, [r7, #4]
 8017c22:	f7f9 faf9 	bl	8011218 <ip4_route>
 8017c26:	4603      	mov	r3, r0
  }
}
 8017c28:	4618      	mov	r0, r3
 8017c2a:	3710      	adds	r7, #16
 8017c2c:	46bd      	mov	sp, r7
 8017c2e:	bd80      	pop	{r7, pc}

08017c30 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017c30:	b590      	push	{r4, r7, lr}
 8017c32:	b087      	sub	sp, #28
 8017c34:	af00      	add	r7, sp, #0
 8017c36:	60f8      	str	r0, [r7, #12]
 8017c38:	60b9      	str	r1, [r7, #8]
 8017c3a:	603b      	str	r3, [r7, #0]
 8017c3c:	4613      	mov	r3, r2
 8017c3e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d105      	bne.n	8017c52 <tcp_create_segment+0x22>
 8017c46:	4b44      	ldr	r3, [pc, #272]	; (8017d58 <tcp_create_segment+0x128>)
 8017c48:	22a3      	movs	r2, #163	; 0xa3
 8017c4a:	4944      	ldr	r1, [pc, #272]	; (8017d5c <tcp_create_segment+0x12c>)
 8017c4c:	4844      	ldr	r0, [pc, #272]	; (8017d60 <tcp_create_segment+0x130>)
 8017c4e:	f005 fbed 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017c52:	68bb      	ldr	r3, [r7, #8]
 8017c54:	2b00      	cmp	r3, #0
 8017c56:	d105      	bne.n	8017c64 <tcp_create_segment+0x34>
 8017c58:	4b3f      	ldr	r3, [pc, #252]	; (8017d58 <tcp_create_segment+0x128>)
 8017c5a:	22a4      	movs	r2, #164	; 0xa4
 8017c5c:	4941      	ldr	r1, [pc, #260]	; (8017d64 <tcp_create_segment+0x134>)
 8017c5e:	4840      	ldr	r0, [pc, #256]	; (8017d60 <tcp_create_segment+0x130>)
 8017c60:	f005 fbe4 	bl	801d42c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017c64:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017c68:	009b      	lsls	r3, r3, #2
 8017c6a:	b2db      	uxtb	r3, r3
 8017c6c:	f003 0304 	and.w	r3, r3, #4
 8017c70:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017c72:	2003      	movs	r0, #3
 8017c74:	f7fa ffee 	bl	8012c54 <memp_malloc>
 8017c78:	6138      	str	r0, [r7, #16]
 8017c7a:	693b      	ldr	r3, [r7, #16]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d104      	bne.n	8017c8a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017c80:	68b8      	ldr	r0, [r7, #8]
 8017c82:	f7fb fe89 	bl	8013998 <pbuf_free>
    return NULL;
 8017c86:	2300      	movs	r3, #0
 8017c88:	e061      	b.n	8017d4e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8017c8a:	693b      	ldr	r3, [r7, #16]
 8017c8c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017c90:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017c92:	693b      	ldr	r3, [r7, #16]
 8017c94:	2200      	movs	r2, #0
 8017c96:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017c98:	693b      	ldr	r3, [r7, #16]
 8017c9a:	68ba      	ldr	r2, [r7, #8]
 8017c9c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017c9e:	68bb      	ldr	r3, [r7, #8]
 8017ca0:	891a      	ldrh	r2, [r3, #8]
 8017ca2:	7dfb      	ldrb	r3, [r7, #23]
 8017ca4:	b29b      	uxth	r3, r3
 8017ca6:	429a      	cmp	r2, r3
 8017ca8:	d205      	bcs.n	8017cb6 <tcp_create_segment+0x86>
 8017caa:	4b2b      	ldr	r3, [pc, #172]	; (8017d58 <tcp_create_segment+0x128>)
 8017cac:	22b0      	movs	r2, #176	; 0xb0
 8017cae:	492e      	ldr	r1, [pc, #184]	; (8017d68 <tcp_create_segment+0x138>)
 8017cb0:	482b      	ldr	r0, [pc, #172]	; (8017d60 <tcp_create_segment+0x130>)
 8017cb2:	f005 fbbb 	bl	801d42c <iprintf>
  seg->len = p->tot_len - optlen;
 8017cb6:	68bb      	ldr	r3, [r7, #8]
 8017cb8:	891a      	ldrh	r2, [r3, #8]
 8017cba:	7dfb      	ldrb	r3, [r7, #23]
 8017cbc:	b29b      	uxth	r3, r3
 8017cbe:	1ad3      	subs	r3, r2, r3
 8017cc0:	b29a      	uxth	r2, r3
 8017cc2:	693b      	ldr	r3, [r7, #16]
 8017cc4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8017cc6:	2114      	movs	r1, #20
 8017cc8:	68b8      	ldr	r0, [r7, #8]
 8017cca:	f7fb fdcf 	bl	801386c <pbuf_add_header>
 8017cce:	4603      	mov	r3, r0
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d004      	beq.n	8017cde <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8017cd4:	6938      	ldr	r0, [r7, #16]
 8017cd6:	f7fd f8d2 	bl	8014e7e <tcp_seg_free>
    return NULL;
 8017cda:	2300      	movs	r3, #0
 8017cdc:	e037      	b.n	8017d4e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017cde:	693b      	ldr	r3, [r7, #16]
 8017ce0:	685b      	ldr	r3, [r3, #4]
 8017ce2:	685a      	ldr	r2, [r3, #4]
 8017ce4:	693b      	ldr	r3, [r7, #16]
 8017ce6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017ce8:	68fb      	ldr	r3, [r7, #12]
 8017cea:	8ada      	ldrh	r2, [r3, #22]
 8017cec:	693b      	ldr	r3, [r7, #16]
 8017cee:	68dc      	ldr	r4, [r3, #12]
 8017cf0:	4610      	mov	r0, r2
 8017cf2:	f7f7 ffbb 	bl	800fc6c <lwip_htons>
 8017cf6:	4603      	mov	r3, r0
 8017cf8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017cfa:	68fb      	ldr	r3, [r7, #12]
 8017cfc:	8b1a      	ldrh	r2, [r3, #24]
 8017cfe:	693b      	ldr	r3, [r7, #16]
 8017d00:	68dc      	ldr	r4, [r3, #12]
 8017d02:	4610      	mov	r0, r2
 8017d04:	f7f7 ffb2 	bl	800fc6c <lwip_htons>
 8017d08:	4603      	mov	r3, r0
 8017d0a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017d0c:	693b      	ldr	r3, [r7, #16]
 8017d0e:	68dc      	ldr	r4, [r3, #12]
 8017d10:	6838      	ldr	r0, [r7, #0]
 8017d12:	f7f7 ffc0 	bl	800fc96 <lwip_htonl>
 8017d16:	4603      	mov	r3, r0
 8017d18:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017d1a:	7dfb      	ldrb	r3, [r7, #23]
 8017d1c:	089b      	lsrs	r3, r3, #2
 8017d1e:	b2db      	uxtb	r3, r3
 8017d20:	b29b      	uxth	r3, r3
 8017d22:	3305      	adds	r3, #5
 8017d24:	b29b      	uxth	r3, r3
 8017d26:	031b      	lsls	r3, r3, #12
 8017d28:	b29a      	uxth	r2, r3
 8017d2a:	79fb      	ldrb	r3, [r7, #7]
 8017d2c:	b29b      	uxth	r3, r3
 8017d2e:	4313      	orrs	r3, r2
 8017d30:	b29a      	uxth	r2, r3
 8017d32:	693b      	ldr	r3, [r7, #16]
 8017d34:	68dc      	ldr	r4, [r3, #12]
 8017d36:	4610      	mov	r0, r2
 8017d38:	f7f7 ff98 	bl	800fc6c <lwip_htons>
 8017d3c:	4603      	mov	r3, r0
 8017d3e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017d40:	693b      	ldr	r3, [r7, #16]
 8017d42:	68db      	ldr	r3, [r3, #12]
 8017d44:	2200      	movs	r2, #0
 8017d46:	749a      	strb	r2, [r3, #18]
 8017d48:	2200      	movs	r2, #0
 8017d4a:	74da      	strb	r2, [r3, #19]
  return seg;
 8017d4c:	693b      	ldr	r3, [r7, #16]
}
 8017d4e:	4618      	mov	r0, r3
 8017d50:	371c      	adds	r7, #28
 8017d52:	46bd      	mov	sp, r7
 8017d54:	bd90      	pop	{r4, r7, pc}
 8017d56:	bf00      	nop
 8017d58:	080230a0 	.word	0x080230a0
 8017d5c:	08023100 	.word	0x08023100
 8017d60:	08023120 	.word	0x08023120
 8017d64:	08023148 	.word	0x08023148
 8017d68:	0802316c 	.word	0x0802316c

08017d6c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8017d6c:	b590      	push	{r4, r7, lr}
 8017d6e:	b08b      	sub	sp, #44	; 0x2c
 8017d70:	af02      	add	r7, sp, #8
 8017d72:	6078      	str	r0, [r7, #4]
 8017d74:	460b      	mov	r3, r1
 8017d76:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8017d78:	2300      	movs	r3, #0
 8017d7a:	61fb      	str	r3, [r7, #28]
 8017d7c:	2300      	movs	r3, #0
 8017d7e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8017d80:	2300      	movs	r3, #0
 8017d82:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d106      	bne.n	8017d98 <tcp_split_unsent_seg+0x2c>
 8017d8a:	4b95      	ldr	r3, [pc, #596]	; (8017fe0 <tcp_split_unsent_seg+0x274>)
 8017d8c:	f240 324b 	movw	r2, #843	; 0x34b
 8017d90:	4994      	ldr	r1, [pc, #592]	; (8017fe4 <tcp_split_unsent_seg+0x278>)
 8017d92:	4895      	ldr	r0, [pc, #596]	; (8017fe8 <tcp_split_unsent_seg+0x27c>)
 8017d94:	f005 fb4a 	bl	801d42c <iprintf>

  useg = pcb->unsent;
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017d9c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8017d9e:	697b      	ldr	r3, [r7, #20]
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d102      	bne.n	8017daa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8017da4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017da8:	e116      	b.n	8017fd8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8017daa:	887b      	ldrh	r3, [r7, #2]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d109      	bne.n	8017dc4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8017db0:	4b8b      	ldr	r3, [pc, #556]	; (8017fe0 <tcp_split_unsent_seg+0x274>)
 8017db2:	f240 3253 	movw	r2, #851	; 0x353
 8017db6:	498d      	ldr	r1, [pc, #564]	; (8017fec <tcp_split_unsent_seg+0x280>)
 8017db8:	488b      	ldr	r0, [pc, #556]	; (8017fe8 <tcp_split_unsent_seg+0x27c>)
 8017dba:	f005 fb37 	bl	801d42c <iprintf>
    return ERR_VAL;
 8017dbe:	f06f 0305 	mvn.w	r3, #5
 8017dc2:	e109      	b.n	8017fd8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8017dc4:	697b      	ldr	r3, [r7, #20]
 8017dc6:	891b      	ldrh	r3, [r3, #8]
 8017dc8:	887a      	ldrh	r2, [r7, #2]
 8017dca:	429a      	cmp	r2, r3
 8017dcc:	d301      	bcc.n	8017dd2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8017dce:	2300      	movs	r3, #0
 8017dd0:	e102      	b.n	8017fd8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dd6:	887a      	ldrh	r2, [r7, #2]
 8017dd8:	429a      	cmp	r2, r3
 8017dda:	d906      	bls.n	8017dea <tcp_split_unsent_seg+0x7e>
 8017ddc:	4b80      	ldr	r3, [pc, #512]	; (8017fe0 <tcp_split_unsent_seg+0x274>)
 8017dde:	f240 325b 	movw	r2, #859	; 0x35b
 8017de2:	4983      	ldr	r1, [pc, #524]	; (8017ff0 <tcp_split_unsent_seg+0x284>)
 8017de4:	4880      	ldr	r0, [pc, #512]	; (8017fe8 <tcp_split_unsent_seg+0x27c>)
 8017de6:	f005 fb21 	bl	801d42c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8017dea:	697b      	ldr	r3, [r7, #20]
 8017dec:	891b      	ldrh	r3, [r3, #8]
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d106      	bne.n	8017e00 <tcp_split_unsent_seg+0x94>
 8017df2:	4b7b      	ldr	r3, [pc, #492]	; (8017fe0 <tcp_split_unsent_seg+0x274>)
 8017df4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8017df8:	497e      	ldr	r1, [pc, #504]	; (8017ff4 <tcp_split_unsent_seg+0x288>)
 8017dfa:	487b      	ldr	r0, [pc, #492]	; (8017fe8 <tcp_split_unsent_seg+0x27c>)
 8017dfc:	f005 fb16 	bl	801d42c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8017e00:	697b      	ldr	r3, [r7, #20]
 8017e02:	7a9b      	ldrb	r3, [r3, #10]
 8017e04:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8017e06:	7bfb      	ldrb	r3, [r7, #15]
 8017e08:	009b      	lsls	r3, r3, #2
 8017e0a:	b2db      	uxtb	r3, r3
 8017e0c:	f003 0304 	and.w	r3, r3, #4
 8017e10:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8017e12:	697b      	ldr	r3, [r7, #20]
 8017e14:	891a      	ldrh	r2, [r3, #8]
 8017e16:	887b      	ldrh	r3, [r7, #2]
 8017e18:	1ad3      	subs	r3, r2, r3
 8017e1a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8017e1c:	7bbb      	ldrb	r3, [r7, #14]
 8017e1e:	b29a      	uxth	r2, r3
 8017e20:	89bb      	ldrh	r3, [r7, #12]
 8017e22:	4413      	add	r3, r2
 8017e24:	b29b      	uxth	r3, r3
 8017e26:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017e2a:	4619      	mov	r1, r3
 8017e2c:	2036      	movs	r0, #54	; 0x36
 8017e2e:	f7fb facf 	bl	80133d0 <pbuf_alloc>
 8017e32:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017e34:	693b      	ldr	r3, [r7, #16]
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	f000 80b7 	beq.w	8017faa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8017e3c:	697b      	ldr	r3, [r7, #20]
 8017e3e:	685b      	ldr	r3, [r3, #4]
 8017e40:	891a      	ldrh	r2, [r3, #8]
 8017e42:	697b      	ldr	r3, [r7, #20]
 8017e44:	891b      	ldrh	r3, [r3, #8]
 8017e46:	1ad3      	subs	r3, r2, r3
 8017e48:	b29a      	uxth	r2, r3
 8017e4a:	887b      	ldrh	r3, [r7, #2]
 8017e4c:	4413      	add	r3, r2
 8017e4e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8017e50:	697b      	ldr	r3, [r7, #20]
 8017e52:	6858      	ldr	r0, [r3, #4]
 8017e54:	693b      	ldr	r3, [r7, #16]
 8017e56:	685a      	ldr	r2, [r3, #4]
 8017e58:	7bbb      	ldrb	r3, [r7, #14]
 8017e5a:	18d1      	adds	r1, r2, r3
 8017e5c:	897b      	ldrh	r3, [r7, #10]
 8017e5e:	89ba      	ldrh	r2, [r7, #12]
 8017e60:	f7fb ff84 	bl	8013d6c <pbuf_copy_partial>
 8017e64:	4603      	mov	r3, r0
 8017e66:	461a      	mov	r2, r3
 8017e68:	89bb      	ldrh	r3, [r7, #12]
 8017e6a:	4293      	cmp	r3, r2
 8017e6c:	f040 809f 	bne.w	8017fae <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8017e70:	697b      	ldr	r3, [r7, #20]
 8017e72:	68db      	ldr	r3, [r3, #12]
 8017e74:	899b      	ldrh	r3, [r3, #12]
 8017e76:	b29b      	uxth	r3, r3
 8017e78:	4618      	mov	r0, r3
 8017e7a:	f7f7 fef7 	bl	800fc6c <lwip_htons>
 8017e7e:	4603      	mov	r3, r0
 8017e80:	b2db      	uxtb	r3, r3
 8017e82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017e86:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8017e88:	2300      	movs	r3, #0
 8017e8a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8017e8c:	7efb      	ldrb	r3, [r7, #27]
 8017e8e:	f003 0308 	and.w	r3, r3, #8
 8017e92:	2b00      	cmp	r3, #0
 8017e94:	d007      	beq.n	8017ea6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8017e96:	7efb      	ldrb	r3, [r7, #27]
 8017e98:	f023 0308 	bic.w	r3, r3, #8
 8017e9c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8017e9e:	7ebb      	ldrb	r3, [r7, #26]
 8017ea0:	f043 0308 	orr.w	r3, r3, #8
 8017ea4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8017ea6:	7efb      	ldrb	r3, [r7, #27]
 8017ea8:	f003 0301 	and.w	r3, r3, #1
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d007      	beq.n	8017ec0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8017eb0:	7efb      	ldrb	r3, [r7, #27]
 8017eb2:	f023 0301 	bic.w	r3, r3, #1
 8017eb6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8017eb8:	7ebb      	ldrb	r3, [r7, #26]
 8017eba:	f043 0301 	orr.w	r3, r3, #1
 8017ebe:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8017ec0:	697b      	ldr	r3, [r7, #20]
 8017ec2:	68db      	ldr	r3, [r3, #12]
 8017ec4:	685b      	ldr	r3, [r3, #4]
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	f7f7 fee5 	bl	800fc96 <lwip_htonl>
 8017ecc:	4602      	mov	r2, r0
 8017ece:	887b      	ldrh	r3, [r7, #2]
 8017ed0:	18d1      	adds	r1, r2, r3
 8017ed2:	7eba      	ldrb	r2, [r7, #26]
 8017ed4:	7bfb      	ldrb	r3, [r7, #15]
 8017ed6:	9300      	str	r3, [sp, #0]
 8017ed8:	460b      	mov	r3, r1
 8017eda:	6939      	ldr	r1, [r7, #16]
 8017edc:	6878      	ldr	r0, [r7, #4]
 8017ede:	f7ff fea7 	bl	8017c30 <tcp_create_segment>
 8017ee2:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8017ee4:	69fb      	ldr	r3, [r7, #28]
 8017ee6:	2b00      	cmp	r3, #0
 8017ee8:	d063      	beq.n	8017fb2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8017eea:	697b      	ldr	r3, [r7, #20]
 8017eec:	685b      	ldr	r3, [r3, #4]
 8017eee:	4618      	mov	r0, r3
 8017ef0:	f7fb fdda 	bl	8013aa8 <pbuf_clen>
 8017ef4:	4603      	mov	r3, r0
 8017ef6:	461a      	mov	r2, r3
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017efe:	1a9b      	subs	r3, r3, r2
 8017f00:	b29a      	uxth	r2, r3
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8017f08:	697b      	ldr	r3, [r7, #20]
 8017f0a:	6858      	ldr	r0, [r3, #4]
 8017f0c:	697b      	ldr	r3, [r7, #20]
 8017f0e:	685b      	ldr	r3, [r3, #4]
 8017f10:	891a      	ldrh	r2, [r3, #8]
 8017f12:	89bb      	ldrh	r3, [r7, #12]
 8017f14:	1ad3      	subs	r3, r2, r3
 8017f16:	b29b      	uxth	r3, r3
 8017f18:	4619      	mov	r1, r3
 8017f1a:	f7fb fbb7 	bl	801368c <pbuf_realloc>
  useg->len -= remainder;
 8017f1e:	697b      	ldr	r3, [r7, #20]
 8017f20:	891a      	ldrh	r2, [r3, #8]
 8017f22:	89bb      	ldrh	r3, [r7, #12]
 8017f24:	1ad3      	subs	r3, r2, r3
 8017f26:	b29a      	uxth	r2, r3
 8017f28:	697b      	ldr	r3, [r7, #20]
 8017f2a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8017f2c:	697b      	ldr	r3, [r7, #20]
 8017f2e:	68db      	ldr	r3, [r3, #12]
 8017f30:	899b      	ldrh	r3, [r3, #12]
 8017f32:	b29c      	uxth	r4, r3
 8017f34:	7efb      	ldrb	r3, [r7, #27]
 8017f36:	b29b      	uxth	r3, r3
 8017f38:	4618      	mov	r0, r3
 8017f3a:	f7f7 fe97 	bl	800fc6c <lwip_htons>
 8017f3e:	4603      	mov	r3, r0
 8017f40:	461a      	mov	r2, r3
 8017f42:	697b      	ldr	r3, [r7, #20]
 8017f44:	68db      	ldr	r3, [r3, #12]
 8017f46:	4322      	orrs	r2, r4
 8017f48:	b292      	uxth	r2, r2
 8017f4a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8017f4c:	697b      	ldr	r3, [r7, #20]
 8017f4e:	685b      	ldr	r3, [r3, #4]
 8017f50:	4618      	mov	r0, r3
 8017f52:	f7fb fda9 	bl	8013aa8 <pbuf_clen>
 8017f56:	4603      	mov	r3, r0
 8017f58:	461a      	mov	r2, r3
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017f60:	4413      	add	r3, r2
 8017f62:	b29a      	uxth	r2, r3
 8017f64:	687b      	ldr	r3, [r7, #4]
 8017f66:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8017f6a:	69fb      	ldr	r3, [r7, #28]
 8017f6c:	685b      	ldr	r3, [r3, #4]
 8017f6e:	4618      	mov	r0, r3
 8017f70:	f7fb fd9a 	bl	8013aa8 <pbuf_clen>
 8017f74:	4603      	mov	r3, r0
 8017f76:	461a      	mov	r2, r3
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017f7e:	4413      	add	r3, r2
 8017f80:	b29a      	uxth	r2, r3
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8017f88:	697b      	ldr	r3, [r7, #20]
 8017f8a:	681a      	ldr	r2, [r3, #0]
 8017f8c:	69fb      	ldr	r3, [r7, #28]
 8017f8e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8017f90:	697b      	ldr	r3, [r7, #20]
 8017f92:	69fa      	ldr	r2, [r7, #28]
 8017f94:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8017f96:	69fb      	ldr	r3, [r7, #28]
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d103      	bne.n	8017fa6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8017f9e:	687b      	ldr	r3, [r7, #4]
 8017fa0:	2200      	movs	r2, #0
 8017fa2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8017fa6:	2300      	movs	r3, #0
 8017fa8:	e016      	b.n	8017fd8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8017faa:	bf00      	nop
 8017fac:	e002      	b.n	8017fb4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017fae:	bf00      	nop
 8017fb0:	e000      	b.n	8017fb4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017fb2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8017fb4:	69fb      	ldr	r3, [r7, #28]
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d006      	beq.n	8017fc8 <tcp_split_unsent_seg+0x25c>
 8017fba:	4b09      	ldr	r3, [pc, #36]	; (8017fe0 <tcp_split_unsent_seg+0x274>)
 8017fbc:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8017fc0:	490d      	ldr	r1, [pc, #52]	; (8017ff8 <tcp_split_unsent_seg+0x28c>)
 8017fc2:	4809      	ldr	r0, [pc, #36]	; (8017fe8 <tcp_split_unsent_seg+0x27c>)
 8017fc4:	f005 fa32 	bl	801d42c <iprintf>
  if (p != NULL) {
 8017fc8:	693b      	ldr	r3, [r7, #16]
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d002      	beq.n	8017fd4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8017fce:	6938      	ldr	r0, [r7, #16]
 8017fd0:	f7fb fce2 	bl	8013998 <pbuf_free>
  }

  return ERR_MEM;
 8017fd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8017fd8:	4618      	mov	r0, r3
 8017fda:	3724      	adds	r7, #36	; 0x24
 8017fdc:	46bd      	mov	sp, r7
 8017fde:	bd90      	pop	{r4, r7, pc}
 8017fe0:	080230a0 	.word	0x080230a0
 8017fe4:	08023460 	.word	0x08023460
 8017fe8:	08023120 	.word	0x08023120
 8017fec:	08023484 	.word	0x08023484
 8017ff0:	080234a8 	.word	0x080234a8
 8017ff4:	080234b8 	.word	0x080234b8
 8017ff8:	080234c8 	.word	0x080234c8

08017ffc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8017ffc:	b590      	push	{r4, r7, lr}
 8017ffe:	b085      	sub	sp, #20
 8018000:	af00      	add	r7, sp, #0
 8018002:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	2b00      	cmp	r3, #0
 8018008:	d106      	bne.n	8018018 <tcp_send_fin+0x1c>
 801800a:	4b21      	ldr	r3, [pc, #132]	; (8018090 <tcp_send_fin+0x94>)
 801800c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8018010:	4920      	ldr	r1, [pc, #128]	; (8018094 <tcp_send_fin+0x98>)
 8018012:	4821      	ldr	r0, [pc, #132]	; (8018098 <tcp_send_fin+0x9c>)
 8018014:	f005 fa0a 	bl	801d42c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801801c:	2b00      	cmp	r3, #0
 801801e:	d02e      	beq.n	801807e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018024:	60fb      	str	r3, [r7, #12]
 8018026:	e002      	b.n	801802e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018028:	68fb      	ldr	r3, [r7, #12]
 801802a:	681b      	ldr	r3, [r3, #0]
 801802c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801802e:	68fb      	ldr	r3, [r7, #12]
 8018030:	681b      	ldr	r3, [r3, #0]
 8018032:	2b00      	cmp	r3, #0
 8018034:	d1f8      	bne.n	8018028 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018036:	68fb      	ldr	r3, [r7, #12]
 8018038:	68db      	ldr	r3, [r3, #12]
 801803a:	899b      	ldrh	r3, [r3, #12]
 801803c:	b29b      	uxth	r3, r3
 801803e:	4618      	mov	r0, r3
 8018040:	f7f7 fe14 	bl	800fc6c <lwip_htons>
 8018044:	4603      	mov	r3, r0
 8018046:	b2db      	uxtb	r3, r3
 8018048:	f003 0307 	and.w	r3, r3, #7
 801804c:	2b00      	cmp	r3, #0
 801804e:	d116      	bne.n	801807e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018050:	68fb      	ldr	r3, [r7, #12]
 8018052:	68db      	ldr	r3, [r3, #12]
 8018054:	899b      	ldrh	r3, [r3, #12]
 8018056:	b29c      	uxth	r4, r3
 8018058:	2001      	movs	r0, #1
 801805a:	f7f7 fe07 	bl	800fc6c <lwip_htons>
 801805e:	4603      	mov	r3, r0
 8018060:	461a      	mov	r2, r3
 8018062:	68fb      	ldr	r3, [r7, #12]
 8018064:	68db      	ldr	r3, [r3, #12]
 8018066:	4322      	orrs	r2, r4
 8018068:	b292      	uxth	r2, r2
 801806a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801806c:	687b      	ldr	r3, [r7, #4]
 801806e:	8b5b      	ldrh	r3, [r3, #26]
 8018070:	f043 0320 	orr.w	r3, r3, #32
 8018074:	b29a      	uxth	r2, r3
 8018076:	687b      	ldr	r3, [r7, #4]
 8018078:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801807a:	2300      	movs	r3, #0
 801807c:	e004      	b.n	8018088 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801807e:	2101      	movs	r1, #1
 8018080:	6878      	ldr	r0, [r7, #4]
 8018082:	f000 f80b 	bl	801809c <tcp_enqueue_flags>
 8018086:	4603      	mov	r3, r0
}
 8018088:	4618      	mov	r0, r3
 801808a:	3714      	adds	r7, #20
 801808c:	46bd      	mov	sp, r7
 801808e:	bd90      	pop	{r4, r7, pc}
 8018090:	080230a0 	.word	0x080230a0
 8018094:	080234d4 	.word	0x080234d4
 8018098:	08023120 	.word	0x08023120

0801809c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801809c:	b580      	push	{r7, lr}
 801809e:	b08a      	sub	sp, #40	; 0x28
 80180a0:	af02      	add	r7, sp, #8
 80180a2:	6078      	str	r0, [r7, #4]
 80180a4:	460b      	mov	r3, r1
 80180a6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80180a8:	2300      	movs	r3, #0
 80180aa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80180ac:	2300      	movs	r3, #0
 80180ae:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80180b0:	78fb      	ldrb	r3, [r7, #3]
 80180b2:	f003 0303 	and.w	r3, r3, #3
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d106      	bne.n	80180c8 <tcp_enqueue_flags+0x2c>
 80180ba:	4b67      	ldr	r3, [pc, #412]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 80180bc:	f240 4211 	movw	r2, #1041	; 0x411
 80180c0:	4966      	ldr	r1, [pc, #408]	; (801825c <tcp_enqueue_flags+0x1c0>)
 80180c2:	4867      	ldr	r0, [pc, #412]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 80180c4:	f005 f9b2 	bl	801d42c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d106      	bne.n	80180dc <tcp_enqueue_flags+0x40>
 80180ce:	4b62      	ldr	r3, [pc, #392]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 80180d0:	f240 4213 	movw	r2, #1043	; 0x413
 80180d4:	4963      	ldr	r1, [pc, #396]	; (8018264 <tcp_enqueue_flags+0x1c8>)
 80180d6:	4862      	ldr	r0, [pc, #392]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 80180d8:	f005 f9a8 	bl	801d42c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80180dc:	78fb      	ldrb	r3, [r7, #3]
 80180de:	f003 0302 	and.w	r3, r3, #2
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d001      	beq.n	80180ea <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80180e6:	2301      	movs	r3, #1
 80180e8:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80180ea:	7ffb      	ldrb	r3, [r7, #31]
 80180ec:	009b      	lsls	r3, r3, #2
 80180ee:	b2db      	uxtb	r3, r3
 80180f0:	f003 0304 	and.w	r3, r3, #4
 80180f4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80180f6:	7dfb      	ldrb	r3, [r7, #23]
 80180f8:	b29b      	uxth	r3, r3
 80180fa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80180fe:	4619      	mov	r1, r3
 8018100:	2036      	movs	r0, #54	; 0x36
 8018102:	f7fb f965 	bl	80133d0 <pbuf_alloc>
 8018106:	6138      	str	r0, [r7, #16]
 8018108:	693b      	ldr	r3, [r7, #16]
 801810a:	2b00      	cmp	r3, #0
 801810c:	d109      	bne.n	8018122 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	8b5b      	ldrh	r3, [r3, #26]
 8018112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018116:	b29a      	uxth	r2, r3
 8018118:	687b      	ldr	r3, [r7, #4]
 801811a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801811c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018120:	e095      	b.n	801824e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018122:	693b      	ldr	r3, [r7, #16]
 8018124:	895a      	ldrh	r2, [r3, #10]
 8018126:	7dfb      	ldrb	r3, [r7, #23]
 8018128:	b29b      	uxth	r3, r3
 801812a:	429a      	cmp	r2, r3
 801812c:	d206      	bcs.n	801813c <tcp_enqueue_flags+0xa0>
 801812e:	4b4a      	ldr	r3, [pc, #296]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 8018130:	f240 4239 	movw	r2, #1081	; 0x439
 8018134:	494c      	ldr	r1, [pc, #304]	; (8018268 <tcp_enqueue_flags+0x1cc>)
 8018136:	484a      	ldr	r0, [pc, #296]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 8018138:	f005 f978 	bl	801d42c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8018140:	78fa      	ldrb	r2, [r7, #3]
 8018142:	7ffb      	ldrb	r3, [r7, #31]
 8018144:	9300      	str	r3, [sp, #0]
 8018146:	460b      	mov	r3, r1
 8018148:	6939      	ldr	r1, [r7, #16]
 801814a:	6878      	ldr	r0, [r7, #4]
 801814c:	f7ff fd70 	bl	8017c30 <tcp_create_segment>
 8018150:	60f8      	str	r0, [r7, #12]
 8018152:	68fb      	ldr	r3, [r7, #12]
 8018154:	2b00      	cmp	r3, #0
 8018156:	d109      	bne.n	801816c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	8b5b      	ldrh	r3, [r3, #26]
 801815c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018160:	b29a      	uxth	r2, r3
 8018162:	687b      	ldr	r3, [r7, #4]
 8018164:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801816a:	e070      	b.n	801824e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801816c:	68fb      	ldr	r3, [r7, #12]
 801816e:	68db      	ldr	r3, [r3, #12]
 8018170:	f003 0303 	and.w	r3, r3, #3
 8018174:	2b00      	cmp	r3, #0
 8018176:	d006      	beq.n	8018186 <tcp_enqueue_flags+0xea>
 8018178:	4b37      	ldr	r3, [pc, #220]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 801817a:	f240 4242 	movw	r2, #1090	; 0x442
 801817e:	493b      	ldr	r1, [pc, #236]	; (801826c <tcp_enqueue_flags+0x1d0>)
 8018180:	4837      	ldr	r0, [pc, #220]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 8018182:	f005 f953 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018186:	68fb      	ldr	r3, [r7, #12]
 8018188:	891b      	ldrh	r3, [r3, #8]
 801818a:	2b00      	cmp	r3, #0
 801818c:	d006      	beq.n	801819c <tcp_enqueue_flags+0x100>
 801818e:	4b32      	ldr	r3, [pc, #200]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 8018190:	f240 4243 	movw	r2, #1091	; 0x443
 8018194:	4936      	ldr	r1, [pc, #216]	; (8018270 <tcp_enqueue_flags+0x1d4>)
 8018196:	4832      	ldr	r0, [pc, #200]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 8018198:	f005 f948 	bl	801d42c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d103      	bne.n	80181ac <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80181a4:	687b      	ldr	r3, [r7, #4]
 80181a6:	68fa      	ldr	r2, [r7, #12]
 80181a8:	66da      	str	r2, [r3, #108]	; 0x6c
 80181aa:	e00d      	b.n	80181c8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80181b0:	61bb      	str	r3, [r7, #24]
 80181b2:	e002      	b.n	80181ba <tcp_enqueue_flags+0x11e>
 80181b4:	69bb      	ldr	r3, [r7, #24]
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	61bb      	str	r3, [r7, #24]
 80181ba:	69bb      	ldr	r3, [r7, #24]
 80181bc:	681b      	ldr	r3, [r3, #0]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d1f8      	bne.n	80181b4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80181c2:	69bb      	ldr	r3, [r7, #24]
 80181c4:	68fa      	ldr	r2, [r7, #12]
 80181c6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	2200      	movs	r2, #0
 80181cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80181d0:	78fb      	ldrb	r3, [r7, #3]
 80181d2:	f003 0302 	and.w	r3, r3, #2
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d104      	bne.n	80181e4 <tcp_enqueue_flags+0x148>
 80181da:	78fb      	ldrb	r3, [r7, #3]
 80181dc:	f003 0301 	and.w	r3, r3, #1
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d004      	beq.n	80181ee <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80181e4:	687b      	ldr	r3, [r7, #4]
 80181e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80181e8:	1c5a      	adds	r2, r3, #1
 80181ea:	687b      	ldr	r3, [r7, #4]
 80181ec:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80181ee:	78fb      	ldrb	r3, [r7, #3]
 80181f0:	f003 0301 	and.w	r3, r3, #1
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d006      	beq.n	8018206 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	8b5b      	ldrh	r3, [r3, #26]
 80181fc:	f043 0320 	orr.w	r3, r3, #32
 8018200:	b29a      	uxth	r2, r3
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018206:	68fb      	ldr	r3, [r7, #12]
 8018208:	685b      	ldr	r3, [r3, #4]
 801820a:	4618      	mov	r0, r3
 801820c:	f7fb fc4c 	bl	8013aa8 <pbuf_clen>
 8018210:	4603      	mov	r3, r0
 8018212:	461a      	mov	r2, r3
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801821a:	4413      	add	r3, r2
 801821c:	b29a      	uxth	r2, r3
 801821e:	687b      	ldr	r3, [r7, #4]
 8018220:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801822a:	2b00      	cmp	r3, #0
 801822c:	d00e      	beq.n	801824c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801822e:	687b      	ldr	r3, [r7, #4]
 8018230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018232:	2b00      	cmp	r3, #0
 8018234:	d10a      	bne.n	801824c <tcp_enqueue_flags+0x1b0>
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801823a:	2b00      	cmp	r3, #0
 801823c:	d106      	bne.n	801824c <tcp_enqueue_flags+0x1b0>
 801823e:	4b06      	ldr	r3, [pc, #24]	; (8018258 <tcp_enqueue_flags+0x1bc>)
 8018240:	f240 4265 	movw	r2, #1125	; 0x465
 8018244:	490b      	ldr	r1, [pc, #44]	; (8018274 <tcp_enqueue_flags+0x1d8>)
 8018246:	4806      	ldr	r0, [pc, #24]	; (8018260 <tcp_enqueue_flags+0x1c4>)
 8018248:	f005 f8f0 	bl	801d42c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801824c:	2300      	movs	r3, #0
}
 801824e:	4618      	mov	r0, r3
 8018250:	3720      	adds	r7, #32
 8018252:	46bd      	mov	sp, r7
 8018254:	bd80      	pop	{r7, pc}
 8018256:	bf00      	nop
 8018258:	080230a0 	.word	0x080230a0
 801825c:	080234f0 	.word	0x080234f0
 8018260:	08023120 	.word	0x08023120
 8018264:	08023548 	.word	0x08023548
 8018268:	08023568 	.word	0x08023568
 801826c:	080235a4 	.word	0x080235a4
 8018270:	080235bc 	.word	0x080235bc
 8018274:	080235e8 	.word	0x080235e8

08018278 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018278:	b5b0      	push	{r4, r5, r7, lr}
 801827a:	b08a      	sub	sp, #40	; 0x28
 801827c:	af00      	add	r7, sp, #0
 801827e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	2b00      	cmp	r3, #0
 8018284:	d106      	bne.n	8018294 <tcp_output+0x1c>
 8018286:	4b9e      	ldr	r3, [pc, #632]	; (8018500 <tcp_output+0x288>)
 8018288:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801828c:	499d      	ldr	r1, [pc, #628]	; (8018504 <tcp_output+0x28c>)
 801828e:	489e      	ldr	r0, [pc, #632]	; (8018508 <tcp_output+0x290>)
 8018290:	f005 f8cc 	bl	801d42c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	7d1b      	ldrb	r3, [r3, #20]
 8018298:	2b01      	cmp	r3, #1
 801829a:	d106      	bne.n	80182aa <tcp_output+0x32>
 801829c:	4b98      	ldr	r3, [pc, #608]	; (8018500 <tcp_output+0x288>)
 801829e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 80182a2:	499a      	ldr	r1, [pc, #616]	; (801850c <tcp_output+0x294>)
 80182a4:	4898      	ldr	r0, [pc, #608]	; (8018508 <tcp_output+0x290>)
 80182a6:	f005 f8c1 	bl	801d42c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80182aa:	4b99      	ldr	r3, [pc, #612]	; (8018510 <tcp_output+0x298>)
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	687a      	ldr	r2, [r7, #4]
 80182b0:	429a      	cmp	r2, r3
 80182b2:	d101      	bne.n	80182b8 <tcp_output+0x40>
    return ERR_OK;
 80182b4:	2300      	movs	r3, #0
 80182b6:	e1ce      	b.n	8018656 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80182c4:	4293      	cmp	r3, r2
 80182c6:	bf28      	it	cs
 80182c8:	4613      	movcs	r3, r2
 80182ca:	b29b      	uxth	r3, r3
 80182cc:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80182d2:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80182d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d10b      	bne.n	80182f2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	8b5b      	ldrh	r3, [r3, #26]
 80182de:	f003 0302 	and.w	r3, r3, #2
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	f000 81aa 	beq.w	801863c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80182e8:	6878      	ldr	r0, [r7, #4]
 80182ea:	f000 fdcb 	bl	8018e84 <tcp_send_empty_ack>
 80182ee:	4603      	mov	r3, r0
 80182f0:	e1b1      	b.n	8018656 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80182f2:	6879      	ldr	r1, [r7, #4]
 80182f4:	687b      	ldr	r3, [r7, #4]
 80182f6:	3304      	adds	r3, #4
 80182f8:	461a      	mov	r2, r3
 80182fa:	6878      	ldr	r0, [r7, #4]
 80182fc:	f7ff fc7c 	bl	8017bf8 <tcp_route>
 8018300:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8018302:	697b      	ldr	r3, [r7, #20]
 8018304:	2b00      	cmp	r3, #0
 8018306:	d102      	bne.n	801830e <tcp_output+0x96>
    return ERR_RTE;
 8018308:	f06f 0303 	mvn.w	r3, #3
 801830c:	e1a3      	b.n	8018656 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	2b00      	cmp	r3, #0
 8018312:	d003      	beq.n	801831c <tcp_output+0xa4>
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	681b      	ldr	r3, [r3, #0]
 8018318:	2b00      	cmp	r3, #0
 801831a:	d111      	bne.n	8018340 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801831c:	697b      	ldr	r3, [r7, #20]
 801831e:	2b00      	cmp	r3, #0
 8018320:	d002      	beq.n	8018328 <tcp_output+0xb0>
 8018322:	697b      	ldr	r3, [r7, #20]
 8018324:	3304      	adds	r3, #4
 8018326:	e000      	b.n	801832a <tcp_output+0xb2>
 8018328:	2300      	movs	r3, #0
 801832a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801832c:	693b      	ldr	r3, [r7, #16]
 801832e:	2b00      	cmp	r3, #0
 8018330:	d102      	bne.n	8018338 <tcp_output+0xc0>
      return ERR_RTE;
 8018332:	f06f 0303 	mvn.w	r3, #3
 8018336:	e18e      	b.n	8018656 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018338:	693b      	ldr	r3, [r7, #16]
 801833a:	681a      	ldr	r2, [r3, #0]
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018342:	68db      	ldr	r3, [r3, #12]
 8018344:	685b      	ldr	r3, [r3, #4]
 8018346:	4618      	mov	r0, r3
 8018348:	f7f7 fca5 	bl	800fc96 <lwip_htonl>
 801834c:	4602      	mov	r2, r0
 801834e:	687b      	ldr	r3, [r7, #4]
 8018350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018352:	1ad3      	subs	r3, r2, r3
 8018354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018356:	8912      	ldrh	r2, [r2, #8]
 8018358:	4413      	add	r3, r2
 801835a:	69ba      	ldr	r2, [r7, #24]
 801835c:	429a      	cmp	r2, r3
 801835e:	d227      	bcs.n	80183b0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018366:	461a      	mov	r2, r3
 8018368:	69bb      	ldr	r3, [r7, #24]
 801836a:	4293      	cmp	r3, r2
 801836c:	d114      	bne.n	8018398 <tcp_output+0x120>
 801836e:	687b      	ldr	r3, [r7, #4]
 8018370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018372:	2b00      	cmp	r3, #0
 8018374:	d110      	bne.n	8018398 <tcp_output+0x120>
 8018376:	687b      	ldr	r3, [r7, #4]
 8018378:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801837c:	2b00      	cmp	r3, #0
 801837e:	d10b      	bne.n	8018398 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	2200      	movs	r2, #0
 8018384:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	2201      	movs	r2, #1
 801838c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	2200      	movs	r2, #0
 8018394:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	8b5b      	ldrh	r3, [r3, #26]
 801839c:	f003 0302 	and.w	r3, r3, #2
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	f000 814d 	beq.w	8018640 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80183a6:	6878      	ldr	r0, [r7, #4]
 80183a8:	f000 fd6c 	bl	8018e84 <tcp_send_empty_ack>
 80183ac:	4603      	mov	r3, r0
 80183ae:	e152      	b.n	8018656 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	2200      	movs	r2, #0
 80183b4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80183bc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80183be:	6a3b      	ldr	r3, [r7, #32]
 80183c0:	2b00      	cmp	r3, #0
 80183c2:	f000 811c 	beq.w	80185fe <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80183c6:	e002      	b.n	80183ce <tcp_output+0x156>
 80183c8:	6a3b      	ldr	r3, [r7, #32]
 80183ca:	681b      	ldr	r3, [r3, #0]
 80183cc:	623b      	str	r3, [r7, #32]
 80183ce:	6a3b      	ldr	r3, [r7, #32]
 80183d0:	681b      	ldr	r3, [r3, #0]
 80183d2:	2b00      	cmp	r3, #0
 80183d4:	d1f8      	bne.n	80183c8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80183d6:	e112      	b.n	80185fe <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80183d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80183da:	68db      	ldr	r3, [r3, #12]
 80183dc:	899b      	ldrh	r3, [r3, #12]
 80183de:	b29b      	uxth	r3, r3
 80183e0:	4618      	mov	r0, r3
 80183e2:	f7f7 fc43 	bl	800fc6c <lwip_htons>
 80183e6:	4603      	mov	r3, r0
 80183e8:	b2db      	uxtb	r3, r3
 80183ea:	f003 0304 	and.w	r3, r3, #4
 80183ee:	2b00      	cmp	r3, #0
 80183f0:	d006      	beq.n	8018400 <tcp_output+0x188>
 80183f2:	4b43      	ldr	r3, [pc, #268]	; (8018500 <tcp_output+0x288>)
 80183f4:	f240 5236 	movw	r2, #1334	; 0x536
 80183f8:	4946      	ldr	r1, [pc, #280]	; (8018514 <tcp_output+0x29c>)
 80183fa:	4843      	ldr	r0, [pc, #268]	; (8018508 <tcp_output+0x290>)
 80183fc:	f005 f816 	bl	801d42c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018404:	2b00      	cmp	r3, #0
 8018406:	d01f      	beq.n	8018448 <tcp_output+0x1d0>
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	8b5b      	ldrh	r3, [r3, #26]
 801840c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8018410:	2b00      	cmp	r3, #0
 8018412:	d119      	bne.n	8018448 <tcp_output+0x1d0>
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018418:	2b00      	cmp	r3, #0
 801841a:	d00b      	beq.n	8018434 <tcp_output+0x1bc>
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018420:	681b      	ldr	r3, [r3, #0]
 8018422:	2b00      	cmp	r3, #0
 8018424:	d110      	bne.n	8018448 <tcp_output+0x1d0>
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801842a:	891a      	ldrh	r2, [r3, #8]
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018430:	429a      	cmp	r2, r3
 8018432:	d209      	bcs.n	8018448 <tcp_output+0x1d0>
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801843a:	2b00      	cmp	r3, #0
 801843c:	d004      	beq.n	8018448 <tcp_output+0x1d0>
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018444:	2b08      	cmp	r3, #8
 8018446:	d901      	bls.n	801844c <tcp_output+0x1d4>
 8018448:	2301      	movs	r3, #1
 801844a:	e000      	b.n	801844e <tcp_output+0x1d6>
 801844c:	2300      	movs	r3, #0
 801844e:	2b00      	cmp	r3, #0
 8018450:	d106      	bne.n	8018460 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	8b5b      	ldrh	r3, [r3, #26]
 8018456:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801845a:	2b00      	cmp	r3, #0
 801845c:	f000 80e4 	beq.w	8018628 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018460:	687b      	ldr	r3, [r7, #4]
 8018462:	7d1b      	ldrb	r3, [r3, #20]
 8018464:	2b02      	cmp	r3, #2
 8018466:	d00d      	beq.n	8018484 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801846a:	68db      	ldr	r3, [r3, #12]
 801846c:	899b      	ldrh	r3, [r3, #12]
 801846e:	b29c      	uxth	r4, r3
 8018470:	2010      	movs	r0, #16
 8018472:	f7f7 fbfb 	bl	800fc6c <lwip_htons>
 8018476:	4603      	mov	r3, r0
 8018478:	461a      	mov	r2, r3
 801847a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801847c:	68db      	ldr	r3, [r3, #12]
 801847e:	4322      	orrs	r2, r4
 8018480:	b292      	uxth	r2, r2
 8018482:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018484:	697a      	ldr	r2, [r7, #20]
 8018486:	6879      	ldr	r1, [r7, #4]
 8018488:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801848a:	f000 f909 	bl	80186a0 <tcp_output_segment>
 801848e:	4603      	mov	r3, r0
 8018490:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018496:	2b00      	cmp	r3, #0
 8018498:	d009      	beq.n	80184ae <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	8b5b      	ldrh	r3, [r3, #26]
 801849e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80184a2:	b29a      	uxth	r2, r3
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	835a      	strh	r2, [r3, #26]
      return err;
 80184a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80184ac:	e0d3      	b.n	8018656 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80184ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184b0:	681a      	ldr	r2, [r3, #0]
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	7d1b      	ldrb	r3, [r3, #20]
 80184ba:	2b02      	cmp	r3, #2
 80184bc:	d006      	beq.n	80184cc <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	8b5b      	ldrh	r3, [r3, #26]
 80184c2:	f023 0303 	bic.w	r3, r3, #3
 80184c6:	b29a      	uxth	r2, r3
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80184cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184ce:	68db      	ldr	r3, [r3, #12]
 80184d0:	685b      	ldr	r3, [r3, #4]
 80184d2:	4618      	mov	r0, r3
 80184d4:	f7f7 fbdf 	bl	800fc96 <lwip_htonl>
 80184d8:	4604      	mov	r4, r0
 80184da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184dc:	891b      	ldrh	r3, [r3, #8]
 80184de:	461d      	mov	r5, r3
 80184e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184e2:	68db      	ldr	r3, [r3, #12]
 80184e4:	899b      	ldrh	r3, [r3, #12]
 80184e6:	b29b      	uxth	r3, r3
 80184e8:	4618      	mov	r0, r3
 80184ea:	f7f7 fbbf 	bl	800fc6c <lwip_htons>
 80184ee:	4603      	mov	r3, r0
 80184f0:	b2db      	uxtb	r3, r3
 80184f2:	f003 0303 	and.w	r3, r3, #3
 80184f6:	2b00      	cmp	r3, #0
 80184f8:	d00e      	beq.n	8018518 <tcp_output+0x2a0>
 80184fa:	2301      	movs	r3, #1
 80184fc:	e00d      	b.n	801851a <tcp_output+0x2a2>
 80184fe:	bf00      	nop
 8018500:	080230a0 	.word	0x080230a0
 8018504:	08023610 	.word	0x08023610
 8018508:	08023120 	.word	0x08023120
 801850c:	08023628 	.word	0x08023628
 8018510:	24007210 	.word	0x24007210
 8018514:	08023650 	.word	0x08023650
 8018518:	2300      	movs	r3, #0
 801851a:	442b      	add	r3, r5
 801851c:	4423      	add	r3, r4
 801851e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018524:	68bb      	ldr	r3, [r7, #8]
 8018526:	1ad3      	subs	r3, r2, r3
 8018528:	2b00      	cmp	r3, #0
 801852a:	da02      	bge.n	8018532 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801852c:	687b      	ldr	r3, [r7, #4]
 801852e:	68ba      	ldr	r2, [r7, #8]
 8018530:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8018532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018534:	891b      	ldrh	r3, [r3, #8]
 8018536:	461c      	mov	r4, r3
 8018538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801853a:	68db      	ldr	r3, [r3, #12]
 801853c:	899b      	ldrh	r3, [r3, #12]
 801853e:	b29b      	uxth	r3, r3
 8018540:	4618      	mov	r0, r3
 8018542:	f7f7 fb93 	bl	800fc6c <lwip_htons>
 8018546:	4603      	mov	r3, r0
 8018548:	b2db      	uxtb	r3, r3
 801854a:	f003 0303 	and.w	r3, r3, #3
 801854e:	2b00      	cmp	r3, #0
 8018550:	d001      	beq.n	8018556 <tcp_output+0x2de>
 8018552:	2301      	movs	r3, #1
 8018554:	e000      	b.n	8018558 <tcp_output+0x2e0>
 8018556:	2300      	movs	r3, #0
 8018558:	4423      	add	r3, r4
 801855a:	2b00      	cmp	r3, #0
 801855c:	d049      	beq.n	80185f2 <tcp_output+0x37a>
      seg->next = NULL;
 801855e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018560:	2200      	movs	r2, #0
 8018562:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018564:	687b      	ldr	r3, [r7, #4]
 8018566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018568:	2b00      	cmp	r3, #0
 801856a:	d105      	bne.n	8018578 <tcp_output+0x300>
        pcb->unacked = seg;
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018570:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8018572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018574:	623b      	str	r3, [r7, #32]
 8018576:	e03f      	b.n	80185f8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8018578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801857a:	68db      	ldr	r3, [r3, #12]
 801857c:	685b      	ldr	r3, [r3, #4]
 801857e:	4618      	mov	r0, r3
 8018580:	f7f7 fb89 	bl	800fc96 <lwip_htonl>
 8018584:	4604      	mov	r4, r0
 8018586:	6a3b      	ldr	r3, [r7, #32]
 8018588:	68db      	ldr	r3, [r3, #12]
 801858a:	685b      	ldr	r3, [r3, #4]
 801858c:	4618      	mov	r0, r3
 801858e:	f7f7 fb82 	bl	800fc96 <lwip_htonl>
 8018592:	4603      	mov	r3, r0
 8018594:	1ae3      	subs	r3, r4, r3
 8018596:	2b00      	cmp	r3, #0
 8018598:	da24      	bge.n	80185e4 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	3370      	adds	r3, #112	; 0x70
 801859e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80185a0:	e002      	b.n	80185a8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80185a2:	69fb      	ldr	r3, [r7, #28]
 80185a4:	681b      	ldr	r3, [r3, #0]
 80185a6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80185a8:	69fb      	ldr	r3, [r7, #28]
 80185aa:	681b      	ldr	r3, [r3, #0]
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d011      	beq.n	80185d4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80185b0:	69fb      	ldr	r3, [r7, #28]
 80185b2:	681b      	ldr	r3, [r3, #0]
 80185b4:	68db      	ldr	r3, [r3, #12]
 80185b6:	685b      	ldr	r3, [r3, #4]
 80185b8:	4618      	mov	r0, r3
 80185ba:	f7f7 fb6c 	bl	800fc96 <lwip_htonl>
 80185be:	4604      	mov	r4, r0
 80185c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185c2:	68db      	ldr	r3, [r3, #12]
 80185c4:	685b      	ldr	r3, [r3, #4]
 80185c6:	4618      	mov	r0, r3
 80185c8:	f7f7 fb65 	bl	800fc96 <lwip_htonl>
 80185cc:	4603      	mov	r3, r0
 80185ce:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	dbe6      	blt.n	80185a2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80185d4:	69fb      	ldr	r3, [r7, #28]
 80185d6:	681a      	ldr	r2, [r3, #0]
 80185d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185da:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80185dc:	69fb      	ldr	r3, [r7, #28]
 80185de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80185e0:	601a      	str	r2, [r3, #0]
 80185e2:	e009      	b.n	80185f8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80185e4:	6a3b      	ldr	r3, [r7, #32]
 80185e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80185e8:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80185ea:	6a3b      	ldr	r3, [r7, #32]
 80185ec:	681b      	ldr	r3, [r3, #0]
 80185ee:	623b      	str	r3, [r7, #32]
 80185f0:	e002      	b.n	80185f8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80185f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80185f4:	f7fc fc43 	bl	8014e7e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80185f8:	687b      	ldr	r3, [r7, #4]
 80185fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80185fc:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80185fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018600:	2b00      	cmp	r3, #0
 8018602:	d012      	beq.n	801862a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8018604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018606:	68db      	ldr	r3, [r3, #12]
 8018608:	685b      	ldr	r3, [r3, #4]
 801860a:	4618      	mov	r0, r3
 801860c:	f7f7 fb43 	bl	800fc96 <lwip_htonl>
 8018610:	4602      	mov	r2, r0
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018616:	1ad3      	subs	r3, r2, r3
 8018618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801861a:	8912      	ldrh	r2, [r2, #8]
 801861c:	4413      	add	r3, r2
  while (seg != NULL &&
 801861e:	69ba      	ldr	r2, [r7, #24]
 8018620:	429a      	cmp	r2, r3
 8018622:	f4bf aed9 	bcs.w	80183d8 <tcp_output+0x160>
 8018626:	e000      	b.n	801862a <tcp_output+0x3b2>
      break;
 8018628:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801862e:	2b00      	cmp	r3, #0
 8018630:	d108      	bne.n	8018644 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018632:	687b      	ldr	r3, [r7, #4]
 8018634:	2200      	movs	r2, #0
 8018636:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801863a:	e004      	b.n	8018646 <tcp_output+0x3ce>
    goto output_done;
 801863c:	bf00      	nop
 801863e:	e002      	b.n	8018646 <tcp_output+0x3ce>
    goto output_done;
 8018640:	bf00      	nop
 8018642:	e000      	b.n	8018646 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018644:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8018646:	687b      	ldr	r3, [r7, #4]
 8018648:	8b5b      	ldrh	r3, [r3, #26]
 801864a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801864e:	b29a      	uxth	r2, r3
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018654:	2300      	movs	r3, #0
}
 8018656:	4618      	mov	r0, r3
 8018658:	3728      	adds	r7, #40	; 0x28
 801865a:	46bd      	mov	sp, r7
 801865c:	bdb0      	pop	{r4, r5, r7, pc}
 801865e:	bf00      	nop

08018660 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018660:	b580      	push	{r7, lr}
 8018662:	b082      	sub	sp, #8
 8018664:	af00      	add	r7, sp, #0
 8018666:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	2b00      	cmp	r3, #0
 801866c:	d106      	bne.n	801867c <tcp_output_segment_busy+0x1c>
 801866e:	4b09      	ldr	r3, [pc, #36]	; (8018694 <tcp_output_segment_busy+0x34>)
 8018670:	f240 529a 	movw	r2, #1434	; 0x59a
 8018674:	4908      	ldr	r1, [pc, #32]	; (8018698 <tcp_output_segment_busy+0x38>)
 8018676:	4809      	ldr	r0, [pc, #36]	; (801869c <tcp_output_segment_busy+0x3c>)
 8018678:	f004 fed8 	bl	801d42c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801867c:	687b      	ldr	r3, [r7, #4]
 801867e:	685b      	ldr	r3, [r3, #4]
 8018680:	7b9b      	ldrb	r3, [r3, #14]
 8018682:	2b01      	cmp	r3, #1
 8018684:	d001      	beq.n	801868a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8018686:	2301      	movs	r3, #1
 8018688:	e000      	b.n	801868c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801868a:	2300      	movs	r3, #0
}
 801868c:	4618      	mov	r0, r3
 801868e:	3708      	adds	r7, #8
 8018690:	46bd      	mov	sp, r7
 8018692:	bd80      	pop	{r7, pc}
 8018694:	080230a0 	.word	0x080230a0
 8018698:	08023668 	.word	0x08023668
 801869c:	08023120 	.word	0x08023120

080186a0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80186a0:	b5b0      	push	{r4, r5, r7, lr}
 80186a2:	b08c      	sub	sp, #48	; 0x30
 80186a4:	af04      	add	r7, sp, #16
 80186a6:	60f8      	str	r0, [r7, #12]
 80186a8:	60b9      	str	r1, [r7, #8]
 80186aa:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80186ac:	68fb      	ldr	r3, [r7, #12]
 80186ae:	2b00      	cmp	r3, #0
 80186b0:	d106      	bne.n	80186c0 <tcp_output_segment+0x20>
 80186b2:	4b63      	ldr	r3, [pc, #396]	; (8018840 <tcp_output_segment+0x1a0>)
 80186b4:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80186b8:	4962      	ldr	r1, [pc, #392]	; (8018844 <tcp_output_segment+0x1a4>)
 80186ba:	4863      	ldr	r0, [pc, #396]	; (8018848 <tcp_output_segment+0x1a8>)
 80186bc:	f004 feb6 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80186c0:	68bb      	ldr	r3, [r7, #8]
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d106      	bne.n	80186d4 <tcp_output_segment+0x34>
 80186c6:	4b5e      	ldr	r3, [pc, #376]	; (8018840 <tcp_output_segment+0x1a0>)
 80186c8:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80186cc:	495f      	ldr	r1, [pc, #380]	; (801884c <tcp_output_segment+0x1ac>)
 80186ce:	485e      	ldr	r0, [pc, #376]	; (8018848 <tcp_output_segment+0x1a8>)
 80186d0:	f004 feac 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	d106      	bne.n	80186e8 <tcp_output_segment+0x48>
 80186da:	4b59      	ldr	r3, [pc, #356]	; (8018840 <tcp_output_segment+0x1a0>)
 80186dc:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80186e0:	495b      	ldr	r1, [pc, #364]	; (8018850 <tcp_output_segment+0x1b0>)
 80186e2:	4859      	ldr	r0, [pc, #356]	; (8018848 <tcp_output_segment+0x1a8>)
 80186e4:	f004 fea2 	bl	801d42c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80186e8:	68f8      	ldr	r0, [r7, #12]
 80186ea:	f7ff ffb9 	bl	8018660 <tcp_output_segment_busy>
 80186ee:	4603      	mov	r3, r0
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d001      	beq.n	80186f8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80186f4:	2300      	movs	r3, #0
 80186f6:	e09f      	b.n	8018838 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80186f8:	68bb      	ldr	r3, [r7, #8]
 80186fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80186fc:	68fb      	ldr	r3, [r7, #12]
 80186fe:	68dc      	ldr	r4, [r3, #12]
 8018700:	4610      	mov	r0, r2
 8018702:	f7f7 fac8 	bl	800fc96 <lwip_htonl>
 8018706:	4603      	mov	r3, r0
 8018708:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801870a:	68bb      	ldr	r3, [r7, #8]
 801870c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	68dc      	ldr	r4, [r3, #12]
 8018712:	4610      	mov	r0, r2
 8018714:	f7f7 faaa 	bl	800fc6c <lwip_htons>
 8018718:	4603      	mov	r3, r0
 801871a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801871c:	68bb      	ldr	r3, [r7, #8]
 801871e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018720:	68ba      	ldr	r2, [r7, #8]
 8018722:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8018724:	441a      	add	r2, r3
 8018726:	68bb      	ldr	r3, [r7, #8]
 8018728:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801872a:	68fb      	ldr	r3, [r7, #12]
 801872c:	68db      	ldr	r3, [r3, #12]
 801872e:	3314      	adds	r3, #20
 8018730:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8018732:	68fb      	ldr	r3, [r7, #12]
 8018734:	7a9b      	ldrb	r3, [r3, #10]
 8018736:	f003 0301 	and.w	r3, r3, #1
 801873a:	2b00      	cmp	r3, #0
 801873c:	d015      	beq.n	801876a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801873e:	68bb      	ldr	r3, [r7, #8]
 8018740:	3304      	adds	r3, #4
 8018742:	461a      	mov	r2, r3
 8018744:	6879      	ldr	r1, [r7, #4]
 8018746:	f44f 7006 	mov.w	r0, #536	; 0x218
 801874a:	f7fc fe8f 	bl	801546c <tcp_eff_send_mss_netif>
 801874e:	4603      	mov	r3, r0
 8018750:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018752:	8b7b      	ldrh	r3, [r7, #26]
 8018754:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8018758:	4618      	mov	r0, r3
 801875a:	f7f7 fa9c 	bl	800fc96 <lwip_htonl>
 801875e:	4602      	mov	r2, r0
 8018760:	69fb      	ldr	r3, [r7, #28]
 8018762:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018764:	69fb      	ldr	r3, [r7, #28]
 8018766:	3304      	adds	r3, #4
 8018768:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801876a:	68bb      	ldr	r3, [r7, #8]
 801876c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018770:	2b00      	cmp	r3, #0
 8018772:	da02      	bge.n	801877a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018774:	68bb      	ldr	r3, [r7, #8]
 8018776:	2200      	movs	r2, #0
 8018778:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801877a:	68bb      	ldr	r3, [r7, #8]
 801877c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801877e:	2b00      	cmp	r3, #0
 8018780:	d10c      	bne.n	801879c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018782:	4b34      	ldr	r3, [pc, #208]	; (8018854 <tcp_output_segment+0x1b4>)
 8018784:	681a      	ldr	r2, [r3, #0]
 8018786:	68bb      	ldr	r3, [r7, #8]
 8018788:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801878a:	68fb      	ldr	r3, [r7, #12]
 801878c:	68db      	ldr	r3, [r3, #12]
 801878e:	685b      	ldr	r3, [r3, #4]
 8018790:	4618      	mov	r0, r3
 8018792:	f7f7 fa80 	bl	800fc96 <lwip_htonl>
 8018796:	4602      	mov	r2, r0
 8018798:	68bb      	ldr	r3, [r7, #8]
 801879a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801879c:	68fb      	ldr	r3, [r7, #12]
 801879e:	68da      	ldr	r2, [r3, #12]
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	685b      	ldr	r3, [r3, #4]
 80187a4:	685b      	ldr	r3, [r3, #4]
 80187a6:	1ad3      	subs	r3, r2, r3
 80187a8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80187aa:	68fb      	ldr	r3, [r7, #12]
 80187ac:	685b      	ldr	r3, [r3, #4]
 80187ae:	8959      	ldrh	r1, [r3, #10]
 80187b0:	68fb      	ldr	r3, [r7, #12]
 80187b2:	685b      	ldr	r3, [r3, #4]
 80187b4:	8b3a      	ldrh	r2, [r7, #24]
 80187b6:	1a8a      	subs	r2, r1, r2
 80187b8:	b292      	uxth	r2, r2
 80187ba:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	685b      	ldr	r3, [r3, #4]
 80187c0:	8919      	ldrh	r1, [r3, #8]
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	685b      	ldr	r3, [r3, #4]
 80187c6:	8b3a      	ldrh	r2, [r7, #24]
 80187c8:	1a8a      	subs	r2, r1, r2
 80187ca:	b292      	uxth	r2, r2
 80187cc:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80187ce:	68fb      	ldr	r3, [r7, #12]
 80187d0:	685b      	ldr	r3, [r3, #4]
 80187d2:	68fa      	ldr	r2, [r7, #12]
 80187d4:	68d2      	ldr	r2, [r2, #12]
 80187d6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80187d8:	68fb      	ldr	r3, [r7, #12]
 80187da:	68db      	ldr	r3, [r3, #12]
 80187dc:	2200      	movs	r2, #0
 80187de:	741a      	strb	r2, [r3, #16]
 80187e0:	2200      	movs	r2, #0
 80187e2:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	68db      	ldr	r3, [r3, #12]
 80187e8:	f103 0214 	add.w	r2, r3, #20
 80187ec:	68fb      	ldr	r3, [r7, #12]
 80187ee:	7a9b      	ldrb	r3, [r3, #10]
 80187f0:	009b      	lsls	r3, r3, #2
 80187f2:	f003 0304 	and.w	r3, r3, #4
 80187f6:	4413      	add	r3, r2
 80187f8:	69fa      	ldr	r2, [r7, #28]
 80187fa:	429a      	cmp	r2, r3
 80187fc:	d006      	beq.n	801880c <tcp_output_segment+0x16c>
 80187fe:	4b10      	ldr	r3, [pc, #64]	; (8018840 <tcp_output_segment+0x1a0>)
 8018800:	f240 621c 	movw	r2, #1564	; 0x61c
 8018804:	4914      	ldr	r1, [pc, #80]	; (8018858 <tcp_output_segment+0x1b8>)
 8018806:	4810      	ldr	r0, [pc, #64]	; (8018848 <tcp_output_segment+0x1a8>)
 8018808:	f004 fe10 	bl	801d42c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801880c:	68fb      	ldr	r3, [r7, #12]
 801880e:	6858      	ldr	r0, [r3, #4]
 8018810:	68b9      	ldr	r1, [r7, #8]
 8018812:	68bb      	ldr	r3, [r7, #8]
 8018814:	1d1c      	adds	r4, r3, #4
 8018816:	68bb      	ldr	r3, [r7, #8]
 8018818:	7add      	ldrb	r5, [r3, #11]
 801881a:	68bb      	ldr	r3, [r7, #8]
 801881c:	7a9b      	ldrb	r3, [r3, #10]
 801881e:	687a      	ldr	r2, [r7, #4]
 8018820:	9202      	str	r2, [sp, #8]
 8018822:	2206      	movs	r2, #6
 8018824:	9201      	str	r2, [sp, #4]
 8018826:	9300      	str	r3, [sp, #0]
 8018828:	462b      	mov	r3, r5
 801882a:	4622      	mov	r2, r4
 801882c:	f7f8 feb2 	bl	8011594 <ip4_output_if>
 8018830:	4603      	mov	r3, r0
 8018832:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8018834:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018838:	4618      	mov	r0, r3
 801883a:	3720      	adds	r7, #32
 801883c:	46bd      	mov	sp, r7
 801883e:	bdb0      	pop	{r4, r5, r7, pc}
 8018840:	080230a0 	.word	0x080230a0
 8018844:	08023690 	.word	0x08023690
 8018848:	08023120 	.word	0x08023120
 801884c:	080236b0 	.word	0x080236b0
 8018850:	080236d0 	.word	0x080236d0
 8018854:	24007200 	.word	0x24007200
 8018858:	080236f4 	.word	0x080236f4

0801885c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801885c:	b5b0      	push	{r4, r5, r7, lr}
 801885e:	b084      	sub	sp, #16
 8018860:	af00      	add	r7, sp, #0
 8018862:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	2b00      	cmp	r3, #0
 8018868:	d106      	bne.n	8018878 <tcp_rexmit_rto_prepare+0x1c>
 801886a:	4b31      	ldr	r3, [pc, #196]	; (8018930 <tcp_rexmit_rto_prepare+0xd4>)
 801886c:	f240 6263 	movw	r2, #1635	; 0x663
 8018870:	4930      	ldr	r1, [pc, #192]	; (8018934 <tcp_rexmit_rto_prepare+0xd8>)
 8018872:	4831      	ldr	r0, [pc, #196]	; (8018938 <tcp_rexmit_rto_prepare+0xdc>)
 8018874:	f004 fdda 	bl	801d42c <iprintf>

  if (pcb->unacked == NULL) {
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801887c:	2b00      	cmp	r3, #0
 801887e:	d102      	bne.n	8018886 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018880:	f06f 0305 	mvn.w	r3, #5
 8018884:	e050      	b.n	8018928 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801888a:	60fb      	str	r3, [r7, #12]
 801888c:	e00b      	b.n	80188a6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801888e:	68f8      	ldr	r0, [r7, #12]
 8018890:	f7ff fee6 	bl	8018660 <tcp_output_segment_busy>
 8018894:	4603      	mov	r3, r0
 8018896:	2b00      	cmp	r3, #0
 8018898:	d002      	beq.n	80188a0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801889a:	f06f 0305 	mvn.w	r3, #5
 801889e:	e043      	b.n	8018928 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80188a0:	68fb      	ldr	r3, [r7, #12]
 80188a2:	681b      	ldr	r3, [r3, #0]
 80188a4:	60fb      	str	r3, [r7, #12]
 80188a6:	68fb      	ldr	r3, [r7, #12]
 80188a8:	681b      	ldr	r3, [r3, #0]
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	d1ef      	bne.n	801888e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80188ae:	68f8      	ldr	r0, [r7, #12]
 80188b0:	f7ff fed6 	bl	8018660 <tcp_output_segment_busy>
 80188b4:	4603      	mov	r3, r0
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d002      	beq.n	80188c0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80188ba:	f06f 0305 	mvn.w	r3, #5
 80188be:	e033      	b.n	8018928 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80188c4:	68fb      	ldr	r3, [r7, #12]
 80188c6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80188d0:	687b      	ldr	r3, [r7, #4]
 80188d2:	2200      	movs	r2, #0
 80188d4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	8b5b      	ldrh	r3, [r3, #26]
 80188da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80188de:	b29a      	uxth	r2, r3
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80188e4:	68fb      	ldr	r3, [r7, #12]
 80188e6:	68db      	ldr	r3, [r3, #12]
 80188e8:	685b      	ldr	r3, [r3, #4]
 80188ea:	4618      	mov	r0, r3
 80188ec:	f7f7 f9d3 	bl	800fc96 <lwip_htonl>
 80188f0:	4604      	mov	r4, r0
 80188f2:	68fb      	ldr	r3, [r7, #12]
 80188f4:	891b      	ldrh	r3, [r3, #8]
 80188f6:	461d      	mov	r5, r3
 80188f8:	68fb      	ldr	r3, [r7, #12]
 80188fa:	68db      	ldr	r3, [r3, #12]
 80188fc:	899b      	ldrh	r3, [r3, #12]
 80188fe:	b29b      	uxth	r3, r3
 8018900:	4618      	mov	r0, r3
 8018902:	f7f7 f9b3 	bl	800fc6c <lwip_htons>
 8018906:	4603      	mov	r3, r0
 8018908:	b2db      	uxtb	r3, r3
 801890a:	f003 0303 	and.w	r3, r3, #3
 801890e:	2b00      	cmp	r3, #0
 8018910:	d001      	beq.n	8018916 <tcp_rexmit_rto_prepare+0xba>
 8018912:	2301      	movs	r3, #1
 8018914:	e000      	b.n	8018918 <tcp_rexmit_rto_prepare+0xbc>
 8018916:	2300      	movs	r3, #0
 8018918:	442b      	add	r3, r5
 801891a:	18e2      	adds	r2, r4, r3
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	2200      	movs	r2, #0
 8018924:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8018926:	2300      	movs	r3, #0
}
 8018928:	4618      	mov	r0, r3
 801892a:	3710      	adds	r7, #16
 801892c:	46bd      	mov	sp, r7
 801892e:	bdb0      	pop	{r4, r5, r7, pc}
 8018930:	080230a0 	.word	0x080230a0
 8018934:	08023708 	.word	0x08023708
 8018938:	08023120 	.word	0x08023120

0801893c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801893c:	b580      	push	{r7, lr}
 801893e:	b082      	sub	sp, #8
 8018940:	af00      	add	r7, sp, #0
 8018942:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	2b00      	cmp	r3, #0
 8018948:	d106      	bne.n	8018958 <tcp_rexmit_rto_commit+0x1c>
 801894a:	4b0d      	ldr	r3, [pc, #52]	; (8018980 <tcp_rexmit_rto_commit+0x44>)
 801894c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8018950:	490c      	ldr	r1, [pc, #48]	; (8018984 <tcp_rexmit_rto_commit+0x48>)
 8018952:	480d      	ldr	r0, [pc, #52]	; (8018988 <tcp_rexmit_rto_commit+0x4c>)
 8018954:	f004 fd6a 	bl	801d42c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801895e:	2bff      	cmp	r3, #255	; 0xff
 8018960:	d007      	beq.n	8018972 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018968:	3301      	adds	r3, #1
 801896a:	b2da      	uxtb	r2, r3
 801896c:	687b      	ldr	r3, [r7, #4]
 801896e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8018972:	6878      	ldr	r0, [r7, #4]
 8018974:	f7ff fc80 	bl	8018278 <tcp_output>
}
 8018978:	bf00      	nop
 801897a:	3708      	adds	r7, #8
 801897c:	46bd      	mov	sp, r7
 801897e:	bd80      	pop	{r7, pc}
 8018980:	080230a0 	.word	0x080230a0
 8018984:	0802372c 	.word	0x0802372c
 8018988:	08023120 	.word	0x08023120

0801898c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b082      	sub	sp, #8
 8018990:	af00      	add	r7, sp, #0
 8018992:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	2b00      	cmp	r3, #0
 8018998:	d106      	bne.n	80189a8 <tcp_rexmit_rto+0x1c>
 801899a:	4b0a      	ldr	r3, [pc, #40]	; (80189c4 <tcp_rexmit_rto+0x38>)
 801899c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80189a0:	4909      	ldr	r1, [pc, #36]	; (80189c8 <tcp_rexmit_rto+0x3c>)
 80189a2:	480a      	ldr	r0, [pc, #40]	; (80189cc <tcp_rexmit_rto+0x40>)
 80189a4:	f004 fd42 	bl	801d42c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80189a8:	6878      	ldr	r0, [r7, #4]
 80189aa:	f7ff ff57 	bl	801885c <tcp_rexmit_rto_prepare>
 80189ae:	4603      	mov	r3, r0
 80189b0:	2b00      	cmp	r3, #0
 80189b2:	d102      	bne.n	80189ba <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80189b4:	6878      	ldr	r0, [r7, #4]
 80189b6:	f7ff ffc1 	bl	801893c <tcp_rexmit_rto_commit>
  }
}
 80189ba:	bf00      	nop
 80189bc:	3708      	adds	r7, #8
 80189be:	46bd      	mov	sp, r7
 80189c0:	bd80      	pop	{r7, pc}
 80189c2:	bf00      	nop
 80189c4:	080230a0 	.word	0x080230a0
 80189c8:	08023750 	.word	0x08023750
 80189cc:	08023120 	.word	0x08023120

080189d0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80189d0:	b590      	push	{r4, r7, lr}
 80189d2:	b085      	sub	sp, #20
 80189d4:	af00      	add	r7, sp, #0
 80189d6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d106      	bne.n	80189ec <tcp_rexmit+0x1c>
 80189de:	4b2f      	ldr	r3, [pc, #188]	; (8018a9c <tcp_rexmit+0xcc>)
 80189e0:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80189e4:	492e      	ldr	r1, [pc, #184]	; (8018aa0 <tcp_rexmit+0xd0>)
 80189e6:	482f      	ldr	r0, [pc, #188]	; (8018aa4 <tcp_rexmit+0xd4>)
 80189e8:	f004 fd20 	bl	801d42c <iprintf>

  if (pcb->unacked == NULL) {
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d102      	bne.n	80189fa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80189f4:	f06f 0305 	mvn.w	r3, #5
 80189f8:	e04c      	b.n	8018a94 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80189fe:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8018a00:	68b8      	ldr	r0, [r7, #8]
 8018a02:	f7ff fe2d 	bl	8018660 <tcp_output_segment_busy>
 8018a06:	4603      	mov	r3, r0
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d002      	beq.n	8018a12 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8018a0c:	f06f 0305 	mvn.w	r3, #5
 8018a10:	e040      	b.n	8018a94 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8018a12:	68bb      	ldr	r3, [r7, #8]
 8018a14:	681a      	ldr	r2, [r3, #0]
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	336c      	adds	r3, #108	; 0x6c
 8018a1e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018a20:	e002      	b.n	8018a28 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8018a22:	68fb      	ldr	r3, [r7, #12]
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018a28:	68fb      	ldr	r3, [r7, #12]
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	2b00      	cmp	r3, #0
 8018a2e:	d011      	beq.n	8018a54 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018a30:	68fb      	ldr	r3, [r7, #12]
 8018a32:	681b      	ldr	r3, [r3, #0]
 8018a34:	68db      	ldr	r3, [r3, #12]
 8018a36:	685b      	ldr	r3, [r3, #4]
 8018a38:	4618      	mov	r0, r3
 8018a3a:	f7f7 f92c 	bl	800fc96 <lwip_htonl>
 8018a3e:	4604      	mov	r4, r0
 8018a40:	68bb      	ldr	r3, [r7, #8]
 8018a42:	68db      	ldr	r3, [r3, #12]
 8018a44:	685b      	ldr	r3, [r3, #4]
 8018a46:	4618      	mov	r0, r3
 8018a48:	f7f7 f925 	bl	800fc96 <lwip_htonl>
 8018a4c:	4603      	mov	r3, r0
 8018a4e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	dbe6      	blt.n	8018a22 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	681a      	ldr	r2, [r3, #0]
 8018a58:	68bb      	ldr	r3, [r7, #8]
 8018a5a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8018a5c:	68fb      	ldr	r3, [r7, #12]
 8018a5e:	68ba      	ldr	r2, [r7, #8]
 8018a60:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8018a62:	68bb      	ldr	r3, [r7, #8]
 8018a64:	681b      	ldr	r3, [r3, #0]
 8018a66:	2b00      	cmp	r3, #0
 8018a68:	d103      	bne.n	8018a72 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	2200      	movs	r2, #0
 8018a6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8018a72:	687b      	ldr	r3, [r7, #4]
 8018a74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018a78:	2bff      	cmp	r3, #255	; 0xff
 8018a7a:	d007      	beq.n	8018a8c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018a82:	3301      	adds	r3, #1
 8018a84:	b2da      	uxtb	r2, r3
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8018a8c:	687b      	ldr	r3, [r7, #4]
 8018a8e:	2200      	movs	r2, #0
 8018a90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8018a92:	2300      	movs	r3, #0
}
 8018a94:	4618      	mov	r0, r3
 8018a96:	3714      	adds	r7, #20
 8018a98:	46bd      	mov	sp, r7
 8018a9a:	bd90      	pop	{r4, r7, pc}
 8018a9c:	080230a0 	.word	0x080230a0
 8018aa0:	0802376c 	.word	0x0802376c
 8018aa4:	08023120 	.word	0x08023120

08018aa8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8018aa8:	b580      	push	{r7, lr}
 8018aaa:	b082      	sub	sp, #8
 8018aac:	af00      	add	r7, sp, #0
 8018aae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d106      	bne.n	8018ac4 <tcp_rexmit_fast+0x1c>
 8018ab6:	4b2a      	ldr	r3, [pc, #168]	; (8018b60 <tcp_rexmit_fast+0xb8>)
 8018ab8:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8018abc:	4929      	ldr	r1, [pc, #164]	; (8018b64 <tcp_rexmit_fast+0xbc>)
 8018abe:	482a      	ldr	r0, [pc, #168]	; (8018b68 <tcp_rexmit_fast+0xc0>)
 8018ac0:	f004 fcb4 	bl	801d42c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d045      	beq.n	8018b58 <tcp_rexmit_fast+0xb0>
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	8b5b      	ldrh	r3, [r3, #26]
 8018ad0:	f003 0304 	and.w	r3, r3, #4
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d13f      	bne.n	8018b58 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8018ad8:	6878      	ldr	r0, [r7, #4]
 8018ada:	f7ff ff79 	bl	80189d0 <tcp_rexmit>
 8018ade:	4603      	mov	r3, r0
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d139      	bne.n	8018b58 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8018af0:	4293      	cmp	r3, r2
 8018af2:	bf28      	it	cs
 8018af4:	4613      	movcs	r3, r2
 8018af6:	b29b      	uxth	r3, r3
 8018af8:	2b00      	cmp	r3, #0
 8018afa:	da00      	bge.n	8018afe <tcp_rexmit_fast+0x56>
 8018afc:	3301      	adds	r3, #1
 8018afe:	105b      	asrs	r3, r3, #1
 8018b00:	b29a      	uxth	r2, r3
 8018b02:	687b      	ldr	r3, [r7, #4]
 8018b04:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8018b08:	687b      	ldr	r3, [r7, #4]
 8018b0a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8018b0e:	461a      	mov	r2, r3
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018b14:	005b      	lsls	r3, r3, #1
 8018b16:	429a      	cmp	r2, r3
 8018b18:	d206      	bcs.n	8018b28 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8018b1a:	687b      	ldr	r3, [r7, #4]
 8018b1c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018b1e:	005b      	lsls	r3, r3, #1
 8018b20:	b29a      	uxth	r2, r3
 8018b22:	687b      	ldr	r3, [r7, #4]
 8018b24:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018b32:	4619      	mov	r1, r3
 8018b34:	0049      	lsls	r1, r1, #1
 8018b36:	440b      	add	r3, r1
 8018b38:	b29b      	uxth	r3, r3
 8018b3a:	4413      	add	r3, r2
 8018b3c:	b29a      	uxth	r2, r3
 8018b3e:	687b      	ldr	r3, [r7, #4]
 8018b40:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	8b5b      	ldrh	r3, [r3, #26]
 8018b48:	f043 0304 	orr.w	r3, r3, #4
 8018b4c:	b29a      	uxth	r2, r3
 8018b4e:	687b      	ldr	r3, [r7, #4]
 8018b50:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	2200      	movs	r2, #0
 8018b56:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8018b58:	bf00      	nop
 8018b5a:	3708      	adds	r7, #8
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	bd80      	pop	{r7, pc}
 8018b60:	080230a0 	.word	0x080230a0
 8018b64:	08023784 	.word	0x08023784
 8018b68:	08023120 	.word	0x08023120

08018b6c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8018b6c:	b580      	push	{r7, lr}
 8018b6e:	b086      	sub	sp, #24
 8018b70:	af00      	add	r7, sp, #0
 8018b72:	60f8      	str	r0, [r7, #12]
 8018b74:	607b      	str	r3, [r7, #4]
 8018b76:	460b      	mov	r3, r1
 8018b78:	817b      	strh	r3, [r7, #10]
 8018b7a:	4613      	mov	r3, r2
 8018b7c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8018b7e:	897a      	ldrh	r2, [r7, #10]
 8018b80:	893b      	ldrh	r3, [r7, #8]
 8018b82:	4413      	add	r3, r2
 8018b84:	b29b      	uxth	r3, r3
 8018b86:	3314      	adds	r3, #20
 8018b88:	b29b      	uxth	r3, r3
 8018b8a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018b8e:	4619      	mov	r1, r3
 8018b90:	2022      	movs	r0, #34	; 0x22
 8018b92:	f7fa fc1d 	bl	80133d0 <pbuf_alloc>
 8018b96:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8018b98:	697b      	ldr	r3, [r7, #20]
 8018b9a:	2b00      	cmp	r3, #0
 8018b9c:	d04d      	beq.n	8018c3a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8018b9e:	897b      	ldrh	r3, [r7, #10]
 8018ba0:	3313      	adds	r3, #19
 8018ba2:	697a      	ldr	r2, [r7, #20]
 8018ba4:	8952      	ldrh	r2, [r2, #10]
 8018ba6:	4293      	cmp	r3, r2
 8018ba8:	db06      	blt.n	8018bb8 <tcp_output_alloc_header_common+0x4c>
 8018baa:	4b26      	ldr	r3, [pc, #152]	; (8018c44 <tcp_output_alloc_header_common+0xd8>)
 8018bac:	f240 7223 	movw	r2, #1827	; 0x723
 8018bb0:	4925      	ldr	r1, [pc, #148]	; (8018c48 <tcp_output_alloc_header_common+0xdc>)
 8018bb2:	4826      	ldr	r0, [pc, #152]	; (8018c4c <tcp_output_alloc_header_common+0xe0>)
 8018bb4:	f004 fc3a 	bl	801d42c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8018bb8:	697b      	ldr	r3, [r7, #20]
 8018bba:	685b      	ldr	r3, [r3, #4]
 8018bbc:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8018bbe:	8c3b      	ldrh	r3, [r7, #32]
 8018bc0:	4618      	mov	r0, r3
 8018bc2:	f7f7 f853 	bl	800fc6c <lwip_htons>
 8018bc6:	4603      	mov	r3, r0
 8018bc8:	461a      	mov	r2, r3
 8018bca:	693b      	ldr	r3, [r7, #16]
 8018bcc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8018bce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018bd0:	4618      	mov	r0, r3
 8018bd2:	f7f7 f84b 	bl	800fc6c <lwip_htons>
 8018bd6:	4603      	mov	r3, r0
 8018bd8:	461a      	mov	r2, r3
 8018bda:	693b      	ldr	r3, [r7, #16]
 8018bdc:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8018bde:	693b      	ldr	r3, [r7, #16]
 8018be0:	687a      	ldr	r2, [r7, #4]
 8018be2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8018be4:	68f8      	ldr	r0, [r7, #12]
 8018be6:	f7f7 f856 	bl	800fc96 <lwip_htonl>
 8018bea:	4602      	mov	r2, r0
 8018bec:	693b      	ldr	r3, [r7, #16]
 8018bee:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8018bf0:	897b      	ldrh	r3, [r7, #10]
 8018bf2:	089b      	lsrs	r3, r3, #2
 8018bf4:	b29b      	uxth	r3, r3
 8018bf6:	3305      	adds	r3, #5
 8018bf8:	b29b      	uxth	r3, r3
 8018bfa:	031b      	lsls	r3, r3, #12
 8018bfc:	b29a      	uxth	r2, r3
 8018bfe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018c02:	b29b      	uxth	r3, r3
 8018c04:	4313      	orrs	r3, r2
 8018c06:	b29b      	uxth	r3, r3
 8018c08:	4618      	mov	r0, r3
 8018c0a:	f7f7 f82f 	bl	800fc6c <lwip_htons>
 8018c0e:	4603      	mov	r3, r0
 8018c10:	461a      	mov	r2, r3
 8018c12:	693b      	ldr	r3, [r7, #16]
 8018c14:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8018c16:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8018c18:	4618      	mov	r0, r3
 8018c1a:	f7f7 f827 	bl	800fc6c <lwip_htons>
 8018c1e:	4603      	mov	r3, r0
 8018c20:	461a      	mov	r2, r3
 8018c22:	693b      	ldr	r3, [r7, #16]
 8018c24:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8018c26:	693b      	ldr	r3, [r7, #16]
 8018c28:	2200      	movs	r2, #0
 8018c2a:	741a      	strb	r2, [r3, #16]
 8018c2c:	2200      	movs	r2, #0
 8018c2e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8018c30:	693b      	ldr	r3, [r7, #16]
 8018c32:	2200      	movs	r2, #0
 8018c34:	749a      	strb	r2, [r3, #18]
 8018c36:	2200      	movs	r2, #0
 8018c38:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8018c3a:	697b      	ldr	r3, [r7, #20]
}
 8018c3c:	4618      	mov	r0, r3
 8018c3e:	3718      	adds	r7, #24
 8018c40:	46bd      	mov	sp, r7
 8018c42:	bd80      	pop	{r7, pc}
 8018c44:	080230a0 	.word	0x080230a0
 8018c48:	080237a4 	.word	0x080237a4
 8018c4c:	08023120 	.word	0x08023120

08018c50 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8018c50:	b5b0      	push	{r4, r5, r7, lr}
 8018c52:	b08a      	sub	sp, #40	; 0x28
 8018c54:	af04      	add	r7, sp, #16
 8018c56:	60f8      	str	r0, [r7, #12]
 8018c58:	607b      	str	r3, [r7, #4]
 8018c5a:	460b      	mov	r3, r1
 8018c5c:	817b      	strh	r3, [r7, #10]
 8018c5e:	4613      	mov	r3, r2
 8018c60:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	d106      	bne.n	8018c76 <tcp_output_alloc_header+0x26>
 8018c68:	4b15      	ldr	r3, [pc, #84]	; (8018cc0 <tcp_output_alloc_header+0x70>)
 8018c6a:	f240 7242 	movw	r2, #1858	; 0x742
 8018c6e:	4915      	ldr	r1, [pc, #84]	; (8018cc4 <tcp_output_alloc_header+0x74>)
 8018c70:	4815      	ldr	r0, [pc, #84]	; (8018cc8 <tcp_output_alloc_header+0x78>)
 8018c72:	f004 fbdb 	bl	801d42c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018c7a:	68fb      	ldr	r3, [r7, #12]
 8018c7c:	8adb      	ldrh	r3, [r3, #22]
 8018c7e:	68fa      	ldr	r2, [r7, #12]
 8018c80:	8b12      	ldrh	r2, [r2, #24]
 8018c82:	68f9      	ldr	r1, [r7, #12]
 8018c84:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8018c86:	893d      	ldrh	r5, [r7, #8]
 8018c88:	897c      	ldrh	r4, [r7, #10]
 8018c8a:	9103      	str	r1, [sp, #12]
 8018c8c:	2110      	movs	r1, #16
 8018c8e:	9102      	str	r1, [sp, #8]
 8018c90:	9201      	str	r2, [sp, #4]
 8018c92:	9300      	str	r3, [sp, #0]
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	462a      	mov	r2, r5
 8018c98:	4621      	mov	r1, r4
 8018c9a:	f7ff ff67 	bl	8018b6c <tcp_output_alloc_header_common>
 8018c9e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8018ca0:	697b      	ldr	r3, [r7, #20]
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	d006      	beq.n	8018cb4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018ca6:	68fb      	ldr	r3, [r7, #12]
 8018ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018caa:	68fa      	ldr	r2, [r7, #12]
 8018cac:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8018cae:	441a      	add	r2, r3
 8018cb0:	68fb      	ldr	r3, [r7, #12]
 8018cb2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8018cb4:	697b      	ldr	r3, [r7, #20]
}
 8018cb6:	4618      	mov	r0, r3
 8018cb8:	3718      	adds	r7, #24
 8018cba:	46bd      	mov	sp, r7
 8018cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8018cbe:	bf00      	nop
 8018cc0:	080230a0 	.word	0x080230a0
 8018cc4:	080237d4 	.word	0x080237d4
 8018cc8:	08023120 	.word	0x08023120

08018ccc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8018ccc:	b580      	push	{r7, lr}
 8018cce:	b088      	sub	sp, #32
 8018cd0:	af00      	add	r7, sp, #0
 8018cd2:	60f8      	str	r0, [r7, #12]
 8018cd4:	60b9      	str	r1, [r7, #8]
 8018cd6:	4611      	mov	r1, r2
 8018cd8:	461a      	mov	r2, r3
 8018cda:	460b      	mov	r3, r1
 8018cdc:	71fb      	strb	r3, [r7, #7]
 8018cde:	4613      	mov	r3, r2
 8018ce0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8018ce2:	2300      	movs	r3, #0
 8018ce4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8018ce6:	68bb      	ldr	r3, [r7, #8]
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d106      	bne.n	8018cfa <tcp_output_fill_options+0x2e>
 8018cec:	4b13      	ldr	r3, [pc, #76]	; (8018d3c <tcp_output_fill_options+0x70>)
 8018cee:	f240 7256 	movw	r2, #1878	; 0x756
 8018cf2:	4913      	ldr	r1, [pc, #76]	; (8018d40 <tcp_output_fill_options+0x74>)
 8018cf4:	4813      	ldr	r0, [pc, #76]	; (8018d44 <tcp_output_fill_options+0x78>)
 8018cf6:	f004 fb99 	bl	801d42c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8018cfa:	68bb      	ldr	r3, [r7, #8]
 8018cfc:	685b      	ldr	r3, [r3, #4]
 8018cfe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8018d00:	69bb      	ldr	r3, [r7, #24]
 8018d02:	3314      	adds	r3, #20
 8018d04:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8018d06:	69bb      	ldr	r3, [r7, #24]
 8018d08:	f103 0214 	add.w	r2, r3, #20
 8018d0c:	8bfb      	ldrh	r3, [r7, #30]
 8018d0e:	009b      	lsls	r3, r3, #2
 8018d10:	4619      	mov	r1, r3
 8018d12:	79fb      	ldrb	r3, [r7, #7]
 8018d14:	009b      	lsls	r3, r3, #2
 8018d16:	f003 0304 	and.w	r3, r3, #4
 8018d1a:	440b      	add	r3, r1
 8018d1c:	4413      	add	r3, r2
 8018d1e:	697a      	ldr	r2, [r7, #20]
 8018d20:	429a      	cmp	r2, r3
 8018d22:	d006      	beq.n	8018d32 <tcp_output_fill_options+0x66>
 8018d24:	4b05      	ldr	r3, [pc, #20]	; (8018d3c <tcp_output_fill_options+0x70>)
 8018d26:	f240 7275 	movw	r2, #1909	; 0x775
 8018d2a:	4907      	ldr	r1, [pc, #28]	; (8018d48 <tcp_output_fill_options+0x7c>)
 8018d2c:	4805      	ldr	r0, [pc, #20]	; (8018d44 <tcp_output_fill_options+0x78>)
 8018d2e:	f004 fb7d 	bl	801d42c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8018d32:	bf00      	nop
 8018d34:	3720      	adds	r7, #32
 8018d36:	46bd      	mov	sp, r7
 8018d38:	bd80      	pop	{r7, pc}
 8018d3a:	bf00      	nop
 8018d3c:	080230a0 	.word	0x080230a0
 8018d40:	080237fc 	.word	0x080237fc
 8018d44:	08023120 	.word	0x08023120
 8018d48:	080236f4 	.word	0x080236f4

08018d4c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b08a      	sub	sp, #40	; 0x28
 8018d50:	af04      	add	r7, sp, #16
 8018d52:	60f8      	str	r0, [r7, #12]
 8018d54:	60b9      	str	r1, [r7, #8]
 8018d56:	607a      	str	r2, [r7, #4]
 8018d58:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8018d5a:	68bb      	ldr	r3, [r7, #8]
 8018d5c:	2b00      	cmp	r3, #0
 8018d5e:	d106      	bne.n	8018d6e <tcp_output_control_segment+0x22>
 8018d60:	4b1c      	ldr	r3, [pc, #112]	; (8018dd4 <tcp_output_control_segment+0x88>)
 8018d62:	f240 7287 	movw	r2, #1927	; 0x787
 8018d66:	491c      	ldr	r1, [pc, #112]	; (8018dd8 <tcp_output_control_segment+0x8c>)
 8018d68:	481c      	ldr	r0, [pc, #112]	; (8018ddc <tcp_output_control_segment+0x90>)
 8018d6a:	f004 fb5f 	bl	801d42c <iprintf>

  netif = tcp_route(pcb, src, dst);
 8018d6e:	683a      	ldr	r2, [r7, #0]
 8018d70:	6879      	ldr	r1, [r7, #4]
 8018d72:	68f8      	ldr	r0, [r7, #12]
 8018d74:	f7fe ff40 	bl	8017bf8 <tcp_route>
 8018d78:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8018d7a:	693b      	ldr	r3, [r7, #16]
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	d102      	bne.n	8018d86 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8018d80:	23fc      	movs	r3, #252	; 0xfc
 8018d82:	75fb      	strb	r3, [r7, #23]
 8018d84:	e01c      	b.n	8018dc0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	2b00      	cmp	r3, #0
 8018d8a:	d006      	beq.n	8018d9a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8018d8c:	68fb      	ldr	r3, [r7, #12]
 8018d8e:	7adb      	ldrb	r3, [r3, #11]
 8018d90:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8018d92:	68fb      	ldr	r3, [r7, #12]
 8018d94:	7a9b      	ldrb	r3, [r3, #10]
 8018d96:	757b      	strb	r3, [r7, #21]
 8018d98:	e003      	b.n	8018da2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8018d9a:	23ff      	movs	r3, #255	; 0xff
 8018d9c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8018d9e:	2300      	movs	r3, #0
 8018da0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8018da2:	7dba      	ldrb	r2, [r7, #22]
 8018da4:	693b      	ldr	r3, [r7, #16]
 8018da6:	9302      	str	r3, [sp, #8]
 8018da8:	2306      	movs	r3, #6
 8018daa:	9301      	str	r3, [sp, #4]
 8018dac:	7d7b      	ldrb	r3, [r7, #21]
 8018dae:	9300      	str	r3, [sp, #0]
 8018db0:	4613      	mov	r3, r2
 8018db2:	683a      	ldr	r2, [r7, #0]
 8018db4:	6879      	ldr	r1, [r7, #4]
 8018db6:	68b8      	ldr	r0, [r7, #8]
 8018db8:	f7f8 fbec 	bl	8011594 <ip4_output_if>
 8018dbc:	4603      	mov	r3, r0
 8018dbe:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8018dc0:	68b8      	ldr	r0, [r7, #8]
 8018dc2:	f7fa fde9 	bl	8013998 <pbuf_free>
  return err;
 8018dc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018dca:	4618      	mov	r0, r3
 8018dcc:	3718      	adds	r7, #24
 8018dce:	46bd      	mov	sp, r7
 8018dd0:	bd80      	pop	{r7, pc}
 8018dd2:	bf00      	nop
 8018dd4:	080230a0 	.word	0x080230a0
 8018dd8:	08023824 	.word	0x08023824
 8018ddc:	08023120 	.word	0x08023120

08018de0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8018de0:	b590      	push	{r4, r7, lr}
 8018de2:	b08b      	sub	sp, #44	; 0x2c
 8018de4:	af04      	add	r7, sp, #16
 8018de6:	60f8      	str	r0, [r7, #12]
 8018de8:	60b9      	str	r1, [r7, #8]
 8018dea:	607a      	str	r2, [r7, #4]
 8018dec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8018dee:	683b      	ldr	r3, [r7, #0]
 8018df0:	2b00      	cmp	r3, #0
 8018df2:	d106      	bne.n	8018e02 <tcp_rst+0x22>
 8018df4:	4b1f      	ldr	r3, [pc, #124]	; (8018e74 <tcp_rst+0x94>)
 8018df6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8018dfa:	491f      	ldr	r1, [pc, #124]	; (8018e78 <tcp_rst+0x98>)
 8018dfc:	481f      	ldr	r0, [pc, #124]	; (8018e7c <tcp_rst+0x9c>)
 8018dfe:	f004 fb15 	bl	801d42c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8018e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e04:	2b00      	cmp	r3, #0
 8018e06:	d106      	bne.n	8018e16 <tcp_rst+0x36>
 8018e08:	4b1a      	ldr	r3, [pc, #104]	; (8018e74 <tcp_rst+0x94>)
 8018e0a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8018e0e:	491c      	ldr	r1, [pc, #112]	; (8018e80 <tcp_rst+0xa0>)
 8018e10:	481a      	ldr	r0, [pc, #104]	; (8018e7c <tcp_rst+0x9c>)
 8018e12:	f004 fb0b 	bl	801d42c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018e16:	2300      	movs	r3, #0
 8018e18:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8018e1a:	f246 0308 	movw	r3, #24584	; 0x6008
 8018e1e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8018e20:	7dfb      	ldrb	r3, [r7, #23]
 8018e22:	b29c      	uxth	r4, r3
 8018e24:	68b8      	ldr	r0, [r7, #8]
 8018e26:	f7f6 ff36 	bl	800fc96 <lwip_htonl>
 8018e2a:	4602      	mov	r2, r0
 8018e2c:	8abb      	ldrh	r3, [r7, #20]
 8018e2e:	9303      	str	r3, [sp, #12]
 8018e30:	2314      	movs	r3, #20
 8018e32:	9302      	str	r3, [sp, #8]
 8018e34:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8018e36:	9301      	str	r3, [sp, #4]
 8018e38:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8018e3a:	9300      	str	r3, [sp, #0]
 8018e3c:	4613      	mov	r3, r2
 8018e3e:	2200      	movs	r2, #0
 8018e40:	4621      	mov	r1, r4
 8018e42:	6878      	ldr	r0, [r7, #4]
 8018e44:	f7ff fe92 	bl	8018b6c <tcp_output_alloc_header_common>
 8018e48:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8018e4a:	693b      	ldr	r3, [r7, #16]
 8018e4c:	2b00      	cmp	r3, #0
 8018e4e:	d00c      	beq.n	8018e6a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018e50:	7dfb      	ldrb	r3, [r7, #23]
 8018e52:	2200      	movs	r2, #0
 8018e54:	6939      	ldr	r1, [r7, #16]
 8018e56:	68f8      	ldr	r0, [r7, #12]
 8018e58:	f7ff ff38 	bl	8018ccc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8018e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e5e:	683a      	ldr	r2, [r7, #0]
 8018e60:	6939      	ldr	r1, [r7, #16]
 8018e62:	68f8      	ldr	r0, [r7, #12]
 8018e64:	f7ff ff72 	bl	8018d4c <tcp_output_control_segment>
 8018e68:	e000      	b.n	8018e6c <tcp_rst+0x8c>
    return;
 8018e6a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8018e6c:	371c      	adds	r7, #28
 8018e6e:	46bd      	mov	sp, r7
 8018e70:	bd90      	pop	{r4, r7, pc}
 8018e72:	bf00      	nop
 8018e74:	080230a0 	.word	0x080230a0
 8018e78:	08023850 	.word	0x08023850
 8018e7c:	08023120 	.word	0x08023120
 8018e80:	0802386c 	.word	0x0802386c

08018e84 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8018e84:	b590      	push	{r4, r7, lr}
 8018e86:	b087      	sub	sp, #28
 8018e88:	af00      	add	r7, sp, #0
 8018e8a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8018e8c:	2300      	movs	r3, #0
 8018e8e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8018e90:	2300      	movs	r3, #0
 8018e92:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d106      	bne.n	8018ea8 <tcp_send_empty_ack+0x24>
 8018e9a:	4b28      	ldr	r3, [pc, #160]	; (8018f3c <tcp_send_empty_ack+0xb8>)
 8018e9c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8018ea0:	4927      	ldr	r1, [pc, #156]	; (8018f40 <tcp_send_empty_ack+0xbc>)
 8018ea2:	4828      	ldr	r0, [pc, #160]	; (8018f44 <tcp_send_empty_ack+0xc0>)
 8018ea4:	f004 fac2 	bl	801d42c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018ea8:	7dfb      	ldrb	r3, [r7, #23]
 8018eaa:	009b      	lsls	r3, r3, #2
 8018eac:	b2db      	uxtb	r3, r3
 8018eae:	f003 0304 	and.w	r3, r3, #4
 8018eb2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8018eb4:	7d7b      	ldrb	r3, [r7, #21]
 8018eb6:	b29c      	uxth	r4, r3
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018ebc:	4618      	mov	r0, r3
 8018ebe:	f7f6 feea 	bl	800fc96 <lwip_htonl>
 8018ec2:	4603      	mov	r3, r0
 8018ec4:	2200      	movs	r2, #0
 8018ec6:	4621      	mov	r1, r4
 8018ec8:	6878      	ldr	r0, [r7, #4]
 8018eca:	f7ff fec1 	bl	8018c50 <tcp_output_alloc_header>
 8018ece:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018ed0:	693b      	ldr	r3, [r7, #16]
 8018ed2:	2b00      	cmp	r3, #0
 8018ed4:	d109      	bne.n	8018eea <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	8b5b      	ldrh	r3, [r3, #26]
 8018eda:	f043 0303 	orr.w	r3, r3, #3
 8018ede:	b29a      	uxth	r2, r3
 8018ee0:	687b      	ldr	r3, [r7, #4]
 8018ee2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8018ee4:	f06f 0301 	mvn.w	r3, #1
 8018ee8:	e023      	b.n	8018f32 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8018eea:	7dbb      	ldrb	r3, [r7, #22]
 8018eec:	7dfa      	ldrb	r2, [r7, #23]
 8018eee:	6939      	ldr	r1, [r7, #16]
 8018ef0:	6878      	ldr	r0, [r7, #4]
 8018ef2:	f7ff feeb 	bl	8018ccc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018ef6:	687a      	ldr	r2, [r7, #4]
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	3304      	adds	r3, #4
 8018efc:	6939      	ldr	r1, [r7, #16]
 8018efe:	6878      	ldr	r0, [r7, #4]
 8018f00:	f7ff ff24 	bl	8018d4c <tcp_output_control_segment>
 8018f04:	4603      	mov	r3, r0
 8018f06:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8018f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d007      	beq.n	8018f20 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	8b5b      	ldrh	r3, [r3, #26]
 8018f14:	f043 0303 	orr.w	r3, r3, #3
 8018f18:	b29a      	uxth	r2, r3
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	835a      	strh	r2, [r3, #26]
 8018f1e:	e006      	b.n	8018f2e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	8b5b      	ldrh	r3, [r3, #26]
 8018f24:	f023 0303 	bic.w	r3, r3, #3
 8018f28:	b29a      	uxth	r2, r3
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8018f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018f32:	4618      	mov	r0, r3
 8018f34:	371c      	adds	r7, #28
 8018f36:	46bd      	mov	sp, r7
 8018f38:	bd90      	pop	{r4, r7, pc}
 8018f3a:	bf00      	nop
 8018f3c:	080230a0 	.word	0x080230a0
 8018f40:	08023888 	.word	0x08023888
 8018f44:	08023120 	.word	0x08023120

08018f48 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8018f48:	b590      	push	{r4, r7, lr}
 8018f4a:	b087      	sub	sp, #28
 8018f4c:	af00      	add	r7, sp, #0
 8018f4e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018f50:	2300      	movs	r3, #0
 8018f52:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8018f54:	687b      	ldr	r3, [r7, #4]
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d106      	bne.n	8018f68 <tcp_keepalive+0x20>
 8018f5a:	4b18      	ldr	r3, [pc, #96]	; (8018fbc <tcp_keepalive+0x74>)
 8018f5c:	f640 0224 	movw	r2, #2084	; 0x824
 8018f60:	4917      	ldr	r1, [pc, #92]	; (8018fc0 <tcp_keepalive+0x78>)
 8018f62:	4818      	ldr	r0, [pc, #96]	; (8018fc4 <tcp_keepalive+0x7c>)
 8018f64:	f004 fa62 	bl	801d42c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8018f68:	7dfb      	ldrb	r3, [r7, #23]
 8018f6a:	b29c      	uxth	r4, r3
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018f70:	3b01      	subs	r3, #1
 8018f72:	4618      	mov	r0, r3
 8018f74:	f7f6 fe8f 	bl	800fc96 <lwip_htonl>
 8018f78:	4603      	mov	r3, r0
 8018f7a:	2200      	movs	r2, #0
 8018f7c:	4621      	mov	r1, r4
 8018f7e:	6878      	ldr	r0, [r7, #4]
 8018f80:	f7ff fe66 	bl	8018c50 <tcp_output_alloc_header>
 8018f84:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018f86:	693b      	ldr	r3, [r7, #16]
 8018f88:	2b00      	cmp	r3, #0
 8018f8a:	d102      	bne.n	8018f92 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8018f8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018f90:	e010      	b.n	8018fb4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018f92:	7dfb      	ldrb	r3, [r7, #23]
 8018f94:	2200      	movs	r2, #0
 8018f96:	6939      	ldr	r1, [r7, #16]
 8018f98:	6878      	ldr	r0, [r7, #4]
 8018f9a:	f7ff fe97 	bl	8018ccc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018f9e:	687a      	ldr	r2, [r7, #4]
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	3304      	adds	r3, #4
 8018fa4:	6939      	ldr	r1, [r7, #16]
 8018fa6:	6878      	ldr	r0, [r7, #4]
 8018fa8:	f7ff fed0 	bl	8018d4c <tcp_output_control_segment>
 8018fac:	4603      	mov	r3, r0
 8018fae:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018fb4:	4618      	mov	r0, r3
 8018fb6:	371c      	adds	r7, #28
 8018fb8:	46bd      	mov	sp, r7
 8018fba:	bd90      	pop	{r4, r7, pc}
 8018fbc:	080230a0 	.word	0x080230a0
 8018fc0:	080238a8 	.word	0x080238a8
 8018fc4:	08023120 	.word	0x08023120

08018fc8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8018fc8:	b590      	push	{r4, r7, lr}
 8018fca:	b08b      	sub	sp, #44	; 0x2c
 8018fcc:	af00      	add	r7, sp, #0
 8018fce:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d106      	bne.n	8018fea <tcp_zero_window_probe+0x22>
 8018fdc:	4b4c      	ldr	r3, [pc, #304]	; (8019110 <tcp_zero_window_probe+0x148>)
 8018fde:	f640 024f 	movw	r2, #2127	; 0x84f
 8018fe2:	494c      	ldr	r1, [pc, #304]	; (8019114 <tcp_zero_window_probe+0x14c>)
 8018fe4:	484c      	ldr	r0, [pc, #304]	; (8019118 <tcp_zero_window_probe+0x150>)
 8018fe6:	f004 fa21 	bl	801d42c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8018fea:	687b      	ldr	r3, [r7, #4]
 8018fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018fee:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8018ff0:	6a3b      	ldr	r3, [r7, #32]
 8018ff2:	2b00      	cmp	r3, #0
 8018ff4:	d101      	bne.n	8018ffa <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	e086      	b.n	8019108 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8019000:	2bff      	cmp	r3, #255	; 0xff
 8019002:	d007      	beq.n	8019014 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801900a:	3301      	adds	r3, #1
 801900c:	b2da      	uxtb	r2, r3
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019014:	6a3b      	ldr	r3, [r7, #32]
 8019016:	68db      	ldr	r3, [r3, #12]
 8019018:	899b      	ldrh	r3, [r3, #12]
 801901a:	b29b      	uxth	r3, r3
 801901c:	4618      	mov	r0, r3
 801901e:	f7f6 fe25 	bl	800fc6c <lwip_htons>
 8019022:	4603      	mov	r3, r0
 8019024:	b2db      	uxtb	r3, r3
 8019026:	f003 0301 	and.w	r3, r3, #1
 801902a:	2b00      	cmp	r3, #0
 801902c:	d005      	beq.n	801903a <tcp_zero_window_probe+0x72>
 801902e:	6a3b      	ldr	r3, [r7, #32]
 8019030:	891b      	ldrh	r3, [r3, #8]
 8019032:	2b00      	cmp	r3, #0
 8019034:	d101      	bne.n	801903a <tcp_zero_window_probe+0x72>
 8019036:	2301      	movs	r3, #1
 8019038:	e000      	b.n	801903c <tcp_zero_window_probe+0x74>
 801903a:	2300      	movs	r3, #0
 801903c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801903e:	7ffb      	ldrb	r3, [r7, #31]
 8019040:	2b00      	cmp	r3, #0
 8019042:	bf0c      	ite	eq
 8019044:	2301      	moveq	r3, #1
 8019046:	2300      	movne	r3, #0
 8019048:	b2db      	uxtb	r3, r3
 801904a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801904c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019050:	b299      	uxth	r1, r3
 8019052:	6a3b      	ldr	r3, [r7, #32]
 8019054:	68db      	ldr	r3, [r3, #12]
 8019056:	685b      	ldr	r3, [r3, #4]
 8019058:	8bba      	ldrh	r2, [r7, #28]
 801905a:	6878      	ldr	r0, [r7, #4]
 801905c:	f7ff fdf8 	bl	8018c50 <tcp_output_alloc_header>
 8019060:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019062:	69bb      	ldr	r3, [r7, #24]
 8019064:	2b00      	cmp	r3, #0
 8019066:	d102      	bne.n	801906e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019068:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801906c:	e04c      	b.n	8019108 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801906e:	69bb      	ldr	r3, [r7, #24]
 8019070:	685b      	ldr	r3, [r3, #4]
 8019072:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019074:	7ffb      	ldrb	r3, [r7, #31]
 8019076:	2b00      	cmp	r3, #0
 8019078:	d011      	beq.n	801909e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801907a:	697b      	ldr	r3, [r7, #20]
 801907c:	899b      	ldrh	r3, [r3, #12]
 801907e:	b29b      	uxth	r3, r3
 8019080:	b21b      	sxth	r3, r3
 8019082:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8019086:	b21c      	sxth	r4, r3
 8019088:	2011      	movs	r0, #17
 801908a:	f7f6 fdef 	bl	800fc6c <lwip_htons>
 801908e:	4603      	mov	r3, r0
 8019090:	b21b      	sxth	r3, r3
 8019092:	4323      	orrs	r3, r4
 8019094:	b21b      	sxth	r3, r3
 8019096:	b29a      	uxth	r2, r3
 8019098:	697b      	ldr	r3, [r7, #20]
 801909a:	819a      	strh	r2, [r3, #12]
 801909c:	e010      	b.n	80190c0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801909e:	69bb      	ldr	r3, [r7, #24]
 80190a0:	685b      	ldr	r3, [r3, #4]
 80190a2:	3314      	adds	r3, #20
 80190a4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80190a6:	6a3b      	ldr	r3, [r7, #32]
 80190a8:	6858      	ldr	r0, [r3, #4]
 80190aa:	6a3b      	ldr	r3, [r7, #32]
 80190ac:	685b      	ldr	r3, [r3, #4]
 80190ae:	891a      	ldrh	r2, [r3, #8]
 80190b0:	6a3b      	ldr	r3, [r7, #32]
 80190b2:	891b      	ldrh	r3, [r3, #8]
 80190b4:	1ad3      	subs	r3, r2, r3
 80190b6:	b29b      	uxth	r3, r3
 80190b8:	2201      	movs	r2, #1
 80190ba:	6939      	ldr	r1, [r7, #16]
 80190bc:	f7fa fe56 	bl	8013d6c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80190c0:	6a3b      	ldr	r3, [r7, #32]
 80190c2:	68db      	ldr	r3, [r3, #12]
 80190c4:	685b      	ldr	r3, [r3, #4]
 80190c6:	4618      	mov	r0, r3
 80190c8:	f7f6 fde5 	bl	800fc96 <lwip_htonl>
 80190cc:	4603      	mov	r3, r0
 80190ce:	3301      	adds	r3, #1
 80190d0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80190d6:	68fb      	ldr	r3, [r7, #12]
 80190d8:	1ad3      	subs	r3, r2, r3
 80190da:	2b00      	cmp	r3, #0
 80190dc:	da02      	bge.n	80190e4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	68fa      	ldr	r2, [r7, #12]
 80190e2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80190e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190e8:	2200      	movs	r2, #0
 80190ea:	69b9      	ldr	r1, [r7, #24]
 80190ec:	6878      	ldr	r0, [r7, #4]
 80190ee:	f7ff fded 	bl	8018ccc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80190f2:	687a      	ldr	r2, [r7, #4]
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	3304      	adds	r3, #4
 80190f8:	69b9      	ldr	r1, [r7, #24]
 80190fa:	6878      	ldr	r0, [r7, #4]
 80190fc:	f7ff fe26 	bl	8018d4c <tcp_output_control_segment>
 8019100:	4603      	mov	r3, r0
 8019102:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019104:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019108:	4618      	mov	r0, r3
 801910a:	372c      	adds	r7, #44	; 0x2c
 801910c:	46bd      	mov	sp, r7
 801910e:	bd90      	pop	{r4, r7, pc}
 8019110:	080230a0 	.word	0x080230a0
 8019114:	080238c4 	.word	0x080238c4
 8019118:	08023120 	.word	0x08023120

0801911c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801911c:	b580      	push	{r7, lr}
 801911e:	b082      	sub	sp, #8
 8019120:	af00      	add	r7, sp, #0
 8019122:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019124:	f7fa ff10 	bl	8013f48 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019128:	4b0a      	ldr	r3, [pc, #40]	; (8019154 <tcpip_tcp_timer+0x38>)
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	2b00      	cmp	r3, #0
 801912e:	d103      	bne.n	8019138 <tcpip_tcp_timer+0x1c>
 8019130:	4b09      	ldr	r3, [pc, #36]	; (8019158 <tcpip_tcp_timer+0x3c>)
 8019132:	681b      	ldr	r3, [r3, #0]
 8019134:	2b00      	cmp	r3, #0
 8019136:	d005      	beq.n	8019144 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019138:	2200      	movs	r2, #0
 801913a:	4908      	ldr	r1, [pc, #32]	; (801915c <tcpip_tcp_timer+0x40>)
 801913c:	20fa      	movs	r0, #250	; 0xfa
 801913e:	f000 f8f3 	bl	8019328 <sys_timeout>
 8019142:	e003      	b.n	801914c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019144:	4b06      	ldr	r3, [pc, #24]	; (8019160 <tcpip_tcp_timer+0x44>)
 8019146:	2200      	movs	r2, #0
 8019148:	601a      	str	r2, [r3, #0]
  }
}
 801914a:	bf00      	nop
 801914c:	bf00      	nop
 801914e:	3708      	adds	r7, #8
 8019150:	46bd      	mov	sp, r7
 8019152:	bd80      	pop	{r7, pc}
 8019154:	240071fc 	.word	0x240071fc
 8019158:	2400720c 	.word	0x2400720c
 801915c:	0801911d 	.word	0x0801911d
 8019160:	24003bb0 	.word	0x24003bb0

08019164 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019164:	b580      	push	{r7, lr}
 8019166:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019168:	4b0a      	ldr	r3, [pc, #40]	; (8019194 <tcp_timer_needed+0x30>)
 801916a:	681b      	ldr	r3, [r3, #0]
 801916c:	2b00      	cmp	r3, #0
 801916e:	d10f      	bne.n	8019190 <tcp_timer_needed+0x2c>
 8019170:	4b09      	ldr	r3, [pc, #36]	; (8019198 <tcp_timer_needed+0x34>)
 8019172:	681b      	ldr	r3, [r3, #0]
 8019174:	2b00      	cmp	r3, #0
 8019176:	d103      	bne.n	8019180 <tcp_timer_needed+0x1c>
 8019178:	4b08      	ldr	r3, [pc, #32]	; (801919c <tcp_timer_needed+0x38>)
 801917a:	681b      	ldr	r3, [r3, #0]
 801917c:	2b00      	cmp	r3, #0
 801917e:	d007      	beq.n	8019190 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019180:	4b04      	ldr	r3, [pc, #16]	; (8019194 <tcp_timer_needed+0x30>)
 8019182:	2201      	movs	r2, #1
 8019184:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019186:	2200      	movs	r2, #0
 8019188:	4905      	ldr	r1, [pc, #20]	; (80191a0 <tcp_timer_needed+0x3c>)
 801918a:	20fa      	movs	r0, #250	; 0xfa
 801918c:	f000 f8cc 	bl	8019328 <sys_timeout>
  }
}
 8019190:	bf00      	nop
 8019192:	bd80      	pop	{r7, pc}
 8019194:	24003bb0 	.word	0x24003bb0
 8019198:	240071fc 	.word	0x240071fc
 801919c:	2400720c 	.word	0x2400720c
 80191a0:	0801911d 	.word	0x0801911d

080191a4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80191a4:	b580      	push	{r7, lr}
 80191a6:	b086      	sub	sp, #24
 80191a8:	af00      	add	r7, sp, #0
 80191aa:	60f8      	str	r0, [r7, #12]
 80191ac:	60b9      	str	r1, [r7, #8]
 80191ae:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80191b0:	2006      	movs	r0, #6
 80191b2:	f7f9 fd4f 	bl	8012c54 <memp_malloc>
 80191b6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80191b8:	693b      	ldr	r3, [r7, #16]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d109      	bne.n	80191d2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80191be:	693b      	ldr	r3, [r7, #16]
 80191c0:	2b00      	cmp	r3, #0
 80191c2:	d151      	bne.n	8019268 <sys_timeout_abs+0xc4>
 80191c4:	4b2a      	ldr	r3, [pc, #168]	; (8019270 <sys_timeout_abs+0xcc>)
 80191c6:	22be      	movs	r2, #190	; 0xbe
 80191c8:	492a      	ldr	r1, [pc, #168]	; (8019274 <sys_timeout_abs+0xd0>)
 80191ca:	482b      	ldr	r0, [pc, #172]	; (8019278 <sys_timeout_abs+0xd4>)
 80191cc:	f004 f92e 	bl	801d42c <iprintf>
    return;
 80191d0:	e04a      	b.n	8019268 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80191d2:	693b      	ldr	r3, [r7, #16]
 80191d4:	2200      	movs	r2, #0
 80191d6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80191d8:	693b      	ldr	r3, [r7, #16]
 80191da:	68ba      	ldr	r2, [r7, #8]
 80191dc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	687a      	ldr	r2, [r7, #4]
 80191e2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80191e4:	693b      	ldr	r3, [r7, #16]
 80191e6:	68fa      	ldr	r2, [r7, #12]
 80191e8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80191ea:	4b24      	ldr	r3, [pc, #144]	; (801927c <sys_timeout_abs+0xd8>)
 80191ec:	681b      	ldr	r3, [r3, #0]
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d103      	bne.n	80191fa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80191f2:	4a22      	ldr	r2, [pc, #136]	; (801927c <sys_timeout_abs+0xd8>)
 80191f4:	693b      	ldr	r3, [r7, #16]
 80191f6:	6013      	str	r3, [r2, #0]
    return;
 80191f8:	e037      	b.n	801926a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80191fa:	693b      	ldr	r3, [r7, #16]
 80191fc:	685a      	ldr	r2, [r3, #4]
 80191fe:	4b1f      	ldr	r3, [pc, #124]	; (801927c <sys_timeout_abs+0xd8>)
 8019200:	681b      	ldr	r3, [r3, #0]
 8019202:	685b      	ldr	r3, [r3, #4]
 8019204:	1ad3      	subs	r3, r2, r3
 8019206:	0fdb      	lsrs	r3, r3, #31
 8019208:	f003 0301 	and.w	r3, r3, #1
 801920c:	b2db      	uxtb	r3, r3
 801920e:	2b00      	cmp	r3, #0
 8019210:	d007      	beq.n	8019222 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8019212:	4b1a      	ldr	r3, [pc, #104]	; (801927c <sys_timeout_abs+0xd8>)
 8019214:	681a      	ldr	r2, [r3, #0]
 8019216:	693b      	ldr	r3, [r7, #16]
 8019218:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801921a:	4a18      	ldr	r2, [pc, #96]	; (801927c <sys_timeout_abs+0xd8>)
 801921c:	693b      	ldr	r3, [r7, #16]
 801921e:	6013      	str	r3, [r2, #0]
 8019220:	e023      	b.n	801926a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019222:	4b16      	ldr	r3, [pc, #88]	; (801927c <sys_timeout_abs+0xd8>)
 8019224:	681b      	ldr	r3, [r3, #0]
 8019226:	617b      	str	r3, [r7, #20]
 8019228:	e01a      	b.n	8019260 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801922a:	697b      	ldr	r3, [r7, #20]
 801922c:	681b      	ldr	r3, [r3, #0]
 801922e:	2b00      	cmp	r3, #0
 8019230:	d00b      	beq.n	801924a <sys_timeout_abs+0xa6>
 8019232:	693b      	ldr	r3, [r7, #16]
 8019234:	685a      	ldr	r2, [r3, #4]
 8019236:	697b      	ldr	r3, [r7, #20]
 8019238:	681b      	ldr	r3, [r3, #0]
 801923a:	685b      	ldr	r3, [r3, #4]
 801923c:	1ad3      	subs	r3, r2, r3
 801923e:	0fdb      	lsrs	r3, r3, #31
 8019240:	f003 0301 	and.w	r3, r3, #1
 8019244:	b2db      	uxtb	r3, r3
 8019246:	2b00      	cmp	r3, #0
 8019248:	d007      	beq.n	801925a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801924a:	697b      	ldr	r3, [r7, #20]
 801924c:	681a      	ldr	r2, [r3, #0]
 801924e:	693b      	ldr	r3, [r7, #16]
 8019250:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019252:	697b      	ldr	r3, [r7, #20]
 8019254:	693a      	ldr	r2, [r7, #16]
 8019256:	601a      	str	r2, [r3, #0]
        break;
 8019258:	e007      	b.n	801926a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801925a:	697b      	ldr	r3, [r7, #20]
 801925c:	681b      	ldr	r3, [r3, #0]
 801925e:	617b      	str	r3, [r7, #20]
 8019260:	697b      	ldr	r3, [r7, #20]
 8019262:	2b00      	cmp	r3, #0
 8019264:	d1e1      	bne.n	801922a <sys_timeout_abs+0x86>
 8019266:	e000      	b.n	801926a <sys_timeout_abs+0xc6>
    return;
 8019268:	bf00      	nop
      }
    }
  }
}
 801926a:	3718      	adds	r7, #24
 801926c:	46bd      	mov	sp, r7
 801926e:	bd80      	pop	{r7, pc}
 8019270:	080238e8 	.word	0x080238e8
 8019274:	08023948 	.word	0x08023948
 8019278:	08023988 	.word	0x08023988
 801927c:	24003ba8 	.word	0x24003ba8

08019280 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019280:	b580      	push	{r7, lr}
 8019282:	b086      	sub	sp, #24
 8019284:	af00      	add	r7, sp, #0
 8019286:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019288:	687b      	ldr	r3, [r7, #4]
 801928a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801928c:	697b      	ldr	r3, [r7, #20]
 801928e:	685b      	ldr	r3, [r3, #4]
 8019290:	4798      	blx	r3

  now = sys_now();
 8019292:	f7f6 fc11 	bl	800fab8 <sys_now>
 8019296:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019298:	697b      	ldr	r3, [r7, #20]
 801929a:	681a      	ldr	r2, [r3, #0]
 801929c:	4b0f      	ldr	r3, [pc, #60]	; (80192dc <lwip_cyclic_timer+0x5c>)
 801929e:	681b      	ldr	r3, [r3, #0]
 80192a0:	4413      	add	r3, r2
 80192a2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80192a4:	68fa      	ldr	r2, [r7, #12]
 80192a6:	693b      	ldr	r3, [r7, #16]
 80192a8:	1ad3      	subs	r3, r2, r3
 80192aa:	0fdb      	lsrs	r3, r3, #31
 80192ac:	f003 0301 	and.w	r3, r3, #1
 80192b0:	b2db      	uxtb	r3, r3
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d009      	beq.n	80192ca <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80192b6:	697b      	ldr	r3, [r7, #20]
 80192b8:	681a      	ldr	r2, [r3, #0]
 80192ba:	693b      	ldr	r3, [r7, #16]
 80192bc:	4413      	add	r3, r2
 80192be:	687a      	ldr	r2, [r7, #4]
 80192c0:	4907      	ldr	r1, [pc, #28]	; (80192e0 <lwip_cyclic_timer+0x60>)
 80192c2:	4618      	mov	r0, r3
 80192c4:	f7ff ff6e 	bl	80191a4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80192c8:	e004      	b.n	80192d4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80192ca:	687a      	ldr	r2, [r7, #4]
 80192cc:	4904      	ldr	r1, [pc, #16]	; (80192e0 <lwip_cyclic_timer+0x60>)
 80192ce:	68f8      	ldr	r0, [r7, #12]
 80192d0:	f7ff ff68 	bl	80191a4 <sys_timeout_abs>
}
 80192d4:	bf00      	nop
 80192d6:	3718      	adds	r7, #24
 80192d8:	46bd      	mov	sp, r7
 80192da:	bd80      	pop	{r7, pc}
 80192dc:	24003bac 	.word	0x24003bac
 80192e0:	08019281 	.word	0x08019281

080192e4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80192e4:	b580      	push	{r7, lr}
 80192e6:	b082      	sub	sp, #8
 80192e8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80192ea:	2301      	movs	r3, #1
 80192ec:	607b      	str	r3, [r7, #4]
 80192ee:	e00e      	b.n	801930e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80192f0:	4a0b      	ldr	r2, [pc, #44]	; (8019320 <sys_timeouts_init+0x3c>)
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	00db      	lsls	r3, r3, #3
 80192fc:	4a08      	ldr	r2, [pc, #32]	; (8019320 <sys_timeouts_init+0x3c>)
 80192fe:	4413      	add	r3, r2
 8019300:	461a      	mov	r2, r3
 8019302:	4908      	ldr	r1, [pc, #32]	; (8019324 <sys_timeouts_init+0x40>)
 8019304:	f000 f810 	bl	8019328 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	3301      	adds	r3, #1
 801930c:	607b      	str	r3, [r7, #4]
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	2b02      	cmp	r3, #2
 8019312:	d9ed      	bls.n	80192f0 <sys_timeouts_init+0xc>
  }
}
 8019314:	bf00      	nop
 8019316:	bf00      	nop
 8019318:	3708      	adds	r7, #8
 801931a:	46bd      	mov	sp, r7
 801931c:	bd80      	pop	{r7, pc}
 801931e:	bf00      	nop
 8019320:	08023edc 	.word	0x08023edc
 8019324:	08019281 	.word	0x08019281

08019328 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8019328:	b580      	push	{r7, lr}
 801932a:	b086      	sub	sp, #24
 801932c:	af00      	add	r7, sp, #0
 801932e:	60f8      	str	r0, [r7, #12]
 8019330:	60b9      	str	r1, [r7, #8]
 8019332:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801933a:	d306      	bcc.n	801934a <sys_timeout+0x22>
 801933c:	4b0a      	ldr	r3, [pc, #40]	; (8019368 <sys_timeout+0x40>)
 801933e:	f240 1229 	movw	r2, #297	; 0x129
 8019342:	490a      	ldr	r1, [pc, #40]	; (801936c <sys_timeout+0x44>)
 8019344:	480a      	ldr	r0, [pc, #40]	; (8019370 <sys_timeout+0x48>)
 8019346:	f004 f871 	bl	801d42c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801934a:	f7f6 fbb5 	bl	800fab8 <sys_now>
 801934e:	4602      	mov	r2, r0
 8019350:	68fb      	ldr	r3, [r7, #12]
 8019352:	4413      	add	r3, r2
 8019354:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019356:	687a      	ldr	r2, [r7, #4]
 8019358:	68b9      	ldr	r1, [r7, #8]
 801935a:	6978      	ldr	r0, [r7, #20]
 801935c:	f7ff ff22 	bl	80191a4 <sys_timeout_abs>
#endif
}
 8019360:	bf00      	nop
 8019362:	3718      	adds	r7, #24
 8019364:	46bd      	mov	sp, r7
 8019366:	bd80      	pop	{r7, pc}
 8019368:	080238e8 	.word	0x080238e8
 801936c:	080239b0 	.word	0x080239b0
 8019370:	08023988 	.word	0x08023988

08019374 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8019374:	b580      	push	{r7, lr}
 8019376:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019378:	f004 f870 	bl	801d45c <rand>
 801937c:	4603      	mov	r3, r0
 801937e:	b29b      	uxth	r3, r3
 8019380:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019384:	b29b      	uxth	r3, r3
 8019386:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801938a:	b29a      	uxth	r2, r3
 801938c:	4b01      	ldr	r3, [pc, #4]	; (8019394 <udp_init+0x20>)
 801938e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019390:	bf00      	nop
 8019392:	bd80      	pop	{r7, pc}
 8019394:	2400042c 	.word	0x2400042c

08019398 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019398:	b480      	push	{r7}
 801939a:	b083      	sub	sp, #12
 801939c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801939e:	2300      	movs	r3, #0
 80193a0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80193a2:	4b17      	ldr	r3, [pc, #92]	; (8019400 <udp_new_port+0x68>)
 80193a4:	881b      	ldrh	r3, [r3, #0]
 80193a6:	1c5a      	adds	r2, r3, #1
 80193a8:	b291      	uxth	r1, r2
 80193aa:	4a15      	ldr	r2, [pc, #84]	; (8019400 <udp_new_port+0x68>)
 80193ac:	8011      	strh	r1, [r2, #0]
 80193ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80193b2:	4293      	cmp	r3, r2
 80193b4:	d103      	bne.n	80193be <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80193b6:	4b12      	ldr	r3, [pc, #72]	; (8019400 <udp_new_port+0x68>)
 80193b8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80193bc:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80193be:	4b11      	ldr	r3, [pc, #68]	; (8019404 <udp_new_port+0x6c>)
 80193c0:	681b      	ldr	r3, [r3, #0]
 80193c2:	603b      	str	r3, [r7, #0]
 80193c4:	e011      	b.n	80193ea <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80193c6:	683b      	ldr	r3, [r7, #0]
 80193c8:	8a5a      	ldrh	r2, [r3, #18]
 80193ca:	4b0d      	ldr	r3, [pc, #52]	; (8019400 <udp_new_port+0x68>)
 80193cc:	881b      	ldrh	r3, [r3, #0]
 80193ce:	429a      	cmp	r2, r3
 80193d0:	d108      	bne.n	80193e4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80193d2:	88fb      	ldrh	r3, [r7, #6]
 80193d4:	3301      	adds	r3, #1
 80193d6:	80fb      	strh	r3, [r7, #6]
 80193d8:	88fb      	ldrh	r3, [r7, #6]
 80193da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80193de:	d3e0      	bcc.n	80193a2 <udp_new_port+0xa>
        return 0;
 80193e0:	2300      	movs	r3, #0
 80193e2:	e007      	b.n	80193f4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80193e4:	683b      	ldr	r3, [r7, #0]
 80193e6:	68db      	ldr	r3, [r3, #12]
 80193e8:	603b      	str	r3, [r7, #0]
 80193ea:	683b      	ldr	r3, [r7, #0]
 80193ec:	2b00      	cmp	r3, #0
 80193ee:	d1ea      	bne.n	80193c6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80193f0:	4b03      	ldr	r3, [pc, #12]	; (8019400 <udp_new_port+0x68>)
 80193f2:	881b      	ldrh	r3, [r3, #0]
}
 80193f4:	4618      	mov	r0, r3
 80193f6:	370c      	adds	r7, #12
 80193f8:	46bd      	mov	sp, r7
 80193fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193fe:	4770      	bx	lr
 8019400:	2400042c 	.word	0x2400042c
 8019404:	24007214 	.word	0x24007214

08019408 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8019408:	b580      	push	{r7, lr}
 801940a:	b084      	sub	sp, #16
 801940c:	af00      	add	r7, sp, #0
 801940e:	60f8      	str	r0, [r7, #12]
 8019410:	60b9      	str	r1, [r7, #8]
 8019412:	4613      	mov	r3, r2
 8019414:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8019416:	68fb      	ldr	r3, [r7, #12]
 8019418:	2b00      	cmp	r3, #0
 801941a:	d105      	bne.n	8019428 <udp_input_local_match+0x20>
 801941c:	4b27      	ldr	r3, [pc, #156]	; (80194bc <udp_input_local_match+0xb4>)
 801941e:	2287      	movs	r2, #135	; 0x87
 8019420:	4927      	ldr	r1, [pc, #156]	; (80194c0 <udp_input_local_match+0xb8>)
 8019422:	4828      	ldr	r0, [pc, #160]	; (80194c4 <udp_input_local_match+0xbc>)
 8019424:	f004 f802 	bl	801d42c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8019428:	68bb      	ldr	r3, [r7, #8]
 801942a:	2b00      	cmp	r3, #0
 801942c:	d105      	bne.n	801943a <udp_input_local_match+0x32>
 801942e:	4b23      	ldr	r3, [pc, #140]	; (80194bc <udp_input_local_match+0xb4>)
 8019430:	2288      	movs	r2, #136	; 0x88
 8019432:	4925      	ldr	r1, [pc, #148]	; (80194c8 <udp_input_local_match+0xc0>)
 8019434:	4823      	ldr	r0, [pc, #140]	; (80194c4 <udp_input_local_match+0xbc>)
 8019436:	f003 fff9 	bl	801d42c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	7a1b      	ldrb	r3, [r3, #8]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d00b      	beq.n	801945a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019442:	68fb      	ldr	r3, [r7, #12]
 8019444:	7a1a      	ldrb	r2, [r3, #8]
 8019446:	4b21      	ldr	r3, [pc, #132]	; (80194cc <udp_input_local_match+0xc4>)
 8019448:	685b      	ldr	r3, [r3, #4]
 801944a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801944e:	3301      	adds	r3, #1
 8019450:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019452:	429a      	cmp	r2, r3
 8019454:	d001      	beq.n	801945a <udp_input_local_match+0x52>
    return 0;
 8019456:	2300      	movs	r3, #0
 8019458:	e02b      	b.n	80194b2 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801945a:	79fb      	ldrb	r3, [r7, #7]
 801945c:	2b00      	cmp	r3, #0
 801945e:	d018      	beq.n	8019492 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019460:	68fb      	ldr	r3, [r7, #12]
 8019462:	2b00      	cmp	r3, #0
 8019464:	d013      	beq.n	801948e <udp_input_local_match+0x86>
 8019466:	68fb      	ldr	r3, [r7, #12]
 8019468:	681b      	ldr	r3, [r3, #0]
 801946a:	2b00      	cmp	r3, #0
 801946c:	d00f      	beq.n	801948e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801946e:	4b17      	ldr	r3, [pc, #92]	; (80194cc <udp_input_local_match+0xc4>)
 8019470:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019472:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8019476:	d00a      	beq.n	801948e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019478:	68fb      	ldr	r3, [r7, #12]
 801947a:	681a      	ldr	r2, [r3, #0]
 801947c:	4b13      	ldr	r3, [pc, #76]	; (80194cc <udp_input_local_match+0xc4>)
 801947e:	695b      	ldr	r3, [r3, #20]
 8019480:	405a      	eors	r2, r3
 8019482:	68bb      	ldr	r3, [r7, #8]
 8019484:	3308      	adds	r3, #8
 8019486:	681b      	ldr	r3, [r3, #0]
 8019488:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801948a:	2b00      	cmp	r3, #0
 801948c:	d110      	bne.n	80194b0 <udp_input_local_match+0xa8>
          return 1;
 801948e:	2301      	movs	r3, #1
 8019490:	e00f      	b.n	80194b2 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8019492:	68fb      	ldr	r3, [r7, #12]
 8019494:	2b00      	cmp	r3, #0
 8019496:	d009      	beq.n	80194ac <udp_input_local_match+0xa4>
 8019498:	68fb      	ldr	r3, [r7, #12]
 801949a:	681b      	ldr	r3, [r3, #0]
 801949c:	2b00      	cmp	r3, #0
 801949e:	d005      	beq.n	80194ac <udp_input_local_match+0xa4>
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	681a      	ldr	r2, [r3, #0]
 80194a4:	4b09      	ldr	r3, [pc, #36]	; (80194cc <udp_input_local_match+0xc4>)
 80194a6:	695b      	ldr	r3, [r3, #20]
 80194a8:	429a      	cmp	r2, r3
 80194aa:	d101      	bne.n	80194b0 <udp_input_local_match+0xa8>
        return 1;
 80194ac:	2301      	movs	r3, #1
 80194ae:	e000      	b.n	80194b2 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80194b0:	2300      	movs	r3, #0
}
 80194b2:	4618      	mov	r0, r3
 80194b4:	3710      	adds	r7, #16
 80194b6:	46bd      	mov	sp, r7
 80194b8:	bd80      	pop	{r7, pc}
 80194ba:	bf00      	nop
 80194bc:	080239fc 	.word	0x080239fc
 80194c0:	08023a58 	.word	0x08023a58
 80194c4:	08023a7c 	.word	0x08023a7c
 80194c8:	08023aa4 	.word	0x08023aa4
 80194cc:	2400430c 	.word	0x2400430c

080194d0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80194d0:	b590      	push	{r4, r7, lr}
 80194d2:	b08d      	sub	sp, #52	; 0x34
 80194d4:	af02      	add	r7, sp, #8
 80194d6:	6078      	str	r0, [r7, #4]
 80194d8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80194da:	2300      	movs	r3, #0
 80194dc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80194de:	687b      	ldr	r3, [r7, #4]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d105      	bne.n	80194f0 <udp_input+0x20>
 80194e4:	4b7c      	ldr	r3, [pc, #496]	; (80196d8 <udp_input+0x208>)
 80194e6:	22cf      	movs	r2, #207	; 0xcf
 80194e8:	497c      	ldr	r1, [pc, #496]	; (80196dc <udp_input+0x20c>)
 80194ea:	487d      	ldr	r0, [pc, #500]	; (80196e0 <udp_input+0x210>)
 80194ec:	f003 ff9e 	bl	801d42c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80194f0:	683b      	ldr	r3, [r7, #0]
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	d105      	bne.n	8019502 <udp_input+0x32>
 80194f6:	4b78      	ldr	r3, [pc, #480]	; (80196d8 <udp_input+0x208>)
 80194f8:	22d0      	movs	r2, #208	; 0xd0
 80194fa:	497a      	ldr	r1, [pc, #488]	; (80196e4 <udp_input+0x214>)
 80194fc:	4878      	ldr	r0, [pc, #480]	; (80196e0 <udp_input+0x210>)
 80194fe:	f003 ff95 	bl	801d42c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	895b      	ldrh	r3, [r3, #10]
 8019506:	2b07      	cmp	r3, #7
 8019508:	d803      	bhi.n	8019512 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801950a:	6878      	ldr	r0, [r7, #4]
 801950c:	f7fa fa44 	bl	8013998 <pbuf_free>
    goto end;
 8019510:	e0de      	b.n	80196d0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8019512:	687b      	ldr	r3, [r7, #4]
 8019514:	685b      	ldr	r3, [r3, #4]
 8019516:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019518:	4b73      	ldr	r3, [pc, #460]	; (80196e8 <udp_input+0x218>)
 801951a:	695b      	ldr	r3, [r3, #20]
 801951c:	4a72      	ldr	r2, [pc, #456]	; (80196e8 <udp_input+0x218>)
 801951e:	6812      	ldr	r2, [r2, #0]
 8019520:	4611      	mov	r1, r2
 8019522:	4618      	mov	r0, r3
 8019524:	f7f8 f90e 	bl	8011744 <ip4_addr_isbroadcast_u32>
 8019528:	4603      	mov	r3, r0
 801952a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801952c:	697b      	ldr	r3, [r7, #20]
 801952e:	881b      	ldrh	r3, [r3, #0]
 8019530:	b29b      	uxth	r3, r3
 8019532:	4618      	mov	r0, r3
 8019534:	f7f6 fb9a 	bl	800fc6c <lwip_htons>
 8019538:	4603      	mov	r3, r0
 801953a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801953c:	697b      	ldr	r3, [r7, #20]
 801953e:	885b      	ldrh	r3, [r3, #2]
 8019540:	b29b      	uxth	r3, r3
 8019542:	4618      	mov	r0, r3
 8019544:	f7f6 fb92 	bl	800fc6c <lwip_htons>
 8019548:	4603      	mov	r3, r0
 801954a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801954c:	2300      	movs	r3, #0
 801954e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8019550:	2300      	movs	r3, #0
 8019552:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8019554:	2300      	movs	r3, #0
 8019556:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019558:	4b64      	ldr	r3, [pc, #400]	; (80196ec <udp_input+0x21c>)
 801955a:	681b      	ldr	r3, [r3, #0]
 801955c:	627b      	str	r3, [r7, #36]	; 0x24
 801955e:	e054      	b.n	801960a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019562:	8a5b      	ldrh	r3, [r3, #18]
 8019564:	89fa      	ldrh	r2, [r7, #14]
 8019566:	429a      	cmp	r2, r3
 8019568:	d14a      	bne.n	8019600 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801956a:	7cfb      	ldrb	r3, [r7, #19]
 801956c:	461a      	mov	r2, r3
 801956e:	6839      	ldr	r1, [r7, #0]
 8019570:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019572:	f7ff ff49 	bl	8019408 <udp_input_local_match>
 8019576:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019578:	2b00      	cmp	r3, #0
 801957a:	d041      	beq.n	8019600 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801957e:	7c1b      	ldrb	r3, [r3, #16]
 8019580:	f003 0304 	and.w	r3, r3, #4
 8019584:	2b00      	cmp	r3, #0
 8019586:	d11d      	bne.n	80195c4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019588:	69fb      	ldr	r3, [r7, #28]
 801958a:	2b00      	cmp	r3, #0
 801958c:	d102      	bne.n	8019594 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801958e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019590:	61fb      	str	r3, [r7, #28]
 8019592:	e017      	b.n	80195c4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8019594:	7cfb      	ldrb	r3, [r7, #19]
 8019596:	2b00      	cmp	r3, #0
 8019598:	d014      	beq.n	80195c4 <udp_input+0xf4>
 801959a:	4b53      	ldr	r3, [pc, #332]	; (80196e8 <udp_input+0x218>)
 801959c:	695b      	ldr	r3, [r3, #20]
 801959e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80195a2:	d10f      	bne.n	80195c4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80195a4:	69fb      	ldr	r3, [r7, #28]
 80195a6:	681a      	ldr	r2, [r3, #0]
 80195a8:	683b      	ldr	r3, [r7, #0]
 80195aa:	3304      	adds	r3, #4
 80195ac:	681b      	ldr	r3, [r3, #0]
 80195ae:	429a      	cmp	r2, r3
 80195b0:	d008      	beq.n	80195c4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80195b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195b4:	681a      	ldr	r2, [r3, #0]
 80195b6:	683b      	ldr	r3, [r7, #0]
 80195b8:	3304      	adds	r3, #4
 80195ba:	681b      	ldr	r3, [r3, #0]
 80195bc:	429a      	cmp	r2, r3
 80195be:	d101      	bne.n	80195c4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80195c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195c2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80195c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195c6:	8a9b      	ldrh	r3, [r3, #20]
 80195c8:	8a3a      	ldrh	r2, [r7, #16]
 80195ca:	429a      	cmp	r2, r3
 80195cc:	d118      	bne.n	8019600 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80195ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195d0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80195d2:	2b00      	cmp	r3, #0
 80195d4:	d005      	beq.n	80195e2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80195d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195d8:	685a      	ldr	r2, [r3, #4]
 80195da:	4b43      	ldr	r3, [pc, #268]	; (80196e8 <udp_input+0x218>)
 80195dc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80195de:	429a      	cmp	r2, r3
 80195e0:	d10e      	bne.n	8019600 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80195e2:	6a3b      	ldr	r3, [r7, #32]
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d014      	beq.n	8019612 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80195e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195ea:	68da      	ldr	r2, [r3, #12]
 80195ec:	6a3b      	ldr	r3, [r7, #32]
 80195ee:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80195f0:	4b3e      	ldr	r3, [pc, #248]	; (80196ec <udp_input+0x21c>)
 80195f2:	681a      	ldr	r2, [r3, #0]
 80195f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195f6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80195f8:	4a3c      	ldr	r2, [pc, #240]	; (80196ec <udp_input+0x21c>)
 80195fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195fc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80195fe:	e008      	b.n	8019612 <udp_input+0x142>
      }
    }

    prev = pcb;
 8019600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019602:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019606:	68db      	ldr	r3, [r3, #12]
 8019608:	627b      	str	r3, [r7, #36]	; 0x24
 801960a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801960c:	2b00      	cmp	r3, #0
 801960e:	d1a7      	bne.n	8019560 <udp_input+0x90>
 8019610:	e000      	b.n	8019614 <udp_input+0x144>
        break;
 8019612:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8019614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019616:	2b00      	cmp	r3, #0
 8019618:	d101      	bne.n	801961e <udp_input+0x14e>
    pcb = uncon_pcb;
 801961a:	69fb      	ldr	r3, [r7, #28]
 801961c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801961e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019620:	2b00      	cmp	r3, #0
 8019622:	d002      	beq.n	801962a <udp_input+0x15a>
    for_us = 1;
 8019624:	2301      	movs	r3, #1
 8019626:	76fb      	strb	r3, [r7, #27]
 8019628:	e00a      	b.n	8019640 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801962a:	683b      	ldr	r3, [r7, #0]
 801962c:	3304      	adds	r3, #4
 801962e:	681a      	ldr	r2, [r3, #0]
 8019630:	4b2d      	ldr	r3, [pc, #180]	; (80196e8 <udp_input+0x218>)
 8019632:	695b      	ldr	r3, [r3, #20]
 8019634:	429a      	cmp	r2, r3
 8019636:	bf0c      	ite	eq
 8019638:	2301      	moveq	r3, #1
 801963a:	2300      	movne	r3, #0
 801963c:	b2db      	uxtb	r3, r3
 801963e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019640:	7efb      	ldrb	r3, [r7, #27]
 8019642:	2b00      	cmp	r3, #0
 8019644:	d041      	beq.n	80196ca <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8019646:	2108      	movs	r1, #8
 8019648:	6878      	ldr	r0, [r7, #4]
 801964a:	f7fa f91f 	bl	801388c <pbuf_remove_header>
 801964e:	4603      	mov	r3, r0
 8019650:	2b00      	cmp	r3, #0
 8019652:	d00a      	beq.n	801966a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8019654:	4b20      	ldr	r3, [pc, #128]	; (80196d8 <udp_input+0x208>)
 8019656:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801965a:	4925      	ldr	r1, [pc, #148]	; (80196f0 <udp_input+0x220>)
 801965c:	4820      	ldr	r0, [pc, #128]	; (80196e0 <udp_input+0x210>)
 801965e:	f003 fee5 	bl	801d42c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8019662:	6878      	ldr	r0, [r7, #4]
 8019664:	f7fa f998 	bl	8013998 <pbuf_free>
      goto end;
 8019668:	e032      	b.n	80196d0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801966a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801966c:	2b00      	cmp	r3, #0
 801966e:	d012      	beq.n	8019696 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019672:	699b      	ldr	r3, [r3, #24]
 8019674:	2b00      	cmp	r3, #0
 8019676:	d00a      	beq.n	801968e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801967a:	699c      	ldr	r4, [r3, #24]
 801967c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801967e:	69d8      	ldr	r0, [r3, #28]
 8019680:	8a3b      	ldrh	r3, [r7, #16]
 8019682:	9300      	str	r3, [sp, #0]
 8019684:	4b1b      	ldr	r3, [pc, #108]	; (80196f4 <udp_input+0x224>)
 8019686:	687a      	ldr	r2, [r7, #4]
 8019688:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801968a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801968c:	e021      	b.n	80196d2 <udp_input+0x202>
        pbuf_free(p);
 801968e:	6878      	ldr	r0, [r7, #4]
 8019690:	f7fa f982 	bl	8013998 <pbuf_free>
        goto end;
 8019694:	e01c      	b.n	80196d0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8019696:	7cfb      	ldrb	r3, [r7, #19]
 8019698:	2b00      	cmp	r3, #0
 801969a:	d112      	bne.n	80196c2 <udp_input+0x1f2>
 801969c:	4b12      	ldr	r3, [pc, #72]	; (80196e8 <udp_input+0x218>)
 801969e:	695b      	ldr	r3, [r3, #20]
 80196a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80196a4:	2be0      	cmp	r3, #224	; 0xe0
 80196a6:	d00c      	beq.n	80196c2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80196a8:	4b0f      	ldr	r3, [pc, #60]	; (80196e8 <udp_input+0x218>)
 80196aa:	899b      	ldrh	r3, [r3, #12]
 80196ac:	3308      	adds	r3, #8
 80196ae:	b29b      	uxth	r3, r3
 80196b0:	b21b      	sxth	r3, r3
 80196b2:	4619      	mov	r1, r3
 80196b4:	6878      	ldr	r0, [r7, #4]
 80196b6:	f7fa f95c 	bl	8013972 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80196ba:	2103      	movs	r1, #3
 80196bc:	6878      	ldr	r0, [r7, #4]
 80196be:	f7f7 fc45 	bl	8010f4c <icmp_dest_unreach>
      pbuf_free(p);
 80196c2:	6878      	ldr	r0, [r7, #4]
 80196c4:	f7fa f968 	bl	8013998 <pbuf_free>
  return;
 80196c8:	e003      	b.n	80196d2 <udp_input+0x202>
    pbuf_free(p);
 80196ca:	6878      	ldr	r0, [r7, #4]
 80196cc:	f7fa f964 	bl	8013998 <pbuf_free>
  return;
 80196d0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80196d2:	372c      	adds	r7, #44	; 0x2c
 80196d4:	46bd      	mov	sp, r7
 80196d6:	bd90      	pop	{r4, r7, pc}
 80196d8:	080239fc 	.word	0x080239fc
 80196dc:	08023acc 	.word	0x08023acc
 80196e0:	08023a7c 	.word	0x08023a7c
 80196e4:	08023ae4 	.word	0x08023ae4
 80196e8:	2400430c 	.word	0x2400430c
 80196ec:	24007214 	.word	0x24007214
 80196f0:	08023b00 	.word	0x08023b00
 80196f4:	2400431c 	.word	0x2400431c

080196f8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80196f8:	b580      	push	{r7, lr}
 80196fa:	b086      	sub	sp, #24
 80196fc:	af00      	add	r7, sp, #0
 80196fe:	60f8      	str	r0, [r7, #12]
 8019700:	60b9      	str	r1, [r7, #8]
 8019702:	4613      	mov	r3, r2
 8019704:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8019706:	68bb      	ldr	r3, [r7, #8]
 8019708:	2b00      	cmp	r3, #0
 801970a:	d101      	bne.n	8019710 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801970c:	4b39      	ldr	r3, [pc, #228]	; (80197f4 <udp_bind+0xfc>)
 801970e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8019710:	68fb      	ldr	r3, [r7, #12]
 8019712:	2b00      	cmp	r3, #0
 8019714:	d109      	bne.n	801972a <udp_bind+0x32>
 8019716:	4b38      	ldr	r3, [pc, #224]	; (80197f8 <udp_bind+0x100>)
 8019718:	f240 32b7 	movw	r2, #951	; 0x3b7
 801971c:	4937      	ldr	r1, [pc, #220]	; (80197fc <udp_bind+0x104>)
 801971e:	4838      	ldr	r0, [pc, #224]	; (8019800 <udp_bind+0x108>)
 8019720:	f003 fe84 	bl	801d42c <iprintf>
 8019724:	f06f 030f 	mvn.w	r3, #15
 8019728:	e060      	b.n	80197ec <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801972a:	2300      	movs	r3, #0
 801972c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801972e:	4b35      	ldr	r3, [pc, #212]	; (8019804 <udp_bind+0x10c>)
 8019730:	681b      	ldr	r3, [r3, #0]
 8019732:	617b      	str	r3, [r7, #20]
 8019734:	e009      	b.n	801974a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8019736:	68fa      	ldr	r2, [r7, #12]
 8019738:	697b      	ldr	r3, [r7, #20]
 801973a:	429a      	cmp	r2, r3
 801973c:	d102      	bne.n	8019744 <udp_bind+0x4c>
      rebind = 1;
 801973e:	2301      	movs	r3, #1
 8019740:	74fb      	strb	r3, [r7, #19]
      break;
 8019742:	e005      	b.n	8019750 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019744:	697b      	ldr	r3, [r7, #20]
 8019746:	68db      	ldr	r3, [r3, #12]
 8019748:	617b      	str	r3, [r7, #20]
 801974a:	697b      	ldr	r3, [r7, #20]
 801974c:	2b00      	cmp	r3, #0
 801974e:	d1f2      	bne.n	8019736 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8019750:	88fb      	ldrh	r3, [r7, #6]
 8019752:	2b00      	cmp	r3, #0
 8019754:	d109      	bne.n	801976a <udp_bind+0x72>
    port = udp_new_port();
 8019756:	f7ff fe1f 	bl	8019398 <udp_new_port>
 801975a:	4603      	mov	r3, r0
 801975c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801975e:	88fb      	ldrh	r3, [r7, #6]
 8019760:	2b00      	cmp	r3, #0
 8019762:	d12c      	bne.n	80197be <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8019764:	f06f 0307 	mvn.w	r3, #7
 8019768:	e040      	b.n	80197ec <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801976a:	4b26      	ldr	r3, [pc, #152]	; (8019804 <udp_bind+0x10c>)
 801976c:	681b      	ldr	r3, [r3, #0]
 801976e:	617b      	str	r3, [r7, #20]
 8019770:	e022      	b.n	80197b8 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8019772:	68fa      	ldr	r2, [r7, #12]
 8019774:	697b      	ldr	r3, [r7, #20]
 8019776:	429a      	cmp	r2, r3
 8019778:	d01b      	beq.n	80197b2 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801977a:	697b      	ldr	r3, [r7, #20]
 801977c:	8a5b      	ldrh	r3, [r3, #18]
 801977e:	88fa      	ldrh	r2, [r7, #6]
 8019780:	429a      	cmp	r2, r3
 8019782:	d116      	bne.n	80197b2 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019784:	697b      	ldr	r3, [r7, #20]
 8019786:	681a      	ldr	r2, [r3, #0]
 8019788:	68bb      	ldr	r3, [r7, #8]
 801978a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801978c:	429a      	cmp	r2, r3
 801978e:	d00d      	beq.n	80197ac <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019790:	68bb      	ldr	r3, [r7, #8]
 8019792:	2b00      	cmp	r3, #0
 8019794:	d00a      	beq.n	80197ac <udp_bind+0xb4>
 8019796:	68bb      	ldr	r3, [r7, #8]
 8019798:	681b      	ldr	r3, [r3, #0]
 801979a:	2b00      	cmp	r3, #0
 801979c:	d006      	beq.n	80197ac <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801979e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d003      	beq.n	80197ac <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80197a4:	697b      	ldr	r3, [r7, #20]
 80197a6:	681b      	ldr	r3, [r3, #0]
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d102      	bne.n	80197b2 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80197ac:	f06f 0307 	mvn.w	r3, #7
 80197b0:	e01c      	b.n	80197ec <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80197b2:	697b      	ldr	r3, [r7, #20]
 80197b4:	68db      	ldr	r3, [r3, #12]
 80197b6:	617b      	str	r3, [r7, #20]
 80197b8:	697b      	ldr	r3, [r7, #20]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d1d9      	bne.n	8019772 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80197be:	68bb      	ldr	r3, [r7, #8]
 80197c0:	2b00      	cmp	r3, #0
 80197c2:	d002      	beq.n	80197ca <udp_bind+0xd2>
 80197c4:	68bb      	ldr	r3, [r7, #8]
 80197c6:	681b      	ldr	r3, [r3, #0]
 80197c8:	e000      	b.n	80197cc <udp_bind+0xd4>
 80197ca:	2300      	movs	r3, #0
 80197cc:	68fa      	ldr	r2, [r7, #12]
 80197ce:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	88fa      	ldrh	r2, [r7, #6]
 80197d4:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80197d6:	7cfb      	ldrb	r3, [r7, #19]
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d106      	bne.n	80197ea <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80197dc:	4b09      	ldr	r3, [pc, #36]	; (8019804 <udp_bind+0x10c>)
 80197de:	681a      	ldr	r2, [r3, #0]
 80197e0:	68fb      	ldr	r3, [r7, #12]
 80197e2:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80197e4:	4a07      	ldr	r2, [pc, #28]	; (8019804 <udp_bind+0x10c>)
 80197e6:	68fb      	ldr	r3, [r7, #12]
 80197e8:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80197ea:	2300      	movs	r3, #0
}
 80197ec:	4618      	mov	r0, r3
 80197ee:	3718      	adds	r7, #24
 80197f0:	46bd      	mov	sp, r7
 80197f2:	bd80      	pop	{r7, pc}
 80197f4:	08023e20 	.word	0x08023e20
 80197f8:	080239fc 	.word	0x080239fc
 80197fc:	08023cf0 	.word	0x08023cf0
 8019800:	08023a7c 	.word	0x08023a7c
 8019804:	24007214 	.word	0x24007214

08019808 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8019808:	b580      	push	{r7, lr}
 801980a:	b086      	sub	sp, #24
 801980c:	af00      	add	r7, sp, #0
 801980e:	60f8      	str	r0, [r7, #12]
 8019810:	60b9      	str	r1, [r7, #8]
 8019812:	4613      	mov	r3, r2
 8019814:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	2b00      	cmp	r3, #0
 801981a:	d109      	bne.n	8019830 <udp_connect+0x28>
 801981c:	4b2c      	ldr	r3, [pc, #176]	; (80198d0 <udp_connect+0xc8>)
 801981e:	f240 4235 	movw	r2, #1077	; 0x435
 8019822:	492c      	ldr	r1, [pc, #176]	; (80198d4 <udp_connect+0xcc>)
 8019824:	482c      	ldr	r0, [pc, #176]	; (80198d8 <udp_connect+0xd0>)
 8019826:	f003 fe01 	bl	801d42c <iprintf>
 801982a:	f06f 030f 	mvn.w	r3, #15
 801982e:	e04b      	b.n	80198c8 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8019830:	68bb      	ldr	r3, [r7, #8]
 8019832:	2b00      	cmp	r3, #0
 8019834:	d109      	bne.n	801984a <udp_connect+0x42>
 8019836:	4b26      	ldr	r3, [pc, #152]	; (80198d0 <udp_connect+0xc8>)
 8019838:	f240 4236 	movw	r2, #1078	; 0x436
 801983c:	4927      	ldr	r1, [pc, #156]	; (80198dc <udp_connect+0xd4>)
 801983e:	4826      	ldr	r0, [pc, #152]	; (80198d8 <udp_connect+0xd0>)
 8019840:	f003 fdf4 	bl	801d42c <iprintf>
 8019844:	f06f 030f 	mvn.w	r3, #15
 8019848:	e03e      	b.n	80198c8 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801984a:	68fb      	ldr	r3, [r7, #12]
 801984c:	8a5b      	ldrh	r3, [r3, #18]
 801984e:	2b00      	cmp	r3, #0
 8019850:	d10f      	bne.n	8019872 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019852:	68f9      	ldr	r1, [r7, #12]
 8019854:	68fb      	ldr	r3, [r7, #12]
 8019856:	8a5b      	ldrh	r3, [r3, #18]
 8019858:	461a      	mov	r2, r3
 801985a:	68f8      	ldr	r0, [r7, #12]
 801985c:	f7ff ff4c 	bl	80196f8 <udp_bind>
 8019860:	4603      	mov	r3, r0
 8019862:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8019864:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019868:	2b00      	cmp	r3, #0
 801986a:	d002      	beq.n	8019872 <udp_connect+0x6a>
      return err;
 801986c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019870:	e02a      	b.n	80198c8 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8019872:	68bb      	ldr	r3, [r7, #8]
 8019874:	2b00      	cmp	r3, #0
 8019876:	d002      	beq.n	801987e <udp_connect+0x76>
 8019878:	68bb      	ldr	r3, [r7, #8]
 801987a:	681b      	ldr	r3, [r3, #0]
 801987c:	e000      	b.n	8019880 <udp_connect+0x78>
 801987e:	2300      	movs	r3, #0
 8019880:	68fa      	ldr	r2, [r7, #12]
 8019882:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	88fa      	ldrh	r2, [r7, #6]
 8019888:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801988a:	68fb      	ldr	r3, [r7, #12]
 801988c:	7c1b      	ldrb	r3, [r3, #16]
 801988e:	f043 0304 	orr.w	r3, r3, #4
 8019892:	b2da      	uxtb	r2, r3
 8019894:	68fb      	ldr	r3, [r7, #12]
 8019896:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019898:	4b11      	ldr	r3, [pc, #68]	; (80198e0 <udp_connect+0xd8>)
 801989a:	681b      	ldr	r3, [r3, #0]
 801989c:	617b      	str	r3, [r7, #20]
 801989e:	e008      	b.n	80198b2 <udp_connect+0xaa>
    if (pcb == ipcb) {
 80198a0:	68fa      	ldr	r2, [r7, #12]
 80198a2:	697b      	ldr	r3, [r7, #20]
 80198a4:	429a      	cmp	r2, r3
 80198a6:	d101      	bne.n	80198ac <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80198a8:	2300      	movs	r3, #0
 80198aa:	e00d      	b.n	80198c8 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80198ac:	697b      	ldr	r3, [r7, #20]
 80198ae:	68db      	ldr	r3, [r3, #12]
 80198b0:	617b      	str	r3, [r7, #20]
 80198b2:	697b      	ldr	r3, [r7, #20]
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	d1f3      	bne.n	80198a0 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80198b8:	4b09      	ldr	r3, [pc, #36]	; (80198e0 <udp_connect+0xd8>)
 80198ba:	681a      	ldr	r2, [r3, #0]
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80198c0:	4a07      	ldr	r2, [pc, #28]	; (80198e0 <udp_connect+0xd8>)
 80198c2:	68fb      	ldr	r3, [r7, #12]
 80198c4:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80198c6:	2300      	movs	r3, #0
}
 80198c8:	4618      	mov	r0, r3
 80198ca:	3718      	adds	r7, #24
 80198cc:	46bd      	mov	sp, r7
 80198ce:	bd80      	pop	{r7, pc}
 80198d0:	080239fc 	.word	0x080239fc
 80198d4:	08023d08 	.word	0x08023d08
 80198d8:	08023a7c 	.word	0x08023a7c
 80198dc:	08023d24 	.word	0x08023d24
 80198e0:	24007214 	.word	0x24007214

080198e4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80198e4:	b580      	push	{r7, lr}
 80198e6:	b082      	sub	sp, #8
 80198e8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80198ea:	2000      	movs	r0, #0
 80198ec:	f7f9 f9b2 	bl	8012c54 <memp_malloc>
 80198f0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	d007      	beq.n	8019908 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80198f8:	2220      	movs	r2, #32
 80198fa:	2100      	movs	r1, #0
 80198fc:	6878      	ldr	r0, [r7, #4]
 80198fe:	f002 fe9b 	bl	801c638 <memset>
    pcb->ttl = UDP_TTL;
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	22ff      	movs	r2, #255	; 0xff
 8019906:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8019908:	687b      	ldr	r3, [r7, #4]
}
 801990a:	4618      	mov	r0, r3
 801990c:	3708      	adds	r7, #8
 801990e:	46bd      	mov	sp, r7
 8019910:	bd80      	pop	{r7, pc}
	...

08019914 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019914:	b480      	push	{r7}
 8019916:	b085      	sub	sp, #20
 8019918:	af00      	add	r7, sp, #0
 801991a:	6078      	str	r0, [r7, #4]
 801991c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801991e:	687b      	ldr	r3, [r7, #4]
 8019920:	2b00      	cmp	r3, #0
 8019922:	d01e      	beq.n	8019962 <udp_netif_ip_addr_changed+0x4e>
 8019924:	687b      	ldr	r3, [r7, #4]
 8019926:	681b      	ldr	r3, [r3, #0]
 8019928:	2b00      	cmp	r3, #0
 801992a:	d01a      	beq.n	8019962 <udp_netif_ip_addr_changed+0x4e>
 801992c:	683b      	ldr	r3, [r7, #0]
 801992e:	2b00      	cmp	r3, #0
 8019930:	d017      	beq.n	8019962 <udp_netif_ip_addr_changed+0x4e>
 8019932:	683b      	ldr	r3, [r7, #0]
 8019934:	681b      	ldr	r3, [r3, #0]
 8019936:	2b00      	cmp	r3, #0
 8019938:	d013      	beq.n	8019962 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801993a:	4b0d      	ldr	r3, [pc, #52]	; (8019970 <udp_netif_ip_addr_changed+0x5c>)
 801993c:	681b      	ldr	r3, [r3, #0]
 801993e:	60fb      	str	r3, [r7, #12]
 8019940:	e00c      	b.n	801995c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8019942:	68fb      	ldr	r3, [r7, #12]
 8019944:	681a      	ldr	r2, [r3, #0]
 8019946:	687b      	ldr	r3, [r7, #4]
 8019948:	681b      	ldr	r3, [r3, #0]
 801994a:	429a      	cmp	r2, r3
 801994c:	d103      	bne.n	8019956 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801994e:	683b      	ldr	r3, [r7, #0]
 8019950:	681a      	ldr	r2, [r3, #0]
 8019952:	68fb      	ldr	r3, [r7, #12]
 8019954:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019956:	68fb      	ldr	r3, [r7, #12]
 8019958:	68db      	ldr	r3, [r3, #12]
 801995a:	60fb      	str	r3, [r7, #12]
 801995c:	68fb      	ldr	r3, [r7, #12]
 801995e:	2b00      	cmp	r3, #0
 8019960:	d1ef      	bne.n	8019942 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8019962:	bf00      	nop
 8019964:	3714      	adds	r7, #20
 8019966:	46bd      	mov	sp, r7
 8019968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801996c:	4770      	bx	lr
 801996e:	bf00      	nop
 8019970:	24007214 	.word	0x24007214

08019974 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8019974:	b580      	push	{r7, lr}
 8019976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8019978:	4b10      	ldr	r3, [pc, #64]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 801997a:	2200      	movs	r2, #0
 801997c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 801997e:	4b0f      	ldr	r3, [pc, #60]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 8019980:	2201      	movs	r2, #1
 8019982:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8019984:	4b0d      	ldr	r3, [pc, #52]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 8019986:	4a0e      	ldr	r2, [pc, #56]	; (80199c0 <MX_PDM2PCM_Init+0x4c>)
 8019988:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 801998a:	4b0c      	ldr	r3, [pc, #48]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 801998c:	2202      	movs	r2, #2
 801998e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8019990:	4b0a      	ldr	r3, [pc, #40]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 8019992:	2202      	movs	r2, #2
 8019994:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8019996:	4809      	ldr	r0, [pc, #36]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 8019998:	f002 fc22 	bl	801c1e0 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 801999c:	4b09      	ldr	r3, [pc, #36]	; (80199c4 <MX_PDM2PCM_Init+0x50>)
 801999e:	2202      	movs	r2, #2
 80199a0:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 80199a2:	4b08      	ldr	r3, [pc, #32]	; (80199c4 <MX_PDM2PCM_Init+0x50>)
 80199a4:	2210      	movs	r2, #16
 80199a6:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 80199a8:	4b06      	ldr	r3, [pc, #24]	; (80199c4 <MX_PDM2PCM_Init+0x50>)
 80199aa:	2200      	movs	r2, #0
 80199ac:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 80199ae:	4905      	ldr	r1, [pc, #20]	; (80199c4 <MX_PDM2PCM_Init+0x50>)
 80199b0:	4802      	ldr	r0, [pc, #8]	; (80199bc <MX_PDM2PCM_Init+0x48>)
 80199b2:	f002 fce5 	bl	801c380 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 80199b6:	bf00      	nop
 80199b8:	bd80      	pop	{r7, pc}
 80199ba:	bf00      	nop
 80199bc:	24007220 	.word	0x24007220
 80199c0:	7d70a3d6 	.word	0x7d70a3d6
 80199c4:	24007218 	.word	0x24007218

080199c8 <icm20602_write>:

/* Private user code ---------------------------------------------------------*/

//Writes a register byte to the driver
uint8_t icm20602_write(uint8_t reg, uint8_t *data, uint16_t len)
{
 80199c8:	b580      	push	{r7, lr}
 80199ca:	b084      	sub	sp, #16
 80199cc:	af00      	add	r7, sp, #0
 80199ce:	4603      	mov	r3, r0
 80199d0:	6039      	str	r1, [r7, #0]
 80199d2:	71fb      	strb	r3, [r7, #7]
 80199d4:	4613      	mov	r3, r2
 80199d6:	80bb      	strh	r3, [r7, #4]
	int rv = 0;
 80199d8:	2300      	movs	r3, #0
 80199da:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 80199dc:	2200      	movs	r2, #0
 80199de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80199e2:	4819      	ldr	r0, [pc, #100]	; (8019a48 <icm20602_write+0x80>)
 80199e4:	f7ee fd20 	bl	8008428 <HAL_GPIO_WritePin>
	while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 80199e8:	bf00      	nop
 80199ea:	4818      	ldr	r0, [pc, #96]	; (8019a4c <icm20602_write+0x84>)
 80199ec:	f7f3 fd1c 	bl	800d428 <HAL_SPI_GetState>
 80199f0:	4603      	mov	r3, r0
 80199f2:	2b01      	cmp	r3, #1
 80199f4:	d1f9      	bne.n	80199ea <icm20602_write+0x22>
	rv = HAL_SPI_Transmit(&hspi2, &reg, 1, 1000);
 80199f6:	1df9      	adds	r1, r7, #7
 80199f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80199fc:	2201      	movs	r2, #1
 80199fe:	4813      	ldr	r0, [pc, #76]	; (8019a4c <icm20602_write+0x84>)
 8019a00:	f7f2 fe42 	bl	800c688 <HAL_SPI_Transmit>
 8019a04:	4603      	mov	r3, r0
 8019a06:	60fb      	str	r3, [r7, #12]
	while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8019a08:	bf00      	nop
 8019a0a:	4810      	ldr	r0, [pc, #64]	; (8019a4c <icm20602_write+0x84>)
 8019a0c:	f7f3 fd0c 	bl	800d428 <HAL_SPI_GetState>
 8019a10:	4603      	mov	r3, r0
 8019a12:	2b01      	cmp	r3, #1
 8019a14:	d1f9      	bne.n	8019a0a <icm20602_write+0x42>
	rv += HAL_SPI_Transmit(&hspi2, data, len, 1000);
 8019a16:	88ba      	ldrh	r2, [r7, #4]
 8019a18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019a1c:	6839      	ldr	r1, [r7, #0]
 8019a1e:	480b      	ldr	r0, [pc, #44]	; (8019a4c <icm20602_write+0x84>)
 8019a20:	f7f2 fe32 	bl	800c688 <HAL_SPI_Transmit>
 8019a24:	4603      	mov	r3, r0
 8019a26:	461a      	mov	r2, r3
 8019a28:	68fb      	ldr	r3, [r7, #12]
 8019a2a:	4413      	add	r3, r2
 8019a2c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_SET);
 8019a2e:	2201      	movs	r2, #1
 8019a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8019a34:	4804      	ldr	r0, [pc, #16]	; (8019a48 <icm20602_write+0x80>)
 8019a36:	f7ee fcf7 	bl	8008428 <HAL_GPIO_WritePin>
	return rv;
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	b2db      	uxtb	r3, r3
}
 8019a3e:	4618      	mov	r0, r3
 8019a40:	3710      	adds	r7, #16
 8019a42:	46bd      	mov	sp, r7
 8019a44:	bd80      	pop	{r7, pc}
 8019a46:	bf00      	nop
 8019a48:	58020400 	.word	0x58020400
 8019a4c:	24003e7c 	.word	0x24003e7c

08019a50 <icm20602_read>:

//Read a register byte to the driver
uint8_t icm20602_read(uint8_t reg, uint8_t *data, uint16_t len)
{
 8019a50:	b580      	push	{r7, lr}
 8019a52:	b084      	sub	sp, #16
 8019a54:	af00      	add	r7, sp, #0
 8019a56:	4603      	mov	r3, r0
 8019a58:	6039      	str	r1, [r7, #0]
 8019a5a:	71fb      	strb	r3, [r7, #7]
 8019a5c:	4613      	mov	r3, r2
 8019a5e:	80bb      	strh	r3, [r7, #4]
	int rv = 0;
 8019a60:	2300      	movs	r3, #0
 8019a62:	60fb      	str	r3, [r7, #12]
	reg |= 0b10000000;
 8019a64:	79fb      	ldrb	r3, [r7, #7]
 8019a66:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019a6a:	b2db      	uxtb	r3, r3
 8019a6c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 8019a6e:	2200      	movs	r2, #0
 8019a70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8019a74:	4818      	ldr	r0, [pc, #96]	; (8019ad8 <icm20602_read+0x88>)
 8019a76:	f7ee fcd7 	bl	8008428 <HAL_GPIO_WritePin>
	while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8019a7a:	bf00      	nop
 8019a7c:	4817      	ldr	r0, [pc, #92]	; (8019adc <icm20602_read+0x8c>)
 8019a7e:	f7f3 fcd3 	bl	800d428 <HAL_SPI_GetState>
 8019a82:	4603      	mov	r3, r0
 8019a84:	2b01      	cmp	r3, #1
 8019a86:	d1f9      	bne.n	8019a7c <icm20602_read+0x2c>
	rv = HAL_SPI_Transmit(&hspi2, &reg, 1, 1000);
 8019a88:	1df9      	adds	r1, r7, #7
 8019a8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019a8e:	2201      	movs	r2, #1
 8019a90:	4812      	ldr	r0, [pc, #72]	; (8019adc <icm20602_read+0x8c>)
 8019a92:	f7f2 fdf9 	bl	800c688 <HAL_SPI_Transmit>
 8019a96:	4603      	mov	r3, r0
 8019a98:	60fb      	str	r3, [r7, #12]
	while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8019a9a:	bf00      	nop
 8019a9c:	480f      	ldr	r0, [pc, #60]	; (8019adc <icm20602_read+0x8c>)
 8019a9e:	f7f3 fcc3 	bl	800d428 <HAL_SPI_GetState>
 8019aa2:	4603      	mov	r3, r0
 8019aa4:	2b01      	cmp	r3, #1
 8019aa6:	d1f9      	bne.n	8019a9c <icm20602_read+0x4c>
	rv += HAL_SPI_Receive(&hspi2, data, len, 1000);
 8019aa8:	88ba      	ldrh	r2, [r7, #4]
 8019aaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019aae:	6839      	ldr	r1, [r7, #0]
 8019ab0:	480a      	ldr	r0, [pc, #40]	; (8019adc <icm20602_read+0x8c>)
 8019ab2:	f7f2 ffdb 	bl	800ca6c <HAL_SPI_Receive>
 8019ab6:	4603      	mov	r3, r0
 8019ab8:	461a      	mov	r2, r3
 8019aba:	68fb      	ldr	r3, [r7, #12]
 8019abc:	4413      	add	r3, r2
 8019abe:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_SET);
 8019ac0:	2201      	movs	r2, #1
 8019ac2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8019ac6:	4804      	ldr	r0, [pc, #16]	; (8019ad8 <icm20602_read+0x88>)
 8019ac8:	f7ee fcae 	bl	8008428 <HAL_GPIO_WritePin>
	return rv;
 8019acc:	68fb      	ldr	r3, [r7, #12]
 8019ace:	b2db      	uxtb	r3, r3
}
 8019ad0:	4618      	mov	r0, r3
 8019ad2:	3710      	adds	r7, #16
 8019ad4:	46bd      	mov	sp, r7
 8019ad6:	bd80      	pop	{r7, pc}
 8019ad8:	58020400 	.word	0x58020400
 8019adc:	24003e7c 	.word	0x24003e7c

08019ae0 <icm20602_init>:
}

/***** Global Functions *****/

int8_t icm20602_init(void)
{
 8019ae0:	b580      	push	{r7, lr}
 8019ae2:	b082      	sub	sp, #8
 8019ae4:	af00      	add	r7, sp, #0
	uint8_t tmp = 0;
 8019ae6:	2300      	movs	r3, #0
 8019ae8:	71bb      	strb	r3, [r7, #6]
	int8_t r = 0;
 8019aea:	2300      	movs	r3, #0
 8019aec:	71fb      	strb	r3, [r7, #7]
	//  4. disable fifo
	//  5. configure chip
	//  6. enable accelerometer and gyroscope

	// full reset of chip
	tmp = 0x80;
 8019aee:	2380      	movs	r3, #128	; 0x80
 8019af0:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_PWR_MGMT_1, &tmp, 1);
 8019af2:	1dbb      	adds	r3, r7, #6
 8019af4:	2201      	movs	r2, #1
 8019af6:	4619      	mov	r1, r3
 8019af8:	206b      	movs	r0, #107	; 0x6b
 8019afa:	f7ff ff65 	bl	80199c8 <icm20602_write>
 8019afe:	4603      	mov	r3, r0
 8019b00:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b06:	2b00      	cmp	r3, #0
 8019b08:	f040 818e 	bne.w	8019e28 <icm20602_init+0x348>

	HAL_Delay(1000);
 8019b0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019b10:	f7e9 fa34 	bl	8002f7c <HAL_Delay>

	// verify we are able to read from the chip
	r = icm20602_read(REG_WHO_AM_I, &tmp, 1);
 8019b14:	1dbb      	adds	r3, r7, #6
 8019b16:	2201      	movs	r2, #1
 8019b18:	4619      	mov	r1, r3
 8019b1a:	2075      	movs	r0, #117	; 0x75
 8019b1c:	f7ff ff98 	bl	8019a50 <icm20602_read>
 8019b20:	4603      	mov	r3, r0
 8019b22:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	f040 817f 	bne.w	8019e2c <icm20602_init+0x34c>
	if (REG_WHO_AM_I_CONST != tmp) {
 8019b2e:	79bb      	ldrb	r3, [r7, #6]
 8019b30:	2b12      	cmp	r3, #18
 8019b32:	d006      	beq.n	8019b42 <icm20602_init+0x62>
		r = -1;
 8019b34:	23ff      	movs	r3, #255	; 0xff
 8019b36:	71fb      	strb	r3, [r7, #7]
		ON_ERROR_GOTO((0 == r), return_err);
 8019b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b3c:	2b00      	cmp	r3, #0
 8019b3e:	f040 8177 	bne.w	8019e30 <icm20602_init+0x350>
	}

	/*Reset path*/
	tmp = 0x03;
 8019b42:	2303      	movs	r3, #3
 8019b44:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_SIGNAL_PATH_RESET, &tmp, 1);
 8019b46:	1dbb      	adds	r3, r7, #6
 8019b48:	2201      	movs	r2, #1
 8019b4a:	4619      	mov	r1, r3
 8019b4c:	2068      	movs	r0, #104	; 0x68
 8019b4e:	f7ff ff3b 	bl	80199c8 <icm20602_write>
 8019b52:	4603      	mov	r3, r0
 8019b54:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b5a:	2b00      	cmp	r3, #0
 8019b5c:	f040 816a 	bne.w	8019e34 <icm20602_init+0x354>

	// set clock to internal PLL
	tmp = 0x01;
 8019b60:	2301      	movs	r3, #1
 8019b62:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_PWR_MGMT_1, &tmp, 1);
 8019b64:	1dbb      	adds	r3, r7, #6
 8019b66:	2201      	movs	r2, #1
 8019b68:	4619      	mov	r1, r3
 8019b6a:	206b      	movs	r0, #107	; 0x6b
 8019b6c:	f7ff ff2c 	bl	80199c8 <icm20602_write>
 8019b70:	4603      	mov	r3, r0
 8019b72:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	f040 815d 	bne.w	8019e38 <icm20602_init+0x358>

	// place accel and gyro on standby
	tmp = 0x3F;
 8019b7e:	233f      	movs	r3, #63	; 0x3f
 8019b80:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_PWR_MGMT_2, &tmp, 1);
 8019b82:	1dbb      	adds	r3, r7, #6
 8019b84:	2201      	movs	r2, #1
 8019b86:	4619      	mov	r1, r3
 8019b88:	206c      	movs	r0, #108	; 0x6c
 8019b8a:	f7ff ff1d 	bl	80199c8 <icm20602_write>
 8019b8e:	4603      	mov	r3, r0
 8019b90:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	f040 8150 	bne.w	8019e3c <icm20602_init+0x35c>

	// disable fifo
	tmp = 0x01;
 8019b9c:	2301      	movs	r3, #1
 8019b9e:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_USER_CTRL, &tmp, 1);
 8019ba0:	1dbb      	adds	r3, r7, #6
 8019ba2:	2201      	movs	r2, #1
 8019ba4:	4619      	mov	r1, r3
 8019ba6:	206a      	movs	r0, #106	; 0x6a
 8019ba8:	f7ff ff0e 	bl	80199c8 <icm20602_write>
 8019bac:	4603      	mov	r3, r0
 8019bae:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	f040 8143 	bne.w	8019e40 <icm20602_init+0x360>

	// disable chip I2C communications
	tmp = 0x40;
 8019bba:	2340      	movs	r3, #64	; 0x40
 8019bbc:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_I2C_IF, &tmp, 1);
 8019bbe:	1dbb      	adds	r3, r7, #6
 8019bc0:	2201      	movs	r2, #1
 8019bc2:	4619      	mov	r1, r3
 8019bc4:	2070      	movs	r0, #112	; 0x70
 8019bc6:	f7ff feff 	bl	80199c8 <icm20602_write>
 8019bca:	4603      	mov	r3, r0
 8019bcc:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	f040 8136 	bne.w	8019e44 <icm20602_init+0x364>

	if (dev.use_accel) {
 8019bd8:	4ba7      	ldr	r3, [pc, #668]	; (8019e78 <icm20602_init+0x398>)
 8019bda:	781b      	ldrb	r3, [r3, #0]
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d034      	beq.n	8019c4a <icm20602_init+0x16a>
		if (ICM20602_ACCEL_DLPF_BYPASS_1046_HZ == dev.accel_dlpf) {
 8019be0:	4ba5      	ldr	r3, [pc, #660]	; (8019e78 <icm20602_init+0x398>)
 8019be2:	789b      	ldrb	r3, [r3, #2]
 8019be4:	2b08      	cmp	r3, #8
 8019be6:	d10e      	bne.n	8019c06 <icm20602_init+0x126>
			tmp = (1 << 3);
 8019be8:	2308      	movs	r3, #8
 8019bea:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_ACCEL_CONFIG_2, &tmp, 1);
 8019bec:	1dbb      	adds	r3, r7, #6
 8019bee:	2201      	movs	r2, #1
 8019bf0:	4619      	mov	r1, r3
 8019bf2:	201d      	movs	r0, #29
 8019bf4:	f7ff fee8 	bl	80199c8 <icm20602_write>
 8019bf8:	4603      	mov	r3, r0
 8019bfa:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	d010      	beq.n	8019c26 <icm20602_init+0x146>
 8019c04:	e131      	b.n	8019e6a <icm20602_init+0x38a>
		}
		else {
			tmp = dev.accel_dlpf;
 8019c06:	4b9c      	ldr	r3, [pc, #624]	; (8019e78 <icm20602_init+0x398>)
 8019c08:	789b      	ldrb	r3, [r3, #2]
 8019c0a:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_ACCEL_CONFIG_2, &tmp, 1);
 8019c0c:	1dbb      	adds	r3, r7, #6
 8019c0e:	2201      	movs	r2, #1
 8019c10:	4619      	mov	r1, r3
 8019c12:	201d      	movs	r0, #29
 8019c14:	f7ff fed8 	bl	80199c8 <icm20602_write>
 8019c18:	4603      	mov	r3, r0
 8019c1a:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	f040 8111 	bne.w	8019e48 <icm20602_init+0x368>
		}

		tmp = (dev.accel_g) << 2;
 8019c26:	4b94      	ldr	r3, [pc, #592]	; (8019e78 <icm20602_init+0x398>)
 8019c28:	78db      	ldrb	r3, [r3, #3]
 8019c2a:	009b      	lsls	r3, r3, #2
 8019c2c:	b2db      	uxtb	r3, r3
 8019c2e:	71bb      	strb	r3, [r7, #6]
		r =  icm20602_write(REG_ACCEL_CONFIG, &tmp, 1);
 8019c30:	1dbb      	adds	r3, r7, #6
 8019c32:	2201      	movs	r2, #1
 8019c34:	4619      	mov	r1, r3
 8019c36:	201c      	movs	r0, #28
 8019c38:	f7ff fec6 	bl	80199c8 <icm20602_write>
 8019c3c:	4603      	mov	r3, r0
 8019c3e:	71fb      	strb	r3, [r7, #7]
		ON_ERROR_GOTO((0 == r), return_err);
 8019c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	f040 8101 	bne.w	8019e4c <icm20602_init+0x36c>
	}

	if (dev.use_gyro) {
 8019c4a:	4b8b      	ldr	r3, [pc, #556]	; (8019e78 <icm20602_init+0x398>)
 8019c4c:	791b      	ldrb	r3, [r3, #4]
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d073      	beq.n	8019d3a <icm20602_init+0x25a>
		if (ICM20602_GYRO_DLPF_BYPASS_3281_HZ == dev.gyro_dlpf) {
 8019c52:	4b89      	ldr	r3, [pc, #548]	; (8019e78 <icm20602_init+0x398>)
 8019c54:	799b      	ldrb	r3, [r3, #6]
 8019c56:	2b08      	cmp	r3, #8
 8019c58:	d124      	bne.n	8019ca4 <icm20602_init+0x1c4>
			// bypass dpf and set dps
			tmp = 0x00;
 8019c5a:	2300      	movs	r3, #0
 8019c5c:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_CONFIG, &tmp, 1);
 8019c5e:	1dbb      	adds	r3, r7, #6
 8019c60:	2201      	movs	r2, #1
 8019c62:	4619      	mov	r1, r3
 8019c64:	201a      	movs	r0, #26
 8019c66:	f7ff feaf 	bl	80199c8 <icm20602_write>
 8019c6a:	4603      	mov	r3, r0
 8019c6c:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	f040 80ec 	bne.w	8019e50 <icm20602_init+0x370>

			tmp = (dev.gyro_dps << 3) | 0x02; // see table page 37 of datasheet
 8019c78:	4b7f      	ldr	r3, [pc, #508]	; (8019e78 <icm20602_init+0x398>)
 8019c7a:	79db      	ldrb	r3, [r3, #7]
 8019c7c:	00db      	lsls	r3, r3, #3
 8019c7e:	b25b      	sxtb	r3, r3
 8019c80:	f043 0302 	orr.w	r3, r3, #2
 8019c84:	b25b      	sxtb	r3, r3
 8019c86:	b2db      	uxtb	r3, r3
 8019c88:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_GYRO_CONFIG, &tmp, 1);
 8019c8a:	1dbb      	adds	r3, r7, #6
 8019c8c:	2201      	movs	r2, #1
 8019c8e:	4619      	mov	r1, r3
 8019c90:	201b      	movs	r0, #27
 8019c92:	f7ff fe99 	bl	80199c8 <icm20602_write>
 8019c96:	4603      	mov	r3, r0
 8019c98:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c9e:	2b00      	cmp	r3, #0
 8019ca0:	d04b      	beq.n	8019d3a <icm20602_init+0x25a>
 8019ca2:	e0e2      	b.n	8019e6a <icm20602_init+0x38a>
		}
		else if (ICM20602_GYRO_DLPF_BYPASS_8173_HZ == dev.gyro_dlpf) {
 8019ca4:	4b74      	ldr	r3, [pc, #464]	; (8019e78 <icm20602_init+0x398>)
 8019ca6:	799b      	ldrb	r3, [r3, #6]
 8019ca8:	2b09      	cmp	r3, #9
 8019caa:	d124      	bne.n	8019cf6 <icm20602_init+0x216>
			// bypass dpf and set dps
			tmp = 0x00;
 8019cac:	2300      	movs	r3, #0
 8019cae:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_CONFIG, &tmp, 1);
 8019cb0:	1dbb      	adds	r3, r7, #6
 8019cb2:	2201      	movs	r2, #1
 8019cb4:	4619      	mov	r1, r3
 8019cb6:	201a      	movs	r0, #26
 8019cb8:	f7ff fe86 	bl	80199c8 <icm20602_write>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	f040 80c5 	bne.w	8019e54 <icm20602_init+0x374>

			tmp = (dev.gyro_dps << 3) | 0x01; // see table page 37 of datasheet
 8019cca:	4b6b      	ldr	r3, [pc, #428]	; (8019e78 <icm20602_init+0x398>)
 8019ccc:	79db      	ldrb	r3, [r3, #7]
 8019cce:	00db      	lsls	r3, r3, #3
 8019cd0:	b25b      	sxtb	r3, r3
 8019cd2:	f043 0301 	orr.w	r3, r3, #1
 8019cd6:	b25b      	sxtb	r3, r3
 8019cd8:	b2db      	uxtb	r3, r3
 8019cda:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_GYRO_CONFIG, &tmp, 1);
 8019cdc:	1dbb      	adds	r3, r7, #6
 8019cde:	2201      	movs	r2, #1
 8019ce0:	4619      	mov	r1, r3
 8019ce2:	201b      	movs	r0, #27
 8019ce4:	f7ff fe70 	bl	80199c8 <icm20602_write>
 8019ce8:	4603      	mov	r3, r0
 8019cea:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019cf0:	2b00      	cmp	r3, #0
 8019cf2:	d022      	beq.n	8019d3a <icm20602_init+0x25a>
 8019cf4:	e0b9      	b.n	8019e6a <icm20602_init+0x38a>
		}
		else {
			// configure dpf and set dps
			tmp = dev.gyro_dlpf;
 8019cf6:	4b60      	ldr	r3, [pc, #384]	; (8019e78 <icm20602_init+0x398>)
 8019cf8:	799b      	ldrb	r3, [r3, #6]
 8019cfa:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_CONFIG, &tmp, 1);
 8019cfc:	1dbb      	adds	r3, r7, #6
 8019cfe:	2201      	movs	r2, #1
 8019d00:	4619      	mov	r1, r3
 8019d02:	201a      	movs	r0, #26
 8019d04:	f7ff fe60 	bl	80199c8 <icm20602_write>
 8019d08:	4603      	mov	r3, r0
 8019d0a:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	f040 80a1 	bne.w	8019e58 <icm20602_init+0x378>

			tmp = dev.gyro_dps << 3;
 8019d16:	4b58      	ldr	r3, [pc, #352]	; (8019e78 <icm20602_init+0x398>)
 8019d18:	79db      	ldrb	r3, [r3, #7]
 8019d1a:	00db      	lsls	r3, r3, #3
 8019d1c:	b2db      	uxtb	r3, r3
 8019d1e:	71bb      	strb	r3, [r7, #6]
			r =  icm20602_write(REG_GYRO_CONFIG, &tmp, 1);
 8019d20:	1dbb      	adds	r3, r7, #6
 8019d22:	2201      	movs	r2, #1
 8019d24:	4619      	mov	r1, r3
 8019d26:	201b      	movs	r0, #27
 8019d28:	f7ff fe4e 	bl	80199c8 <icm20602_write>
 8019d2c:	4603      	mov	r3, r0
 8019d2e:	71fb      	strb	r3, [r7, #7]
			ON_ERROR_GOTO((0 == r), return_err);
 8019d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d34:	2b00      	cmp	r3, #0
 8019d36:	f040 8091 	bne.w	8019e5c <icm20602_init+0x37c>
		}
	}

	/*Disale low power mode*/
	tmp = 0x00;
 8019d3a:	2300      	movs	r3, #0
 8019d3c:	71bb      	strb	r3, [r7, #6]
	r = icm20602_write(REG_LP_MODE_CFG, &tmp, 1);
 8019d3e:	1dbb      	adds	r3, r7, #6
 8019d40:	2201      	movs	r2, #1
 8019d42:	4619      	mov	r1, r3
 8019d44:	201e      	movs	r0, #30
 8019d46:	f7ff fe3f 	bl	80199c8 <icm20602_write>
 8019d4a:	4603      	mov	r3, r0
 8019d4c:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	f040 8084 	bne.w	8019e60 <icm20602_init+0x380>

	// enable FIFO if requested
	tmp = ((dev.use_accel) && (dev.accel_fifo)) ? 0x08 : 0x00;
 8019d58:	4b47      	ldr	r3, [pc, #284]	; (8019e78 <icm20602_init+0x398>)
 8019d5a:	781b      	ldrb	r3, [r3, #0]
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d005      	beq.n	8019d6c <icm20602_init+0x28c>
 8019d60:	4b45      	ldr	r3, [pc, #276]	; (8019e78 <icm20602_init+0x398>)
 8019d62:	785b      	ldrb	r3, [r3, #1]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d001      	beq.n	8019d6c <icm20602_init+0x28c>
 8019d68:	2308      	movs	r3, #8
 8019d6a:	e000      	b.n	8019d6e <icm20602_init+0x28e>
 8019d6c:	2300      	movs	r3, #0
 8019d6e:	71bb      	strb	r3, [r7, #6]
	tmp |= ((dev.use_gyro) && (dev.gyro_fifo)) ? 0x10 : 0x00;
 8019d70:	4b41      	ldr	r3, [pc, #260]	; (8019e78 <icm20602_init+0x398>)
 8019d72:	791b      	ldrb	r3, [r3, #4]
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d005      	beq.n	8019d84 <icm20602_init+0x2a4>
 8019d78:	4b3f      	ldr	r3, [pc, #252]	; (8019e78 <icm20602_init+0x398>)
 8019d7a:	795b      	ldrb	r3, [r3, #5]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d001      	beq.n	8019d84 <icm20602_init+0x2a4>
 8019d80:	2210      	movs	r2, #16
 8019d82:	e000      	b.n	8019d86 <icm20602_init+0x2a6>
 8019d84:	2200      	movs	r2, #0
 8019d86:	79bb      	ldrb	r3, [r7, #6]
 8019d88:	b25b      	sxtb	r3, r3
 8019d8a:	4313      	orrs	r3, r2
 8019d8c:	b25b      	sxtb	r3, r3
 8019d8e:	b2db      	uxtb	r3, r3
 8019d90:	71bb      	strb	r3, [r7, #6]
	r =  icm20602_write(REG_FIFO_EN, &tmp, 1);
 8019d92:	1dbb      	adds	r3, r7, #6
 8019d94:	2201      	movs	r2, #1
 8019d96:	4619      	mov	r1, r3
 8019d98:	2023      	movs	r0, #35	; 0x23
 8019d9a:	f7ff fe15 	bl	80199c8 <icm20602_write>
 8019d9e:	4603      	mov	r3, r0
 8019da0:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019da6:	2b00      	cmp	r3, #0
 8019da8:	d15c      	bne.n	8019e64 <icm20602_init+0x384>

	// configure sample rate divider (TODO: is this gyro only?)
	// note: SAMPLE_RATE = INTERNAL_SAMPLE_RATE / (1 + SMPLRT_DIV)
	tmp = (0 != dev.sample_rate_div) ? dev.sample_rate_div - 1 : 1;
 8019daa:	4b33      	ldr	r3, [pc, #204]	; (8019e78 <icm20602_init+0x398>)
 8019dac:	7a1b      	ldrb	r3, [r3, #8]
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	d004      	beq.n	8019dbc <icm20602_init+0x2dc>
 8019db2:	4b31      	ldr	r3, [pc, #196]	; (8019e78 <icm20602_init+0x398>)
 8019db4:	7a1b      	ldrb	r3, [r3, #8]
 8019db6:	3b01      	subs	r3, #1
 8019db8:	b2db      	uxtb	r3, r3
 8019dba:	e000      	b.n	8019dbe <icm20602_init+0x2de>
 8019dbc:	2301      	movs	r3, #1
 8019dbe:	71bb      	strb	r3, [r7, #6]
	r =  icm20602_write(REG_SMPLRT_DIV, &tmp, 1);
 8019dc0:	1dbb      	adds	r3, r7, #6
 8019dc2:	2201      	movs	r2, #1
 8019dc4:	4619      	mov	r1, r3
 8019dc6:	2019      	movs	r0, #25
 8019dc8:	f7ff fdfe 	bl	80199c8 <icm20602_write>
 8019dcc:	4603      	mov	r3, r0
 8019dce:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	d147      	bne.n	8019e68 <icm20602_init+0x388>

	tmp = 0;
 8019dd8:	2300      	movs	r3, #0
 8019dda:	71bb      	strb	r3, [r7, #6]
	tmp |= (dev.use_gyro) ? 0 : 0x07; // 0 - on, 1 - disabled
 8019ddc:	4b26      	ldr	r3, [pc, #152]	; (8019e78 <icm20602_init+0x398>)
 8019dde:	791b      	ldrb	r3, [r3, #4]
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	d001      	beq.n	8019de8 <icm20602_init+0x308>
 8019de4:	2200      	movs	r2, #0
 8019de6:	e000      	b.n	8019dea <icm20602_init+0x30a>
 8019de8:	2207      	movs	r2, #7
 8019dea:	79bb      	ldrb	r3, [r7, #6]
 8019dec:	b25b      	sxtb	r3, r3
 8019dee:	4313      	orrs	r3, r2
 8019df0:	b25b      	sxtb	r3, r3
 8019df2:	b2db      	uxtb	r3, r3
 8019df4:	71bb      	strb	r3, [r7, #6]
	tmp |= (dev.use_accel) ? 0 : 0x38; // 0 - on, 1 - disabled
 8019df6:	4b20      	ldr	r3, [pc, #128]	; (8019e78 <icm20602_init+0x398>)
 8019df8:	781b      	ldrb	r3, [r3, #0]
 8019dfa:	2b00      	cmp	r3, #0
 8019dfc:	d001      	beq.n	8019e02 <icm20602_init+0x322>
 8019dfe:	2200      	movs	r2, #0
 8019e00:	e000      	b.n	8019e04 <icm20602_init+0x324>
 8019e02:	2238      	movs	r2, #56	; 0x38
 8019e04:	79bb      	ldrb	r3, [r7, #6]
 8019e06:	b25b      	sxtb	r3, r3
 8019e08:	4313      	orrs	r3, r2
 8019e0a:	b25b      	sxtb	r3, r3
 8019e0c:	b2db      	uxtb	r3, r3
 8019e0e:	71bb      	strb	r3, [r7, #6]
	r =  icm20602_write(REG_PWR_MGMT_2, &tmp, 1);
 8019e10:	1dbb      	adds	r3, r7, #6
 8019e12:	2201      	movs	r2, #1
 8019e14:	4619      	mov	r1, r3
 8019e16:	206c      	movs	r0, #108	; 0x6c
 8019e18:	f7ff fdd6 	bl	80199c8 <icm20602_write>
 8019e1c:	4603      	mov	r3, r0
 8019e1e:	71fb      	strb	r3, [r7, #7]
	ON_ERROR_GOTO((0 == r), return_err);
 8019e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019e24:	2b00      	cmp	r3, #0

	return_err:
 8019e26:	e020      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e28:	bf00      	nop
 8019e2a:	e01e      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e2c:	bf00      	nop
 8019e2e:	e01c      	b.n	8019e6a <icm20602_init+0x38a>
		ON_ERROR_GOTO((0 == r), return_err);
 8019e30:	bf00      	nop
 8019e32:	e01a      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e34:	bf00      	nop
 8019e36:	e018      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e38:	bf00      	nop
 8019e3a:	e016      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e3c:	bf00      	nop
 8019e3e:	e014      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e40:	bf00      	nop
 8019e42:	e012      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e44:	bf00      	nop
 8019e46:	e010      	b.n	8019e6a <icm20602_init+0x38a>
			ON_ERROR_GOTO((0 == r), return_err);
 8019e48:	bf00      	nop
 8019e4a:	e00e      	b.n	8019e6a <icm20602_init+0x38a>
		ON_ERROR_GOTO((0 == r), return_err);
 8019e4c:	bf00      	nop
 8019e4e:	e00c      	b.n	8019e6a <icm20602_init+0x38a>
			ON_ERROR_GOTO((0 == r), return_err);
 8019e50:	bf00      	nop
 8019e52:	e00a      	b.n	8019e6a <icm20602_init+0x38a>
			ON_ERROR_GOTO((0 == r), return_err);
 8019e54:	bf00      	nop
 8019e56:	e008      	b.n	8019e6a <icm20602_init+0x38a>
			ON_ERROR_GOTO((0 == r), return_err);
 8019e58:	bf00      	nop
 8019e5a:	e006      	b.n	8019e6a <icm20602_init+0x38a>
			ON_ERROR_GOTO((0 == r), return_err);
 8019e5c:	bf00      	nop
 8019e5e:	e004      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e60:	bf00      	nop
 8019e62:	e002      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e64:	bf00      	nop
 8019e66:	e000      	b.n	8019e6a <icm20602_init+0x38a>
	ON_ERROR_GOTO((0 == r), return_err);
 8019e68:	bf00      	nop

	return r;
 8019e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8019e6e:	4618      	mov	r0, r3
 8019e70:	3708      	adds	r7, #8
 8019e72:	46bd      	mov	sp, r7
 8019e74:	bd80      	pop	{r7, pc}
 8019e76:	bf00      	nop
 8019e78:	24000430 	.word	0x24000430

08019e7c <icm20602_read_data_raw>:
}

int8_t icm20602_read_data_raw(int16_t * p_ax,
		int16_t * p_ay, int16_t * p_az, int16_t * p_gx, int16_t * p_gy,
		int16_t * p_gz, int16_t * p_t)
{
 8019e7c:	b580      	push	{r7, lr}
 8019e7e:	b088      	sub	sp, #32
 8019e80:	af00      	add	r7, sp, #0
 8019e82:	60f8      	str	r0, [r7, #12]
 8019e84:	60b9      	str	r1, [r7, #8]
 8019e86:	607a      	str	r2, [r7, #4]
 8019e88:	603b      	str	r3, [r7, #0]
	uint8_t buf[14] = {0};
 8019e8a:	2300      	movs	r3, #0
 8019e8c:	613b      	str	r3, [r7, #16]
 8019e8e:	f107 0314 	add.w	r3, r7, #20
 8019e92:	2200      	movs	r2, #0
 8019e94:	601a      	str	r2, [r3, #0]
 8019e96:	605a      	str	r2, [r3, #4]
 8019e98:	811a      	strh	r2, [r3, #8]
	int8_t r = 0;
 8019e9a:	2300      	movs	r3, #0
 8019e9c:	77fb      	strb	r3, [r7, #31]

	r = icm20602_read(REG_ACCEL_XOUT_H, buf, 14);
 8019e9e:	f107 0310 	add.w	r3, r7, #16
 8019ea2:	220e      	movs	r2, #14
 8019ea4:	4619      	mov	r1, r3
 8019ea6:	203b      	movs	r0, #59	; 0x3b
 8019ea8:	f7ff fdd2 	bl	8019a50 <icm20602_read>
 8019eac:	4603      	mov	r3, r0
 8019eae:	77fb      	strb	r3, [r7, #31]
	if (0 == r) {
 8019eb0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	f040 808c 	bne.w	8019fd2 <icm20602_read_data_raw+0x156>
		UINT8_TO_INT16(*p_ax, buf[0], buf[1]);
 8019eba:	7c3b      	ldrb	r3, [r7, #16]
 8019ebc:	b21a      	sxth	r2, r3
 8019ebe:	68fb      	ldr	r3, [r7, #12]
 8019ec0:	801a      	strh	r2, [r3, #0]
 8019ec2:	68fb      	ldr	r3, [r7, #12]
 8019ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019ec8:	021b      	lsls	r3, r3, #8
 8019eca:	b21a      	sxth	r2, r3
 8019ecc:	68fb      	ldr	r3, [r7, #12]
 8019ece:	801a      	strh	r2, [r3, #0]
 8019ed0:	68fb      	ldr	r3, [r7, #12]
 8019ed2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019ed6:	7c7b      	ldrb	r3, [r7, #17]
 8019ed8:	b21b      	sxth	r3, r3
 8019eda:	4313      	orrs	r3, r2
 8019edc:	b21a      	sxth	r2, r3
 8019ede:	68fb      	ldr	r3, [r7, #12]
 8019ee0:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_ay, buf[2], buf[3]);
 8019ee2:	7cbb      	ldrb	r3, [r7, #18]
 8019ee4:	b21a      	sxth	r2, r3
 8019ee6:	68bb      	ldr	r3, [r7, #8]
 8019ee8:	801a      	strh	r2, [r3, #0]
 8019eea:	68bb      	ldr	r3, [r7, #8]
 8019eec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019ef0:	021b      	lsls	r3, r3, #8
 8019ef2:	b21a      	sxth	r2, r3
 8019ef4:	68bb      	ldr	r3, [r7, #8]
 8019ef6:	801a      	strh	r2, [r3, #0]
 8019ef8:	68bb      	ldr	r3, [r7, #8]
 8019efa:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019efe:	7cfb      	ldrb	r3, [r7, #19]
 8019f00:	b21b      	sxth	r3, r3
 8019f02:	4313      	orrs	r3, r2
 8019f04:	b21a      	sxth	r2, r3
 8019f06:	68bb      	ldr	r3, [r7, #8]
 8019f08:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_az, buf[4], buf[5]);
 8019f0a:	7d3b      	ldrb	r3, [r7, #20]
 8019f0c:	b21a      	sxth	r2, r3
 8019f0e:	687b      	ldr	r3, [r7, #4]
 8019f10:	801a      	strh	r2, [r3, #0]
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019f18:	021b      	lsls	r3, r3, #8
 8019f1a:	b21a      	sxth	r2, r3
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	801a      	strh	r2, [r3, #0]
 8019f20:	687b      	ldr	r3, [r7, #4]
 8019f22:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019f26:	7d7b      	ldrb	r3, [r7, #21]
 8019f28:	b21b      	sxth	r3, r3
 8019f2a:	4313      	orrs	r3, r2
 8019f2c:	b21a      	sxth	r2, r3
 8019f2e:	687b      	ldr	r3, [r7, #4]
 8019f30:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_t, buf[6], buf[7]);
 8019f32:	7dbb      	ldrb	r3, [r7, #22]
 8019f34:	b21a      	sxth	r2, r3
 8019f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019f38:	801a      	strh	r2, [r3, #0]
 8019f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019f3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019f40:	021b      	lsls	r3, r3, #8
 8019f42:	b21a      	sxth	r2, r3
 8019f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019f46:	801a      	strh	r2, [r3, #0]
 8019f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019f4a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019f4e:	7dfb      	ldrb	r3, [r7, #23]
 8019f50:	b21b      	sxth	r3, r3
 8019f52:	4313      	orrs	r3, r2
 8019f54:	b21a      	sxth	r2, r3
 8019f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019f58:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_gx, buf[8], buf[9]);
 8019f5a:	7e3b      	ldrb	r3, [r7, #24]
 8019f5c:	b21a      	sxth	r2, r3
 8019f5e:	683b      	ldr	r3, [r7, #0]
 8019f60:	801a      	strh	r2, [r3, #0]
 8019f62:	683b      	ldr	r3, [r7, #0]
 8019f64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019f68:	021b      	lsls	r3, r3, #8
 8019f6a:	b21a      	sxth	r2, r3
 8019f6c:	683b      	ldr	r3, [r7, #0]
 8019f6e:	801a      	strh	r2, [r3, #0]
 8019f70:	683b      	ldr	r3, [r7, #0]
 8019f72:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019f76:	7e7b      	ldrb	r3, [r7, #25]
 8019f78:	b21b      	sxth	r3, r3
 8019f7a:	4313      	orrs	r3, r2
 8019f7c:	b21a      	sxth	r2, r3
 8019f7e:	683b      	ldr	r3, [r7, #0]
 8019f80:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_gy, buf[10], buf[11]);
 8019f82:	7ebb      	ldrb	r3, [r7, #26]
 8019f84:	b21a      	sxth	r2, r3
 8019f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f88:	801a      	strh	r2, [r3, #0]
 8019f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019f90:	021b      	lsls	r3, r3, #8
 8019f92:	b21a      	sxth	r2, r3
 8019f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f96:	801a      	strh	r2, [r3, #0]
 8019f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f9a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019f9e:	7efb      	ldrb	r3, [r7, #27]
 8019fa0:	b21b      	sxth	r3, r3
 8019fa2:	4313      	orrs	r3, r2
 8019fa4:	b21a      	sxth	r2, r3
 8019fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fa8:	801a      	strh	r2, [r3, #0]
		UINT8_TO_INT16(*p_gz, buf[12], buf[13]);
 8019faa:	7f3b      	ldrb	r3, [r7, #28]
 8019fac:	b21a      	sxth	r2, r3
 8019fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fb0:	801a      	strh	r2, [r3, #0]
 8019fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019fb8:	021b      	lsls	r3, r3, #8
 8019fba:	b21a      	sxth	r2, r3
 8019fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fbe:	801a      	strh	r2, [r3, #0]
 8019fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fc2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8019fc6:	7f7b      	ldrb	r3, [r7, #29]
 8019fc8:	b21b      	sxth	r3, r3
 8019fca:	4313      	orrs	r3, r2
 8019fcc:	b21a      	sxth	r2, r3
 8019fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019fd0:	801a      	strh	r2, [r3, #0]
	}

	return r;
 8019fd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019fd6:	4618      	mov	r0, r3
 8019fd8:	3720      	adds	r7, #32
 8019fda:	46bd      	mov	sp, r7
 8019fdc:	bd80      	pop	{r7, pc}
	...

08019fe0 <pcm5102_Init>:
/* Private function prototypes -----------------------------------------------*/

/* Private user code ---------------------------------------------------------*/

void pcm5102_Init(void)
{
 8019fe0:	b580      	push	{r7, lr}
 8019fe2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DAC_FLT_GPIO_Port, DAC_FLT_Pin, GPIO_PIN_RESET); //Filterselect: Normallatency(Low) / Lowlatency(High)
 8019fe4:	2200      	movs	r2, #0
 8019fe6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019fea:	480a      	ldr	r0, [pc, #40]	; (801a014 <pcm5102_Init+0x34>)
 8019fec:	f7ee fa1c 	bl	8008428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DAC_DEMP_GPIO_Port, DAC_DEMP_Pin, GPIO_PIN_RESET); //De-emphasiscontrol for 44.1kHz sampling rate: Off(Low) / On(High)
 8019ff0:	2200      	movs	r2, #0
 8019ff2:	2108      	movs	r1, #8
 8019ff4:	4808      	ldr	r0, [pc, #32]	; (801a018 <pcm5102_Init+0x38>)
 8019ff6:	f7ee fa17 	bl	8008428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DAC_XSMT_GPIO_Port, DAC_XSMT_Pin, GPIO_PIN_SET); //Soft mute control: Softmute(Low) / soft un-mute(High)
 8019ffa:	2201      	movs	r2, #1
 8019ffc:	2104      	movs	r1, #4
 8019ffe:	4805      	ldr	r0, [pc, #20]	; (801a014 <pcm5102_Init+0x34>)
 801a000:	f7ee fa12 	bl	8008428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DAC_FMT_GPIO_Port, DAC_FMT_Pin, GPIO_PIN_RESET); //Audio format selection: I2S(Low)/ Left justified(High)
 801a004:	2200      	movs	r2, #0
 801a006:	2140      	movs	r1, #64	; 0x40
 801a008:	4804      	ldr	r0, [pc, #16]	; (801a01c <pcm5102_Init+0x3c>)
 801a00a:	f7ee fa0d 	bl	8008428 <HAL_GPIO_WritePin>
}
 801a00e:	bf00      	nop
 801a010:	bd80      	pop	{r7, pc}
 801a012:	bf00      	nop
 801a014:	58020800 	.word	0x58020800
 801a018:	58021c00 	.word	0x58021c00
 801a01c:	58021400 	.word	0x58021400

0801a020 <Audio_Player_Play>:

void Audio_Player_Play(uint8_t* pBuffer, uint32_t Size)
{
 801a020:	b580      	push	{r7, lr}
 801a022:	b082      	sub	sp, #8
 801a024:	af00      	add	r7, sp, #0
 801a026:	6078      	str	r0, [r7, #4]
 801a028:	6039      	str	r1, [r7, #0]
	if(Size > 0xFFFF) {
 801a02a:	683b      	ldr	r3, [r7, #0]
 801a02c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a030:	d306      	bcc.n	801a040 <Audio_Player_Play+0x20>
		Size = 0xFFFF;
 801a032:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a036:	603b      	str	r3, [r7, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 801a038:	2140      	movs	r1, #64	; 0x40
 801a03a:	4807      	ldr	r0, [pc, #28]	; (801a058 <Audio_Player_Play+0x38>)
 801a03c:	f7ee fa0d 	bl	800845a <HAL_GPIO_TogglePin>
	}
	HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)pBuffer, Size);
 801a040:	683b      	ldr	r3, [r7, #0]
 801a042:	b29b      	uxth	r3, r3
 801a044:	461a      	mov	r2, r3
 801a046:	6879      	ldr	r1, [r7, #4]
 801a048:	4804      	ldr	r0, [pc, #16]	; (801a05c <Audio_Player_Play+0x3c>)
 801a04a:	f7f1 ff47 	bl	800bedc <HAL_SAI_Transmit_DMA>
//	HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)pBuffer, DMA_MAX(Size/AUDIODATA_SIZE));
}
 801a04e:	bf00      	nop
 801a050:	3708      	adds	r7, #8
 801a052:	46bd      	mov	sp, r7
 801a054:	bd80      	pop	{r7, pc}
 801a056:	bf00      	nop
 801a058:	58021c00 	.word	0x58021c00
 801a05c:	24003de4 	.word	0x24003de4

0801a060 <HAL_SAI_TxHalfCpltCallback>:
//void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
//{
//	HalfTransfer_CallBack_FS();
//}
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai_BlockA1)
{
 801a060:	b480      	push	{r7}
 801a062:	b083      	sub	sp, #12
 801a064:	af00      	add	r7, sp, #0
 801a066:	6078      	str	r0, [r7, #4]
	if(hsai_BlockA1->Instance==SAI1_Block_A)
	{

	}
}
 801a068:	bf00      	nop
 801a06a:	370c      	adds	r7, #12
 801a06c:	46bd      	mov	sp, r7
 801a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a072:	4770      	bx	lr

0801a074 <HAL_SAI_TxCpltCallback>:
//{
//	TransferComplete_CallBack_FS();
//}

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai_BlockA1)
{
 801a074:	b480      	push	{r7}
 801a076:	b083      	sub	sp, #12
 801a078:	af00      	add	r7, sp, #0
 801a07a:	6078      	str	r0, [r7, #4]
	if(hsai_BlockA1->Instance==SAI1_Block_A)
	{

	}
}
 801a07c:	bf00      	nop
 801a07e:	370c      	adds	r7, #12
 801a080:	46bd      	mov	sp, r7
 801a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a086:	4770      	bx	lr

0801a088 <ssd1362_Reset>:
void ssd1362_writeCmd(uint8_t reg);
void ssd1362_writeData(uint8_t data);

/* Private user code ---------------------------------------------------------*/

void ssd1362_Reset(void) {
 801a088:	b580      	push	{r7, lr}
 801a08a:	af00      	add	r7, sp, #0
    // Reset the OLED
    HAL_GPIO_WritePin(SSD1362_Reset_Port, SSD1362_Reset_Pin, GPIO_PIN_RESET);
 801a08c:	2200      	movs	r2, #0
 801a08e:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a092:	4808      	ldr	r0, [pc, #32]	; (801a0b4 <ssd1362_Reset+0x2c>)
 801a094:	f7ee f9c8 	bl	8008428 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 801a098:	200a      	movs	r0, #10
 801a09a:	f7e8 ff6f 	bl	8002f7c <HAL_Delay>
    HAL_GPIO_WritePin(SSD1362_Reset_Port, SSD1362_Reset_Pin, GPIO_PIN_SET);
 801a09e:	2201      	movs	r2, #1
 801a0a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a0a4:	4803      	ldr	r0, [pc, #12]	; (801a0b4 <ssd1362_Reset+0x2c>)
 801a0a6:	f7ee f9bf 	bl	8008428 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 801a0aa:	200a      	movs	r0, #10
 801a0ac:	f7e8 ff66 	bl	8002f7c <HAL_Delay>
}
 801a0b0:	bf00      	nop
 801a0b2:	bd80      	pop	{r7, pc}
 801a0b4:	58020400 	.word	0x58020400

0801a0b8 <ssd1362_writeCmd>:

//Writes a command byte to the driver
void ssd1362_writeCmd(uint8_t reg)
{
 801a0b8:	b580      	push	{r7, lr}
 801a0ba:	b082      	sub	sp, #8
 801a0bc:	af00      	add	r7, sp, #0
 801a0be:	4603      	mov	r3, r0
 801a0c0:	71fb      	strb	r3, [r7, #7]
	HAL_SRAM_Write_8b(&hsram1, (uint32_t *)LCD_REG, (uint8_t *)&reg, 1);
 801a0c2:	1dfa      	adds	r2, r7, #7
 801a0c4:	2301      	movs	r3, #1
 801a0c6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 801a0ca:	4803      	ldr	r0, [pc, #12]	; (801a0d8 <ssd1362_writeCmd+0x20>)
 801a0cc:	f7f3 faf4 	bl	800d6b8 <HAL_SRAM_Write_8b>
}
 801a0d0:	bf00      	nop
 801a0d2:	3708      	adds	r7, #8
 801a0d4:	46bd      	mov	sp, r7
 801a0d6:	bd80      	pop	{r7, pc}
 801a0d8:	24003d0c 	.word	0x24003d0c

0801a0dc <ssd1362_writeData>:

//Writes 1 byte to the display's memory
void ssd1362_writeData(uint8_t data)
{
 801a0dc:	b580      	push	{r7, lr}
 801a0de:	b082      	sub	sp, #8
 801a0e0:	af00      	add	r7, sp, #0
 801a0e2:	4603      	mov	r3, r0
 801a0e4:	71fb      	strb	r3, [r7, #7]
	HAL_SRAM_Write_8b(&hsram1, (uint32_t *)LCD_RAM, (uint8_t *)&data, 1);
 801a0e6:	1dfa      	adds	r2, r7, #7
 801a0e8:	2301      	movs	r3, #1
 801a0ea:	4904      	ldr	r1, [pc, #16]	; (801a0fc <ssd1362_writeData+0x20>)
 801a0ec:	4804      	ldr	r0, [pc, #16]	; (801a100 <ssd1362_writeData+0x24>)
 801a0ee:	f7f3 fae3 	bl	800d6b8 <HAL_SRAM_Write_8b>
}
 801a0f2:	bf00      	nop
 801a0f4:	3708      	adds	r7, #8
 801a0f6:	46bd      	mov	sp, r7
 801a0f8:	bd80      	pop	{r7, pc}
 801a0fa:	bf00      	nop
 801a0fc:	c0000001 	.word	0xc0000001
 801a100:	24003d0c 	.word	0x24003d0c

0801a104 <bitWrite>:

void bitWrite(uint8_t *x, uint8_t n, uint8_t value) {
 801a104:	b480      	push	{r7}
 801a106:	b083      	sub	sp, #12
 801a108:	af00      	add	r7, sp, #0
 801a10a:	6078      	str	r0, [r7, #4]
 801a10c:	460b      	mov	r3, r1
 801a10e:	70fb      	strb	r3, [r7, #3]
 801a110:	4613      	mov	r3, r2
 801a112:	70bb      	strb	r3, [r7, #2]
   if (value)
 801a114:	78bb      	ldrb	r3, [r7, #2]
 801a116:	2b00      	cmp	r3, #0
 801a118:	d00d      	beq.n	801a136 <bitWrite+0x32>
      *x |= (1 << n);
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	781b      	ldrb	r3, [r3, #0]
 801a11e:	b25a      	sxtb	r2, r3
 801a120:	78fb      	ldrb	r3, [r7, #3]
 801a122:	2101      	movs	r1, #1
 801a124:	fa01 f303 	lsl.w	r3, r1, r3
 801a128:	b25b      	sxtb	r3, r3
 801a12a:	4313      	orrs	r3, r2
 801a12c:	b25b      	sxtb	r3, r3
 801a12e:	b2da      	uxtb	r2, r3
 801a130:	687b      	ldr	r3, [r7, #4]
 801a132:	701a      	strb	r2, [r3, #0]
   else
      *x &= ~(1 << n);
}
 801a134:	e00e      	b.n	801a154 <bitWrite+0x50>
      *x &= ~(1 << n);
 801a136:	687b      	ldr	r3, [r7, #4]
 801a138:	781b      	ldrb	r3, [r3, #0]
 801a13a:	b25a      	sxtb	r2, r3
 801a13c:	78fb      	ldrb	r3, [r7, #3]
 801a13e:	2101      	movs	r1, #1
 801a140:	fa01 f303 	lsl.w	r3, r1, r3
 801a144:	b25b      	sxtb	r3, r3
 801a146:	43db      	mvns	r3, r3
 801a148:	b25b      	sxtb	r3, r3
 801a14a:	4013      	ands	r3, r2
 801a14c:	b25b      	sxtb	r3, r3
 801a14e:	b2da      	uxtb	r2, r3
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	701a      	strb	r2, [r3, #0]
}
 801a154:	bf00      	nop
 801a156:	370c      	adds	r7, #12
 801a158:	46bd      	mov	sp, r7
 801a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a15e:	4770      	bx	lr

0801a160 <bitRead>:

char bitRead(uint8_t *x, uint8_t n) {
 801a160:	b480      	push	{r7}
 801a162:	b083      	sub	sp, #12
 801a164:	af00      	add	r7, sp, #0
 801a166:	6078      	str	r0, [r7, #4]
 801a168:	460b      	mov	r3, r1
 801a16a:	70fb      	strb	r3, [r7, #3]
   return (*x & (1 << n)) ? 1 : 0;
 801a16c:	687b      	ldr	r3, [r7, #4]
 801a16e:	781b      	ldrb	r3, [r3, #0]
 801a170:	461a      	mov	r2, r3
 801a172:	78fb      	ldrb	r3, [r7, #3]
 801a174:	fa42 f303 	asr.w	r3, r2, r3
 801a178:	b2db      	uxtb	r3, r3
 801a17a:	f003 0301 	and.w	r3, r3, #1
 801a17e:	b2db      	uxtb	r3, r3
}
 801a180:	4618      	mov	r0, r3
 801a182:	370c      	adds	r7, #12
 801a184:	46bd      	mov	sp, r7
 801a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a18a:	4770      	bx	lr

0801a18c <ssd1362_setWriteZone>:

//defines a rectangular area of memory which the driver will itterate through. This function takes memory locations, meaning a 64x256 space
void ssd1362_setWriteZone(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 801a18c:	b590      	push	{r4, r7, lr}
 801a18e:	b083      	sub	sp, #12
 801a190:	af00      	add	r7, sp, #0
 801a192:	4604      	mov	r4, r0
 801a194:	4608      	mov	r0, r1
 801a196:	4611      	mov	r1, r2
 801a198:	461a      	mov	r2, r3
 801a19a:	4623      	mov	r3, r4
 801a19c:	80fb      	strh	r3, [r7, #6]
 801a19e:	4603      	mov	r3, r0
 801a1a0:	80bb      	strh	r3, [r7, #4]
 801a1a2:	460b      	mov	r3, r1
 801a1a4:	807b      	strh	r3, [r7, #2]
 801a1a6:	4613      	mov	r3, r2
 801a1a8:	803b      	strh	r3, [r7, #0]
	ssd1362_writeCmd(0x15); //Set Column Address
 801a1aa:	2015      	movs	r0, #21
 801a1ac:	f7ff ff84 	bl	801a0b8 <ssd1362_writeCmd>
	ssd1362_writeCmd(x1); //Beginning. Note that you must divide the column by 2, since 1 byte in memory is 2 pixels
 801a1b0:	88fb      	ldrh	r3, [r7, #6]
 801a1b2:	b2db      	uxtb	r3, r3
 801a1b4:	4618      	mov	r0, r3
 801a1b6:	f7ff ff7f 	bl	801a0b8 <ssd1362_writeCmd>
	ssd1362_writeCmd(x2); //End
 801a1ba:	887b      	ldrh	r3, [r7, #2]
 801a1bc:	b2db      	uxtb	r3, r3
 801a1be:	4618      	mov	r0, r3
 801a1c0:	f7ff ff7a 	bl	801a0b8 <ssd1362_writeCmd>

	ssd1362_writeCmd(0x75); //Set Row Address
 801a1c4:	2075      	movs	r0, #117	; 0x75
 801a1c6:	f7ff ff77 	bl	801a0b8 <ssd1362_writeCmd>
	ssd1362_writeCmd(y1); //Beginning
 801a1ca:	88bb      	ldrh	r3, [r7, #4]
 801a1cc:	b2db      	uxtb	r3, r3
 801a1ce:	4618      	mov	r0, r3
 801a1d0:	f7ff ff72 	bl	801a0b8 <ssd1362_writeCmd>
	ssd1362_writeCmd(y2); //End
 801a1d4:	883b      	ldrh	r3, [r7, #0]
 801a1d6:	b2db      	uxtb	r3, r3
 801a1d8:	4618      	mov	r0, r3
 801a1da:	f7ff ff6d 	bl	801a0b8 <ssd1362_writeCmd>
}
 801a1de:	bf00      	nop
 801a1e0:	370c      	adds	r7, #12
 801a1e2:	46bd      	mov	sp, r7
 801a1e4:	bd90      	pop	{r4, r7, pc}

0801a1e6 <ssd1362_coordsToAddress>:

//Converts a pixel location to a linear memory address
uint16_t ssd1362_coordsToAddress(uint16_t x, uint16_t y)
{
 801a1e6:	b480      	push	{r7}
 801a1e8:	b083      	sub	sp, #12
 801a1ea:	af00      	add	r7, sp, #0
 801a1ec:	4603      	mov	r3, r0
 801a1ee:	460a      	mov	r2, r1
 801a1f0:	80fb      	strh	r3, [r7, #6]
 801a1f2:	4613      	mov	r3, r2
 801a1f4:	80bb      	strh	r3, [r7, #4]
	return (x/2)+(y*128);
 801a1f6:	88fb      	ldrh	r3, [r7, #6]
 801a1f8:	085b      	lsrs	r3, r3, #1
 801a1fa:	b29a      	uxth	r2, r3
 801a1fc:	88bb      	ldrh	r3, [r7, #4]
 801a1fe:	01db      	lsls	r3, r3, #7
 801a200:	b29b      	uxth	r3, r3
 801a202:	4413      	add	r3, r2
 801a204:	b29b      	uxth	r3, r3
}
 801a206:	4618      	mov	r0, r3
 801a208:	370c      	adds	r7, #12
 801a20a:	46bd      	mov	sp, r7
 801a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a210:	4770      	bx	lr
	...

0801a214 <ssd1362_setPixelChanged>:

void ssd1362_setPixelChanged(uint16_t x, uint16_t y, bool changed)
{
 801a214:	b590      	push	{r4, r7, lr}
 801a216:	b085      	sub	sp, #20
 801a218:	af00      	add	r7, sp, #0
 801a21a:	4603      	mov	r3, r0
 801a21c:	80fb      	strh	r3, [r7, #6]
 801a21e:	460b      	mov	r3, r1
 801a220:	80bb      	strh	r3, [r7, #4]
 801a222:	4613      	mov	r3, r2
 801a224:	70fb      	strb	r3, [r7, #3]
	uint16_t targetByte = ssd1362_coordsToAddress(x, y)/8;
 801a226:	88ba      	ldrh	r2, [r7, #4]
 801a228:	88fb      	ldrh	r3, [r7, #6]
 801a22a:	4611      	mov	r1, r2
 801a22c:	4618      	mov	r0, r3
 801a22e:	f7ff ffda 	bl	801a1e6 <ssd1362_coordsToAddress>
 801a232:	4603      	mov	r3, r0
 801a234:	08db      	lsrs	r3, r3, #3
 801a236:	81fb      	strh	r3, [r7, #14]
	bitWrite(&changedPixels[targetByte], ssd1362_coordsToAddress(x, y) % 8, changed);
 801a238:	89fb      	ldrh	r3, [r7, #14]
 801a23a:	4a0b      	ldr	r2, [pc, #44]	; (801a268 <ssd1362_setPixelChanged+0x54>)
 801a23c:	189c      	adds	r4, r3, r2
 801a23e:	88ba      	ldrh	r2, [r7, #4]
 801a240:	88fb      	ldrh	r3, [r7, #6]
 801a242:	4611      	mov	r1, r2
 801a244:	4618      	mov	r0, r3
 801a246:	f7ff ffce 	bl	801a1e6 <ssd1362_coordsToAddress>
 801a24a:	4603      	mov	r3, r0
 801a24c:	b2db      	uxtb	r3, r3
 801a24e:	f003 0307 	and.w	r3, r3, #7
 801a252:	b2db      	uxtb	r3, r3
 801a254:	78fa      	ldrb	r2, [r7, #3]
 801a256:	4619      	mov	r1, r3
 801a258:	4620      	mov	r0, r4
 801a25a:	f7ff ff53 	bl	801a104 <bitWrite>
}
 801a25e:	bf00      	nop
 801a260:	3714      	adds	r7, #20
 801a262:	46bd      	mov	sp, r7
 801a264:	bd90      	pop	{r4, r7, pc}
 801a266:	bf00      	nop
 801a268:	2400726c 	.word	0x2400726c

0801a26c <ssd1362_drawPixel>:

//pixel xy coordinates 0-255, color 0-15, and whether to immediately output it to the display or buffer it
void ssd1362_drawPixel(uint16_t x, uint16_t y, uint8_t color, bool display)
{
 801a26c:	b590      	push	{r4, r7, lr}
 801a26e:	b085      	sub	sp, #20
 801a270:	af00      	add	r7, sp, #0
 801a272:	4604      	mov	r4, r0
 801a274:	4608      	mov	r0, r1
 801a276:	4611      	mov	r1, r2
 801a278:	461a      	mov	r2, r3
 801a27a:	4623      	mov	r3, r4
 801a27c:	80fb      	strh	r3, [r7, #6]
 801a27e:	4603      	mov	r3, r0
 801a280:	80bb      	strh	r3, [r7, #4]
 801a282:	460b      	mov	r3, r1
 801a284:	70fb      	strb	r3, [r7, #3]
 801a286:	4613      	mov	r3, r2
 801a288:	70bb      	strb	r3, [r7, #2]
	uint32_t address = ssd1362_coordsToAddress(x,y);
 801a28a:	88ba      	ldrh	r2, [r7, #4]
 801a28c:	88fb      	ldrh	r3, [r7, #6]
 801a28e:	4611      	mov	r1, r2
 801a290:	4618      	mov	r0, r3
 801a292:	f7ff ffa8 	bl	801a1e6 <ssd1362_coordsToAddress>
 801a296:	4603      	mov	r3, r0
 801a298:	60fb      	str	r3, [r7, #12]
	if((x%2) == 0)
 801a29a:	88fb      	ldrh	r3, [r7, #6]
 801a29c:	f003 0301 	and.w	r3, r3, #1
 801a2a0:	b29b      	uxth	r3, r3
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	d113      	bne.n	801a2ce <ssd1362_drawPixel+0x62>
	{//If this is an even pixel, and therefore needs shifting to the more significant nibble
		frameBuffer[address] = (frameBuffer[address] & 0x0f) | (color<<4);
 801a2a6:	4a25      	ldr	r2, [pc, #148]	; (801a33c <ssd1362_drawPixel+0xd0>)
 801a2a8:	68fb      	ldr	r3, [r7, #12]
 801a2aa:	4413      	add	r3, r2
 801a2ac:	781b      	ldrb	r3, [r3, #0]
 801a2ae:	b25b      	sxtb	r3, r3
 801a2b0:	f003 030f 	and.w	r3, r3, #15
 801a2b4:	b25a      	sxtb	r2, r3
 801a2b6:	78fb      	ldrb	r3, [r7, #3]
 801a2b8:	011b      	lsls	r3, r3, #4
 801a2ba:	b25b      	sxtb	r3, r3
 801a2bc:	4313      	orrs	r3, r2
 801a2be:	b25b      	sxtb	r3, r3
 801a2c0:	b2d9      	uxtb	r1, r3
 801a2c2:	4a1e      	ldr	r2, [pc, #120]	; (801a33c <ssd1362_drawPixel+0xd0>)
 801a2c4:	68fb      	ldr	r3, [r7, #12]
 801a2c6:	4413      	add	r3, r2
 801a2c8:	460a      	mov	r2, r1
 801a2ca:	701a      	strb	r2, [r3, #0]
 801a2cc:	e011      	b.n	801a2f2 <ssd1362_drawPixel+0x86>
	} else {
		frameBuffer[address] = (frameBuffer[address] & 0xf0) | (color);
 801a2ce:	4a1b      	ldr	r2, [pc, #108]	; (801a33c <ssd1362_drawPixel+0xd0>)
 801a2d0:	68fb      	ldr	r3, [r7, #12]
 801a2d2:	4413      	add	r3, r2
 801a2d4:	781b      	ldrb	r3, [r3, #0]
 801a2d6:	b25b      	sxtb	r3, r3
 801a2d8:	f023 030f 	bic.w	r3, r3, #15
 801a2dc:	b25a      	sxtb	r2, r3
 801a2de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a2e2:	4313      	orrs	r3, r2
 801a2e4:	b25b      	sxtb	r3, r3
 801a2e6:	b2d9      	uxtb	r1, r3
 801a2e8:	4a14      	ldr	r2, [pc, #80]	; (801a33c <ssd1362_drawPixel+0xd0>)
 801a2ea:	68fb      	ldr	r3, [r7, #12]
 801a2ec:	4413      	add	r3, r2
 801a2ee:	460a      	mov	r2, r1
 801a2f0:	701a      	strb	r2, [r3, #0]
	}

	if(display)
 801a2f2:	78bb      	ldrb	r3, [r7, #2]
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d017      	beq.n	801a328 <ssd1362_drawPixel+0xbc>
	{
		ssd1362_setWriteZone(x/2,y,x/2,y);
 801a2f8:	88fb      	ldrh	r3, [r7, #6]
 801a2fa:	085b      	lsrs	r3, r3, #1
 801a2fc:	b298      	uxth	r0, r3
 801a2fe:	88fb      	ldrh	r3, [r7, #6]
 801a300:	085b      	lsrs	r3, r3, #1
 801a302:	b29a      	uxth	r2, r3
 801a304:	88bb      	ldrh	r3, [r7, #4]
 801a306:	88b9      	ldrh	r1, [r7, #4]
 801a308:	f7ff ff40 	bl	801a18c <ssd1362_setWriteZone>
		ssd1362_writeData(frameBuffer[address]);
 801a30c:	4a0b      	ldr	r2, [pc, #44]	; (801a33c <ssd1362_drawPixel+0xd0>)
 801a30e:	68fb      	ldr	r3, [r7, #12]
 801a310:	4413      	add	r3, r2
 801a312:	781b      	ldrb	r3, [r3, #0]
 801a314:	4618      	mov	r0, r3
 801a316:	f7ff fee1 	bl	801a0dc <ssd1362_writeData>
		ssd1362_setPixelChanged(x, y, false); // We've now synced the display with this byte of the buffer, no need to write it again
 801a31a:	88b9      	ldrh	r1, [r7, #4]
 801a31c:	88fb      	ldrh	r3, [r7, #6]
 801a31e:	2200      	movs	r2, #0
 801a320:	4618      	mov	r0, r3
 801a322:	f7ff ff77 	bl	801a214 <ssd1362_setPixelChanged>
	} else {
		ssd1362_setPixelChanged(x, y, true); // This pixel is due for an update next refresh
	}
}
 801a326:	e005      	b.n	801a334 <ssd1362_drawPixel+0xc8>
		ssd1362_setPixelChanged(x, y, true); // This pixel is due for an update next refresh
 801a328:	88b9      	ldrh	r1, [r7, #4]
 801a32a:	88fb      	ldrh	r3, [r7, #6]
 801a32c:	2201      	movs	r2, #1
 801a32e:	4618      	mov	r0, r3
 801a330:	f7ff ff70 	bl	801a214 <ssd1362_setPixelChanged>
}
 801a334:	bf00      	nop
 801a336:	3714      	adds	r7, #20
 801a338:	46bd      	mov	sp, r7
 801a33a:	bd90      	pop	{r4, r7, pc}
 801a33c:	24007a6c 	.word	0x24007a6c

0801a340 <ssd1362_drawHLine>:
		}
	}
}

void ssd1362_drawHLine(uint16_t x, uint16_t y, uint16_t length, uint8_t color, bool display)
	{
 801a340:	b590      	push	{r4, r7, lr}
 801a342:	b085      	sub	sp, #20
 801a344:	af00      	add	r7, sp, #0
 801a346:	4604      	mov	r4, r0
 801a348:	4608      	mov	r0, r1
 801a34a:	4611      	mov	r1, r2
 801a34c:	461a      	mov	r2, r3
 801a34e:	4623      	mov	r3, r4
 801a350:	80fb      	strh	r3, [r7, #6]
 801a352:	4603      	mov	r3, r0
 801a354:	80bb      	strh	r3, [r7, #4]
 801a356:	460b      	mov	r3, r1
 801a358:	807b      	strh	r3, [r7, #2]
 801a35a:	4613      	mov	r3, r2
 801a35c:	707b      	strb	r3, [r7, #1]
	for (uint32_t i = x; i < x+length; i++)
 801a35e:	88fb      	ldrh	r3, [r7, #6]
 801a360:	60fb      	str	r3, [r7, #12]
 801a362:	e00a      	b.n	801a37a <ssd1362_drawHLine+0x3a>
	{
		ssd1362_drawPixel(i, y, color, display);
 801a364:	68fb      	ldr	r3, [r7, #12]
 801a366:	b298      	uxth	r0, r3
 801a368:	f897 3020 	ldrb.w	r3, [r7, #32]
 801a36c:	787a      	ldrb	r2, [r7, #1]
 801a36e:	88b9      	ldrh	r1, [r7, #4]
 801a370:	f7ff ff7c 	bl	801a26c <ssd1362_drawPixel>
	for (uint32_t i = x; i < x+length; i++)
 801a374:	68fb      	ldr	r3, [r7, #12]
 801a376:	3301      	adds	r3, #1
 801a378:	60fb      	str	r3, [r7, #12]
 801a37a:	88fa      	ldrh	r2, [r7, #6]
 801a37c:	887b      	ldrh	r3, [r7, #2]
 801a37e:	4413      	add	r3, r2
 801a380:	461a      	mov	r2, r3
 801a382:	68fb      	ldr	r3, [r7, #12]
 801a384:	4293      	cmp	r3, r2
 801a386:	d3ed      	bcc.n	801a364 <ssd1362_drawHLine+0x24>
	}
}
 801a388:	bf00      	nop
 801a38a:	bf00      	nop
 801a38c:	3714      	adds	r7, #20
 801a38e:	46bd      	mov	sp, r7
 801a390:	bd90      	pop	{r4, r7, pc}

0801a392 <ssd1362_drawByteAsRow>:
	}
}

//Draws a byte as an 8 pixel row
void ssd1362_drawByteAsRow(uint16_t x, uint16_t y, uint8_t byte, uint8_t color)
{
 801a392:	b590      	push	{r4, r7, lr}
 801a394:	b085      	sub	sp, #20
 801a396:	af00      	add	r7, sp, #0
 801a398:	4604      	mov	r4, r0
 801a39a:	4608      	mov	r0, r1
 801a39c:	4611      	mov	r1, r2
 801a39e:	461a      	mov	r2, r3
 801a3a0:	4623      	mov	r3, r4
 801a3a2:	80fb      	strh	r3, [r7, #6]
 801a3a4:	4603      	mov	r3, r0
 801a3a6:	80bb      	strh	r3, [r7, #4]
 801a3a8:	460b      	mov	r3, r1
 801a3aa:	70fb      	strb	r3, [r7, #3]
 801a3ac:	4613      	mov	r3, r2
 801a3ae:	70bb      	strb	r3, [r7, #2]
	for (uint32_t i = 0; i < 8; i++)
 801a3b0:	2300      	movs	r3, #0
 801a3b2:	60fb      	str	r3, [r7, #12]
 801a3b4:	e016      	b.n	801a3e4 <ssd1362_drawByteAsRow+0x52>
	{
		if(bitRead(&byte, i))
 801a3b6:	68fb      	ldr	r3, [r7, #12]
 801a3b8:	b2da      	uxtb	r2, r3
 801a3ba:	1cfb      	adds	r3, r7, #3
 801a3bc:	4611      	mov	r1, r2
 801a3be:	4618      	mov	r0, r3
 801a3c0:	f7ff fece 	bl	801a160 <bitRead>
 801a3c4:	4603      	mov	r3, r0
 801a3c6:	2b00      	cmp	r3, #0
 801a3c8:	d009      	beq.n	801a3de <ssd1362_drawByteAsRow+0x4c>
	{
			ssd1362_drawPixel(x+i, y, color, false);
 801a3ca:	68fb      	ldr	r3, [r7, #12]
 801a3cc:	b29a      	uxth	r2, r3
 801a3ce:	88fb      	ldrh	r3, [r7, #6]
 801a3d0:	4413      	add	r3, r2
 801a3d2:	b298      	uxth	r0, r3
 801a3d4:	78ba      	ldrb	r2, [r7, #2]
 801a3d6:	88b9      	ldrh	r1, [r7, #4]
 801a3d8:	2300      	movs	r3, #0
 801a3da:	f7ff ff47 	bl	801a26c <ssd1362_drawPixel>
	for (uint32_t i = 0; i < 8; i++)
 801a3de:	68fb      	ldr	r3, [r7, #12]
 801a3e0:	3301      	adds	r3, #1
 801a3e2:	60fb      	str	r3, [r7, #12]
 801a3e4:	68fb      	ldr	r3, [r7, #12]
 801a3e6:	2b07      	cmp	r3, #7
 801a3e8:	d9e5      	bls.n	801a3b6 <ssd1362_drawByteAsRow+0x24>
		}
	}
}
 801a3ea:	bf00      	nop
 801a3ec:	bf00      	nop
 801a3ee:	3714      	adds	r7, #20
 801a3f0:	46bd      	mov	sp, r7
 801a3f2:	bd90      	pop	{r4, r7, pc}

0801a3f4 <ssd1362_drawChar>:

void ssd1362_drawChar(uint16_t x, uint16_t y, uint8_t thisChar, uint8_t color)
{
 801a3f4:	b590      	push	{r4, r7, lr}
 801a3f6:	b085      	sub	sp, #20
 801a3f8:	af00      	add	r7, sp, #0
 801a3fa:	4604      	mov	r4, r0
 801a3fc:	4608      	mov	r0, r1
 801a3fe:	4611      	mov	r1, r2
 801a400:	461a      	mov	r2, r3
 801a402:	4623      	mov	r3, r4
 801a404:	80fb      	strh	r3, [r7, #6]
 801a406:	4603      	mov	r3, r0
 801a408:	80bb      	strh	r3, [r7, #4]
 801a40a:	460b      	mov	r3, r1
 801a40c:	70fb      	strb	r3, [r7, #3]
 801a40e:	4613      	mov	r3, r2
 801a410:	70bb      	strb	r3, [r7, #2]
	for (size_t i = 0; i < 8; i++)
 801a412:	2300      	movs	r3, #0
 801a414:	60fb      	str	r3, [r7, #12]
 801a416:	e012      	b.n	801a43e <ssd1362_drawChar+0x4a>
	{
		ssd1362_drawByteAsRow(x, y+i, font8x8_basic[(unsigned char)thisChar][i], color);
 801a418:	68fb      	ldr	r3, [r7, #12]
 801a41a:	b29a      	uxth	r2, r3
 801a41c:	88bb      	ldrh	r3, [r7, #4]
 801a41e:	4413      	add	r3, r2
 801a420:	b299      	uxth	r1, r3
 801a422:	78fb      	ldrb	r3, [r7, #3]
 801a424:	4a0a      	ldr	r2, [pc, #40]	; (801a450 <ssd1362_drawChar+0x5c>)
 801a426:	00db      	lsls	r3, r3, #3
 801a428:	441a      	add	r2, r3
 801a42a:	68fb      	ldr	r3, [r7, #12]
 801a42c:	4413      	add	r3, r2
 801a42e:	781a      	ldrb	r2, [r3, #0]
 801a430:	78bb      	ldrb	r3, [r7, #2]
 801a432:	88f8      	ldrh	r0, [r7, #6]
 801a434:	f7ff ffad 	bl	801a392 <ssd1362_drawByteAsRow>
	for (size_t i = 0; i < 8; i++)
 801a438:	68fb      	ldr	r3, [r7, #12]
 801a43a:	3301      	adds	r3, #1
 801a43c:	60fb      	str	r3, [r7, #12]
 801a43e:	68fb      	ldr	r3, [r7, #12]
 801a440:	2b07      	cmp	r3, #7
 801a442:	d9e9      	bls.n	801a418 <ssd1362_drawChar+0x24>
	}
}
 801a444:	bf00      	nop
 801a446:	bf00      	nop
 801a448:	3714      	adds	r7, #20
 801a44a:	46bd      	mov	sp, r7
 801a44c:	bd90      	pop	{r4, r7, pc}
 801a44e:	bf00      	nop
 801a450:	2400343c 	.word	0x2400343c

0801a454 <ssd1362_drawCharArray>:

void ssd1362_drawCharArray(uint16_t x, uint16_t y, int8_t text[], uint8_t color, uint32_t size)
{
 801a454:	b580      	push	{r7, lr}
 801a456:	b086      	sub	sp, #24
 801a458:	af00      	add	r7, sp, #0
 801a45a:	60ba      	str	r2, [r7, #8]
 801a45c:	461a      	mov	r2, r3
 801a45e:	4603      	mov	r3, r0
 801a460:	81fb      	strh	r3, [r7, #14]
 801a462:	460b      	mov	r3, r1
 801a464:	81bb      	strh	r3, [r7, #12]
 801a466:	4613      	mov	r3, r2
 801a468:	71fb      	strb	r3, [r7, #7]
	const int8_t* thisChar;
	uint16_t xOffset = 0;
 801a46a:	2300      	movs	r3, #0
 801a46c:	827b      	strh	r3, [r7, #18]
	if(size==16)
 801a46e:	6a3b      	ldr	r3, [r7, #32]
 801a470:	2b10      	cmp	r3, #16
 801a472:	d11a      	bne.n	801a4aa <ssd1362_drawCharArray+0x56>
	{
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a474:	68bb      	ldr	r3, [r7, #8]
 801a476:	617b      	str	r3, [r7, #20]
 801a478:	e011      	b.n	801a49e <ssd1362_drawCharArray+0x4a>
		{
			ssd1362_drawChar16(x+xOffset, y, *thisChar, color);
 801a47a:	89fa      	ldrh	r2, [r7, #14]
 801a47c:	8a7b      	ldrh	r3, [r7, #18]
 801a47e:	4413      	add	r3, r2
 801a480:	b298      	uxth	r0, r3
 801a482:	697b      	ldr	r3, [r7, #20]
 801a484:	f993 3000 	ldrsb.w	r3, [r3]
 801a488:	b2da      	uxtb	r2, r3
 801a48a:	79fb      	ldrb	r3, [r7, #7]
 801a48c:	89b9      	ldrh	r1, [r7, #12]
 801a48e:	f000 f861 	bl	801a554 <ssd1362_drawChar16>
			xOffset += 8;
 801a492:	8a7b      	ldrh	r3, [r7, #18]
 801a494:	3308      	adds	r3, #8
 801a496:	827b      	strh	r3, [r7, #18]
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a498:	697b      	ldr	r3, [r7, #20]
 801a49a:	3301      	adds	r3, #1
 801a49c:	617b      	str	r3, [r7, #20]
 801a49e:	697b      	ldr	r3, [r7, #20]
 801a4a0:	f993 3000 	ldrsb.w	r3, [r3]
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	d1e8      	bne.n	801a47a <ssd1362_drawCharArray+0x26>
		{
			ssd1362_drawChar(x+xOffset, y, *thisChar, color);
			xOffset += 8;
		}
	}
}
 801a4a8:	e037      	b.n	801a51a <ssd1362_drawCharArray+0xc6>
	} else if(size==32)
 801a4aa:	6a3b      	ldr	r3, [r7, #32]
 801a4ac:	2b20      	cmp	r3, #32
 801a4ae:	d11a      	bne.n	801a4e6 <ssd1362_drawCharArray+0x92>
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a4b0:	68bb      	ldr	r3, [r7, #8]
 801a4b2:	617b      	str	r3, [r7, #20]
 801a4b4:	e011      	b.n	801a4da <ssd1362_drawCharArray+0x86>
			ssd1362_drawChar32(x+xOffset, y, *thisChar, color);
 801a4b6:	89fa      	ldrh	r2, [r7, #14]
 801a4b8:	8a7b      	ldrh	r3, [r7, #18]
 801a4ba:	4413      	add	r3, r2
 801a4bc:	b298      	uxth	r0, r3
 801a4be:	697b      	ldr	r3, [r7, #20]
 801a4c0:	f993 3000 	ldrsb.w	r3, [r3]
 801a4c4:	b2da      	uxtb	r2, r3
 801a4c6:	79fb      	ldrb	r3, [r7, #7]
 801a4c8:	89b9      	ldrh	r1, [r7, #12]
 801a4ca:	f000 f887 	bl	801a5dc <ssd1362_drawChar32>
			xOffset += 16;
 801a4ce:	8a7b      	ldrh	r3, [r7, #18]
 801a4d0:	3310      	adds	r3, #16
 801a4d2:	827b      	strh	r3, [r7, #18]
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a4d4:	697b      	ldr	r3, [r7, #20]
 801a4d6:	3301      	adds	r3, #1
 801a4d8:	617b      	str	r3, [r7, #20]
 801a4da:	697b      	ldr	r3, [r7, #20]
 801a4dc:	f993 3000 	ldrsb.w	r3, [r3]
 801a4e0:	2b00      	cmp	r3, #0
 801a4e2:	d1e8      	bne.n	801a4b6 <ssd1362_drawCharArray+0x62>
}
 801a4e4:	e019      	b.n	801a51a <ssd1362_drawCharArray+0xc6>
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a4e6:	68bb      	ldr	r3, [r7, #8]
 801a4e8:	617b      	str	r3, [r7, #20]
 801a4ea:	e011      	b.n	801a510 <ssd1362_drawCharArray+0xbc>
			ssd1362_drawChar(x+xOffset, y, *thisChar, color);
 801a4ec:	89fa      	ldrh	r2, [r7, #14]
 801a4ee:	8a7b      	ldrh	r3, [r7, #18]
 801a4f0:	4413      	add	r3, r2
 801a4f2:	b298      	uxth	r0, r3
 801a4f4:	697b      	ldr	r3, [r7, #20]
 801a4f6:	f993 3000 	ldrsb.w	r3, [r3]
 801a4fa:	b2da      	uxtb	r2, r3
 801a4fc:	79fb      	ldrb	r3, [r7, #7]
 801a4fe:	89b9      	ldrh	r1, [r7, #12]
 801a500:	f7ff ff78 	bl	801a3f4 <ssd1362_drawChar>
			xOffset += 8;
 801a504:	8a7b      	ldrh	r3, [r7, #18]
 801a506:	3308      	adds	r3, #8
 801a508:	827b      	strh	r3, [r7, #18]
		for (thisChar = text; *thisChar != '\0'; thisChar++)
 801a50a:	697b      	ldr	r3, [r7, #20]
 801a50c:	3301      	adds	r3, #1
 801a50e:	617b      	str	r3, [r7, #20]
 801a510:	697b      	ldr	r3, [r7, #20]
 801a512:	f993 3000 	ldrsb.w	r3, [r3]
 801a516:	2b00      	cmp	r3, #0
 801a518:	d1e8      	bne.n	801a4ec <ssd1362_drawCharArray+0x98>
}
 801a51a:	bf00      	nop
 801a51c:	3718      	adds	r7, #24
 801a51e:	46bd      	mov	sp, r7
 801a520:	bd80      	pop	{r7, pc}

0801a522 <ssd1362_drawString>:

void ssd1362_drawString(uint16_t x, uint16_t y, int8_t textString[], uint8_t color, uint32_t size)
{
 801a522:	b580      	push	{r7, lr}
 801a524:	b086      	sub	sp, #24
 801a526:	af02      	add	r7, sp, #8
 801a528:	60ba      	str	r2, [r7, #8]
 801a52a:	461a      	mov	r2, r3
 801a52c:	4603      	mov	r3, r0
 801a52e:	81fb      	strh	r3, [r7, #14]
 801a530:	460b      	mov	r3, r1
 801a532:	81bb      	strh	r3, [r7, #12]
 801a534:	4613      	mov	r3, r2
 801a536:	71fb      	strb	r3, [r7, #7]
//	uint8_t text[64];
//	textString.toCharArray(text, 64);
	ssd1362_drawCharArray(x,y, textString, color, size);
 801a538:	79fa      	ldrb	r2, [r7, #7]
 801a53a:	89b9      	ldrh	r1, [r7, #12]
 801a53c:	89f8      	ldrh	r0, [r7, #14]
 801a53e:	69bb      	ldr	r3, [r7, #24]
 801a540:	9300      	str	r3, [sp, #0]
 801a542:	4613      	mov	r3, r2
 801a544:	68ba      	ldr	r2, [r7, #8]
 801a546:	f7ff ff85 	bl	801a454 <ssd1362_drawCharArray>
}
 801a54a:	bf00      	nop
 801a54c:	3710      	adds	r7, #16
 801a54e:	46bd      	mov	sp, r7
 801a550:	bd80      	pop	{r7, pc}
	...

0801a554 <ssd1362_drawChar16>:

void ssd1362_drawChar16(uint16_t x, uint16_t y, uint8_t thisChar, uint8_t color)
{
 801a554:	b590      	push	{r4, r7, lr}
 801a556:	b085      	sub	sp, #20
 801a558:	af00      	add	r7, sp, #0
 801a55a:	4604      	mov	r4, r0
 801a55c:	4608      	mov	r0, r1
 801a55e:	4611      	mov	r1, r2
 801a560:	461a      	mov	r2, r3
 801a562:	4623      	mov	r3, r4
 801a564:	80fb      	strh	r3, [r7, #6]
 801a566:	4603      	mov	r3, r0
 801a568:	80bb      	strh	r3, [r7, #4]
 801a56a:	460b      	mov	r3, r1
 801a56c:	70fb      	strb	r3, [r7, #3]
 801a56e:	4613      	mov	r3, r2
 801a570:	70bb      	strb	r3, [r7, #2]
	for (size_t row = 0; row < 16; row++) {
 801a572:	2300      	movs	r3, #0
 801a574:	60fb      	str	r3, [r7, #12]
 801a576:	e027      	b.n	801a5c8 <ssd1362_drawChar16+0x74>
		ssd1362_drawByteAsRow(x, y+row, font16x16[(unsigned char)thisChar][row*2], color);
 801a578:	68fb      	ldr	r3, [r7, #12]
 801a57a:	b29a      	uxth	r2, r3
 801a57c:	88bb      	ldrh	r3, [r7, #4]
 801a57e:	4413      	add	r3, r2
 801a580:	b299      	uxth	r1, r3
 801a582:	78fa      	ldrb	r2, [r7, #3]
 801a584:	68fb      	ldr	r3, [r7, #12]
 801a586:	005b      	lsls	r3, r3, #1
 801a588:	4813      	ldr	r0, [pc, #76]	; (801a5d8 <ssd1362_drawChar16+0x84>)
 801a58a:	0152      	lsls	r2, r2, #5
 801a58c:	4402      	add	r2, r0
 801a58e:	4413      	add	r3, r2
 801a590:	781a      	ldrb	r2, [r3, #0]
 801a592:	78bb      	ldrb	r3, [r7, #2]
 801a594:	88f8      	ldrh	r0, [r7, #6]
 801a596:	f7ff fefc 	bl	801a392 <ssd1362_drawByteAsRow>
		ssd1362_drawByteAsRow(x+8, y+row, font16x16[(unsigned char)thisChar][(row*2)+1], color);
 801a59a:	88fb      	ldrh	r3, [r7, #6]
 801a59c:	3308      	adds	r3, #8
 801a59e:	b298      	uxth	r0, r3
 801a5a0:	68fb      	ldr	r3, [r7, #12]
 801a5a2:	b29a      	uxth	r2, r3
 801a5a4:	88bb      	ldrh	r3, [r7, #4]
 801a5a6:	4413      	add	r3, r2
 801a5a8:	b299      	uxth	r1, r3
 801a5aa:	78fa      	ldrb	r2, [r7, #3]
 801a5ac:	68fb      	ldr	r3, [r7, #12]
 801a5ae:	005b      	lsls	r3, r3, #1
 801a5b0:	3301      	adds	r3, #1
 801a5b2:	4c09      	ldr	r4, [pc, #36]	; (801a5d8 <ssd1362_drawChar16+0x84>)
 801a5b4:	0152      	lsls	r2, r2, #5
 801a5b6:	4422      	add	r2, r4
 801a5b8:	4413      	add	r3, r2
 801a5ba:	781a      	ldrb	r2, [r3, #0]
 801a5bc:	78bb      	ldrb	r3, [r7, #2]
 801a5be:	f7ff fee8 	bl	801a392 <ssd1362_drawByteAsRow>
	for (size_t row = 0; row < 16; row++) {
 801a5c2:	68fb      	ldr	r3, [r7, #12]
 801a5c4:	3301      	adds	r3, #1
 801a5c6:	60fb      	str	r3, [r7, #12]
 801a5c8:	68fb      	ldr	r3, [r7, #12]
 801a5ca:	2b0f      	cmp	r3, #15
 801a5cc:	d9d4      	bls.n	801a578 <ssd1362_drawChar16+0x24>
	}
}
 801a5ce:	bf00      	nop
 801a5d0:	bf00      	nop
 801a5d2:	3714      	adds	r7, #20
 801a5d4:	46bd      	mov	sp, r7
 801a5d6:	bd90      	pop	{r4, r7, pc}
 801a5d8:	2400043c 	.word	0x2400043c

0801a5dc <ssd1362_drawChar32>:

void ssd1362_drawChar32(uint16_t x, uint16_t y, uint8_t thisChar, uint8_t color)
{
 801a5dc:	b590      	push	{r4, r7, lr}
 801a5de:	b085      	sub	sp, #20
 801a5e0:	af00      	add	r7, sp, #0
 801a5e2:	4604      	mov	r4, r0
 801a5e4:	4608      	mov	r0, r1
 801a5e6:	4611      	mov	r1, r2
 801a5e8:	461a      	mov	r2, r3
 801a5ea:	4623      	mov	r3, r4
 801a5ec:	80fb      	strh	r3, [r7, #6]
 801a5ee:	4603      	mov	r3, r0
 801a5f0:	80bb      	strh	r3, [r7, #4]
 801a5f2:	460b      	mov	r3, r1
 801a5f4:	70fb      	strb	r3, [r7, #3]
 801a5f6:	4613      	mov	r3, r2
 801a5f8:	70bb      	strb	r3, [r7, #2]
	for (size_t row = 0; row < 32; row++) {
 801a5fa:	2300      	movs	r3, #0
 801a5fc:	60fb      	str	r3, [r7, #12]
 801a5fe:	e027      	b.n	801a650 <ssd1362_drawChar32+0x74>
		ssd1362_drawByteAsRow(x, y+row, font16x32[(unsigned char)thisChar][row*2], color);
 801a600:	68fb      	ldr	r3, [r7, #12]
 801a602:	b29a      	uxth	r2, r3
 801a604:	88bb      	ldrh	r3, [r7, #4]
 801a606:	4413      	add	r3, r2
 801a608:	b299      	uxth	r1, r3
 801a60a:	78fa      	ldrb	r2, [r7, #3]
 801a60c:	68fb      	ldr	r3, [r7, #12]
 801a60e:	005b      	lsls	r3, r3, #1
 801a610:	4813      	ldr	r0, [pc, #76]	; (801a660 <ssd1362_drawChar32+0x84>)
 801a612:	0192      	lsls	r2, r2, #6
 801a614:	4402      	add	r2, r0
 801a616:	4413      	add	r3, r2
 801a618:	781a      	ldrb	r2, [r3, #0]
 801a61a:	78bb      	ldrb	r3, [r7, #2]
 801a61c:	88f8      	ldrh	r0, [r7, #6]
 801a61e:	f7ff feb8 	bl	801a392 <ssd1362_drawByteAsRow>
		ssd1362_drawByteAsRow(x+8, y+row, font16x32[(unsigned char)thisChar][(row*2)+1], color);
 801a622:	88fb      	ldrh	r3, [r7, #6]
 801a624:	3308      	adds	r3, #8
 801a626:	b298      	uxth	r0, r3
 801a628:	68fb      	ldr	r3, [r7, #12]
 801a62a:	b29a      	uxth	r2, r3
 801a62c:	88bb      	ldrh	r3, [r7, #4]
 801a62e:	4413      	add	r3, r2
 801a630:	b299      	uxth	r1, r3
 801a632:	78fa      	ldrb	r2, [r7, #3]
 801a634:	68fb      	ldr	r3, [r7, #12]
 801a636:	005b      	lsls	r3, r3, #1
 801a638:	3301      	adds	r3, #1
 801a63a:	4c09      	ldr	r4, [pc, #36]	; (801a660 <ssd1362_drawChar32+0x84>)
 801a63c:	0192      	lsls	r2, r2, #6
 801a63e:	4422      	add	r2, r4
 801a640:	4413      	add	r3, r2
 801a642:	781a      	ldrb	r2, [r3, #0]
 801a644:	78bb      	ldrb	r3, [r7, #2]
 801a646:	f7ff fea4 	bl	801a392 <ssd1362_drawByteAsRow>
	for (size_t row = 0; row < 32; row++) {
 801a64a:	68fb      	ldr	r3, [r7, #12]
 801a64c:	3301      	adds	r3, #1
 801a64e:	60fb      	str	r3, [r7, #12]
 801a650:	68fb      	ldr	r3, [r7, #12]
 801a652:	2b1f      	cmp	r3, #31
 801a654:	d9d4      	bls.n	801a600 <ssd1362_drawChar32+0x24>
	}
}
 801a656:	bf00      	nop
 801a658:	bf00      	nop
 801a65a:	3714      	adds	r7, #20
 801a65c:	46bd      	mov	sp, r7
 801a65e:	bd90      	pop	{r4, r7, pc}
 801a660:	2400143c 	.word	0x2400143c

0801a664 <ssd1362_clearBuffer>:
	HAL_Delay(15);
	ssd1362_stopScrolling();
}

void ssd1362_clearBuffer()
{
 801a664:	b580      	push	{r7, lr}
 801a666:	b082      	sub	sp, #8
 801a668:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < ((SSD1362_HEIGHT * SSD1362_WIDTH) / 2); i++)
 801a66a:	2300      	movs	r3, #0
 801a66c:	607b      	str	r3, [r7, #4]
 801a66e:	e01a      	b.n	801a6a6 <ssd1362_clearBuffer+0x42>
	{
		// If there is a non-zero (non-black) byte here, make sure it gets updated
		if (frameBuffer[i])
 801a670:	4a11      	ldr	r2, [pc, #68]	; (801a6b8 <ssd1362_clearBuffer+0x54>)
 801a672:	687b      	ldr	r3, [r7, #4]
 801a674:	4413      	add	r3, r2
 801a676:	781b      	ldrb	r3, [r3, #0]
 801a678:	2b00      	cmp	r3, #0
 801a67a:	d011      	beq.n	801a6a0 <ssd1362_clearBuffer+0x3c>
		{
			frameBuffer[i] = 0;
 801a67c:	4a0e      	ldr	r2, [pc, #56]	; (801a6b8 <ssd1362_clearBuffer+0x54>)
 801a67e:	687b      	ldr	r3, [r7, #4]
 801a680:	4413      	add	r3, r2
 801a682:	2200      	movs	r2, #0
 801a684:	701a      	strb	r2, [r3, #0]
			bitWrite(&changedPixels[i/8], i%8, 1); // Mark this pixel as needing an update
 801a686:	687b      	ldr	r3, [r7, #4]
 801a688:	08db      	lsrs	r3, r3, #3
 801a68a:	4a0c      	ldr	r2, [pc, #48]	; (801a6bc <ssd1362_clearBuffer+0x58>)
 801a68c:	1898      	adds	r0, r3, r2
 801a68e:	687b      	ldr	r3, [r7, #4]
 801a690:	b2db      	uxtb	r3, r3
 801a692:	f003 0307 	and.w	r3, r3, #7
 801a696:	b2db      	uxtb	r3, r3
 801a698:	2201      	movs	r2, #1
 801a69a:	4619      	mov	r1, r3
 801a69c:	f7ff fd32 	bl	801a104 <bitWrite>
	for (uint32_t i = 0; i < ((SSD1362_HEIGHT * SSD1362_WIDTH) / 2); i++)
 801a6a0:	687b      	ldr	r3, [r7, #4]
 801a6a2:	3301      	adds	r3, #1
 801a6a4:	607b      	str	r3, [r7, #4]
 801a6a6:	687b      	ldr	r3, [r7, #4]
 801a6a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801a6ac:	d3e0      	bcc.n	801a670 <ssd1362_clearBuffer+0xc>
		}
	}
}
 801a6ae:	bf00      	nop
 801a6b0:	bf00      	nop
 801a6b2:	3708      	adds	r7, #8
 801a6b4:	46bd      	mov	sp, r7
 801a6b6:	bd80      	pop	{r7, pc}
 801a6b8:	24007a6c 	.word	0x24007a6c
 801a6bc:	2400726c 	.word	0x2400726c

0801a6c0 <ssd1362_writeFullBuffer>:

//Outputs the full framebuffer to the display
void ssd1362_writeFullBuffer()
{
 801a6c0:	b580      	push	{r7, lr}
 801a6c2:	b082      	sub	sp, #8
 801a6c4:	af00      	add	r7, sp, #0
	ssd1362_setWriteZone(0, 0, (SSD1362_WIDTH / 2) - 1, SSD1362_HEIGHT - 1); //Full display
 801a6c6:	233f      	movs	r3, #63	; 0x3f
 801a6c8:	227f      	movs	r2, #127	; 0x7f
 801a6ca:	2100      	movs	r1, #0
 801a6cc:	2000      	movs	r0, #0
 801a6ce:	f7ff fd5d 	bl	801a18c <ssd1362_setWriteZone>
	for(uint32_t i = 0; i < ((SSD1362_HEIGHT * SSD1362_WIDTH) / 2); i++)
 801a6d2:	2300      	movs	r3, #0
 801a6d4:	607b      	str	r3, [r7, #4]
 801a6d6:	e009      	b.n	801a6ec <ssd1362_writeFullBuffer+0x2c>
	{
		ssd1362_writeData(frameBuffer[i]);
 801a6d8:	4a10      	ldr	r2, [pc, #64]	; (801a71c <ssd1362_writeFullBuffer+0x5c>)
 801a6da:	687b      	ldr	r3, [r7, #4]
 801a6dc:	4413      	add	r3, r2
 801a6de:	781b      	ldrb	r3, [r3, #0]
 801a6e0:	4618      	mov	r0, r3
 801a6e2:	f7ff fcfb 	bl	801a0dc <ssd1362_writeData>
	for(uint32_t i = 0; i < ((SSD1362_HEIGHT * SSD1362_WIDTH) / 2); i++)
 801a6e6:	687b      	ldr	r3, [r7, #4]
 801a6e8:	3301      	adds	r3, #1
 801a6ea:	607b      	str	r3, [r7, #4]
 801a6ec:	687b      	ldr	r3, [r7, #4]
 801a6ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801a6f2:	d3f1      	bcc.n	801a6d8 <ssd1362_writeFullBuffer+0x18>
	}
	for (uint32_t i = 0; i < 1024; i++)
 801a6f4:	2300      	movs	r3, #0
 801a6f6:	603b      	str	r3, [r7, #0]
 801a6f8:	e007      	b.n	801a70a <ssd1362_writeFullBuffer+0x4a>
	{
		changedPixels[i] = 0; // Set all pixels as up to date.
 801a6fa:	4a09      	ldr	r2, [pc, #36]	; (801a720 <ssd1362_writeFullBuffer+0x60>)
 801a6fc:	683b      	ldr	r3, [r7, #0]
 801a6fe:	4413      	add	r3, r2
 801a700:	2200      	movs	r2, #0
 801a702:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < 1024; i++)
 801a704:	683b      	ldr	r3, [r7, #0]
 801a706:	3301      	adds	r3, #1
 801a708:	603b      	str	r3, [r7, #0]
 801a70a:	683b      	ldr	r3, [r7, #0]
 801a70c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801a710:	d3f3      	bcc.n	801a6fa <ssd1362_writeFullBuffer+0x3a>
	}
}
 801a712:	bf00      	nop
 801a714:	bf00      	nop
 801a716:	3708      	adds	r7, #8
 801a718:	46bd      	mov	sp, r7
 801a71a:	bd80      	pop	{r7, pc}
 801a71c:	24007a6c 	.word	0x24007a6c
 801a720:	2400726c 	.word	0x2400726c

0801a724 <ssd1362_init>:
	ssd1362_writeCmd(contrast);  //Contrast byte
}

//Sends all the boilerplate startup and config commands to the driver
void ssd1362_init()
{
 801a724:	b580      	push	{r7, lr}
 801a726:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1362_Reset();
 801a728:	f7ff fcae 	bl	801a088 <ssd1362_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 801a72c:	2064      	movs	r0, #100	; 0x64
 801a72e:	f7e8 fc25 	bl	8002f7c <HAL_Delay>

    // Init OLED
    ssd1362_writeCmd(0XFD); //Set Command Lock
 801a732:	20fd      	movs	r0, #253	; 0xfd
 801a734:	f7ff fcc0 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X12); //(12H=Unlock,16H=Lock)
 801a738:	2012      	movs	r0, #18
 801a73a:	f7ff fcbd 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XAE); //Display OFF(Sleep Mode)
 801a73e:	20ae      	movs	r0, #174	; 0xae
 801a740:	f7ff fcba 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0X15); //Set column Address
 801a744:	2015      	movs	r0, #21
 801a746:	f7ff fcb7 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X00); //Start column Address
 801a74a:	2000      	movs	r0, #0
 801a74c:	f7ff fcb4 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X7F); //End column Address
 801a750:	207f      	movs	r0, #127	; 0x7f
 801a752:	f7ff fcb1 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0X75); //Set Row Address
 801a756:	2075      	movs	r0, #117	; 0x75
 801a758:	f7ff fcae 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X00); //Start Row Address
 801a75c:	2000      	movs	r0, #0
 801a75e:	f7ff fcab 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X3F); //End Row Address
 801a762:	203f      	movs	r0, #63	; 0x3f
 801a764:	f7ff fca8 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0X81); //Set contrast
 801a768:	2081      	movs	r0, #129	; 0x81
 801a76a:	f7ff fca5 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0x2f);
 801a76e:	202f      	movs	r0, #47	; 0x2f
 801a770:	f7ff fca2 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XA0); //Set Remap
 801a774:	20a0      	movs	r0, #160	; 0xa0
 801a776:	f7ff fc9f 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0XC3);
 801a77a:	20c3      	movs	r0, #195	; 0xc3
 801a77c:	f7ff fc9c 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XA1); //Set Display Start Line
 801a780:	20a1      	movs	r0, #161	; 0xa1
 801a782:	f7ff fc99 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X00);
 801a786:	2000      	movs	r0, #0
 801a788:	f7ff fc96 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XA2); //Set Display Offset
 801a78c:	20a2      	movs	r0, #162	; 0xa2
 801a78e:	f7ff fc93 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X00);
 801a792:	2000      	movs	r0, #0
 801a794:	f7ff fc90 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XA4); //Normal Display
 801a798:	20a4      	movs	r0, #164	; 0xa4
 801a79a:	f7ff fc8d 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XA8); //Set Multiplex Ratio
 801a79e:	20a8      	movs	r0, #168	; 0xa8
 801a7a0:	f7ff fc8a 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X3F);
 801a7a4:	203f      	movs	r0, #63	; 0x3f
 801a7a6:	f7ff fc87 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XAB); //Set VDD regulator
 801a7aa:	20ab      	movs	r0, #171	; 0xab
 801a7ac:	f7ff fc84 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X01); //Regulator Enable
 801a7b0:	2001      	movs	r0, #1
 801a7b2:	f7ff fc81 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XAD); //External /Internal IREF Selection
 801a7b6:	20ad      	movs	r0, #173	; 0xad
 801a7b8:	f7ff fc7e 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X8E);
 801a7bc:	208e      	movs	r0, #142	; 0x8e
 801a7be:	f7ff fc7b 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XB1); //Set Phase Length
 801a7c2:	20b1      	movs	r0, #177	; 0xb1
 801a7c4:	f7ff fc78 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X22);
 801a7c8:	2022      	movs	r0, #34	; 0x22
 801a7ca:	f7ff fc75 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XB3); //Display clock Divider
 801a7ce:	20b3      	movs	r0, #179	; 0xb3
 801a7d0:	f7ff fc72 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0XA0);
 801a7d4:	20a0      	movs	r0, #160	; 0xa0
 801a7d6:	f7ff fc6f 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XB6); //Set Second pre-charge Period
 801a7da:	20b6      	movs	r0, #182	; 0xb6
 801a7dc:	f7ff fc6c 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X04);
 801a7e0:	2004      	movs	r0, #4
 801a7e2:	f7ff fc69 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XB9); //Set Linear LUT
 801a7e6:	20b9      	movs	r0, #185	; 0xb9
 801a7e8:	f7ff fc66 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XBc); //Set pre-charge voltage level
 801a7ec:	20bc      	movs	r0, #188	; 0xbc
 801a7ee:	f7ff fc63 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X10); //0.5*Vcc
 801a7f2:	2010      	movs	r0, #16
 801a7f4:	f7ff fc60 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XBD); //Pre-charge voltage capacitor Selection
 801a7f8:	20bd      	movs	r0, #189	; 0xbd
 801a7fa:	f7ff fc5d 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X01);
 801a7fe:	2001      	movs	r0, #1
 801a800:	f7ff fc5a 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XBE); //Set COM deselect voltage level
 801a804:	20be      	movs	r0, #190	; 0xbe
 801a806:	f7ff fc57 	bl	801a0b8 <ssd1362_writeCmd>
    ssd1362_writeCmd(0X07); //0.82*Vcc
 801a80a:	2007      	movs	r0, #7
 801a80c:	f7ff fc54 	bl	801a0b8 <ssd1362_writeCmd>

    ssd1362_writeCmd(0XAF); //Display ON
 801a810:	20af      	movs	r0, #175	; 0xaf
 801a812:	f7ff fc51 	bl	801a0b8 <ssd1362_writeCmd>
}
 801a816:	bf00      	nop
 801a818:	bd80      	pop	{r7, pc}
	...

0801a81c <D16_GENERIC>:
 801a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a820:	b089      	sub	sp, #36	; 0x24
 801a822:	6993      	ldr	r3, [r2, #24]
 801a824:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801a826:	9103      	str	r1, [sp, #12]
 801a828:	9307      	str	r3, [sp, #28]
 801a82a:	69d3      	ldr	r3, [r2, #28]
 801a82c:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 801a830:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 801a834:	9106      	str	r1, [sp, #24]
 801a836:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 801a83a:	2d00      	cmp	r5, #0
 801a83c:	d063      	beq.n	801a906 <D16_GENERIC+0xea>
 801a83e:	f001 0520 	and.w	r5, r1, #32
 801a842:	f001 0110 	and.w	r1, r1, #16
 801a846:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 801a928 <D16_GENERIC+0x10c>
 801a84a:	46c1      	mov	r9, r8
 801a84c:	9104      	str	r1, [sp, #16]
 801a84e:	2100      	movs	r1, #0
 801a850:	9505      	str	r5, [sp, #20]
 801a852:	e04d      	b.n	801a8f0 <D16_GENERIC+0xd4>
 801a854:	5d87      	ldrb	r7, [r0, r6]
 801a856:	7805      	ldrb	r5, [r0, #0]
 801a858:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 801a85c:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 801a860:	b2fe      	uxtb	r6, r7
 801a862:	f3c7 2707 	ubfx	r7, r7, #8, #8
 801a866:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 801a86a:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 801a86e:	441d      	add	r5, r3
 801a870:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 801a874:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801a878:	f3c3 0609 	ubfx	r6, r3, #0, #10
 801a87c:	0a9b      	lsrs	r3, r3, #10
 801a87e:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 801a882:	4d27      	ldr	r5, [pc, #156]	; (801a920 <D16_GENERIC+0x104>)
 801a884:	fb26 c505 	smlad	r5, r6, r5, ip
 801a888:	4f26      	ldr	r7, [pc, #152]	; (801a924 <D16_GENERIC+0x108>)
 801a88a:	fb26 fc07 	smuad	ip, r6, r7
 801a88e:	9e04      	ldr	r6, [sp, #16]
 801a890:	f101 0801 	add.w	r8, r1, #1
 801a894:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 801a898:	b1ae      	cbz	r6, 801a8c6 <D16_GENERIC+0xaa>
 801a89a:	442c      	add	r4, r5
 801a89c:	f8d2 b020 	ldr.w	fp, [r2, #32]
 801a8a0:	eba4 040a 	sub.w	r4, r4, sl
 801a8a4:	46aa      	mov	sl, r5
 801a8a6:	17e7      	asrs	r7, r4, #31
 801a8a8:	fba4 450b 	umull	r4, r5, r4, fp
 801a8ac:	e9cd 4500 	strd	r4, r5, [sp]
 801a8b0:	fb0b 5407 	mla	r4, fp, r7, r5
 801a8b4:	9401      	str	r4, [sp, #4]
 801a8b6:	e9dd 4500 	ldrd	r4, r5, [sp]
 801a8ba:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 801a8be:	f145 0500 	adc.w	r5, r5, #0
 801a8c2:	006c      	lsls	r4, r5, #1
 801a8c4:	4625      	mov	r5, r4
 801a8c6:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 801a8ca:	042d      	lsls	r5, r5, #16
 801a8cc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801a8d0:	2700      	movs	r7, #0
 801a8d2:	fb01 fb0b 	mul.w	fp, r1, fp
 801a8d6:	fa1f f188 	uxth.w	r1, r8
 801a8da:	fbc9 6705 	smlal	r6, r7, r9, r5
 801a8de:	9e03      	ldr	r6, [sp, #12]
 801a8e0:	10bd      	asrs	r5, r7, #2
 801a8e2:	f305 050f 	ssat	r5, #16, r5
 801a8e6:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 801a8ea:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801a8ec:	428d      	cmp	r5, r1
 801a8ee:	d90a      	bls.n	801a906 <D16_GENERIC+0xea>
 801a8f0:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 801a8f2:	2d01      	cmp	r5, #1
 801a8f4:	b2ee      	uxtb	r6, r5
 801a8f6:	d1ad      	bne.n	801a854 <D16_GENERIC+0x38>
 801a8f8:	9d05      	ldr	r5, [sp, #20]
 801a8fa:	f850 7b02 	ldr.w	r7, [r0], #2
 801a8fe:	2d00      	cmp	r5, #0
 801a900:	d0ae      	beq.n	801a860 <D16_GENERIC+0x44>
 801a902:	ba7f      	rev16	r7, r7
 801a904:	e7ac      	b.n	801a860 <D16_GENERIC+0x44>
 801a906:	2000      	movs	r0, #0
 801a908:	9906      	ldr	r1, [sp, #24]
 801a90a:	61d3      	str	r3, [r2, #28]
 801a90c:	9b07      	ldr	r3, [sp, #28]
 801a90e:	f8c2 c008 	str.w	ip, [r2, #8]
 801a912:	60d1      	str	r1, [r2, #12]
 801a914:	6193      	str	r3, [r2, #24]
 801a916:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 801a91a:	b009      	add	sp, #36	; 0x24
 801a91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a920:	00030001 	.word	0x00030001
 801a924:	00010003 	.word	0x00010003
 801a928:	24000000 	.word	0x24000000

0801a92c <D24_GENERIC>:
 801a92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a930:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 801a934:	b089      	sub	sp, #36	; 0x24
 801a936:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 801a938:	9303      	str	r3, [sp, #12]
 801a93a:	6993      	ldr	r3, [r2, #24]
 801a93c:	9104      	str	r1, [sp, #16]
 801a93e:	9307      	str	r3, [sp, #28]
 801a940:	69d1      	ldr	r1, [r2, #28]
 801a942:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 801a946:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 801a94a:	2e00      	cmp	r6, #0
 801a94c:	f000 8088 	beq.w	801aa60 <D24_GENERIC+0x134>
 801a950:	f005 0620 	and.w	r6, r5, #32
 801a954:	f005 0510 	and.w	r5, r5, #16
 801a958:	f04f 0c00 	mov.w	ip, #0
 801a95c:	f8df e140 	ldr.w	lr, [pc, #320]	; 801aaa0 <D24_GENERIC+0x174>
 801a960:	9606      	str	r6, [sp, #24]
 801a962:	9505      	str	r5, [sp, #20]
 801a964:	e064      	b.n	801aa30 <D24_GENERIC+0x104>
 801a966:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 801a96a:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 801a96e:	f810 b007 	ldrb.w	fp, [r0, r7]
 801a972:	042d      	lsls	r5, r5, #16
 801a974:	19f0      	adds	r0, r6, r7
 801a976:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 801a97a:	44a9      	add	r9, r5
 801a97c:	fa5f f689 	uxtb.w	r6, r9
 801a980:	f3c9 2707 	ubfx	r7, r9, #8, #8
 801a984:	ea4f 4919 	mov.w	r9, r9, lsr #16
 801a988:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 801a98c:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 801a990:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 801a994:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 801a998:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 801a99c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801a9a0:	f3c7 0509 	ubfx	r5, r7, #0, #10
 801a9a4:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 801a9a8:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 801a9ac:	4d3a      	ldr	r5, [pc, #232]	; (801aa98 <D24_GENERIC+0x16c>)
 801a9ae:	fb26 8705 	smlad	r7, r6, r5, r8
 801a9b2:	4d3a      	ldr	r5, [pc, #232]	; (801aa9c <D24_GENERIC+0x170>)
 801a9b4:	fb26 3805 	smlad	r8, r6, r5, r3
 801a9b8:	f3c1 0309 	ubfx	r3, r1, #0, #10
 801a9bc:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 801a9c0:	2301      	movs	r3, #1
 801a9c2:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 801a9c6:	fb26 f603 	smuad	r6, r6, r3
 801a9ca:	eb0c 0903 	add.w	r9, ip, r3
 801a9ce:	eb0b 0306 	add.w	r3, fp, r6
 801a9d2:	9e05      	ldr	r6, [sp, #20]
 801a9d4:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 801a9d8:	b1ae      	cbz	r6, 801aa06 <D24_GENERIC+0xda>
 801a9da:	442c      	add	r4, r5
 801a9dc:	9e03      	ldr	r6, [sp, #12]
 801a9de:	f8d2 b020 	ldr.w	fp, [r2, #32]
 801a9e2:	1ba4      	subs	r4, r4, r6
 801a9e4:	9503      	str	r5, [sp, #12]
 801a9e6:	17e7      	asrs	r7, r4, #31
 801a9e8:	fba4 450b 	umull	r4, r5, r4, fp
 801a9ec:	e9cd 4500 	strd	r4, r5, [sp]
 801a9f0:	fb0b 5407 	mla	r4, fp, r7, r5
 801a9f4:	9401      	str	r4, [sp, #4]
 801a9f6:	e9dd 4500 	ldrd	r4, r5, [sp]
 801a9fa:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 801a9fe:	f145 0500 	adc.w	r5, r5, #0
 801aa02:	006c      	lsls	r4, r5, #1
 801aa04:	4625      	mov	r5, r4
 801aa06:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 801aa0a:	03ad      	lsls	r5, r5, #14
 801aa0c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801aa10:	2700      	movs	r7, #0
 801aa12:	fb0c fb0b 	mul.w	fp, ip, fp
 801aa16:	fa1f fc89 	uxth.w	ip, r9
 801aa1a:	fbca 6705 	smlal	r6, r7, sl, r5
 801aa1e:	9e04      	ldr	r6, [sp, #16]
 801aa20:	10bd      	asrs	r5, r7, #2
 801aa22:	f305 050f 	ssat	r5, #16, r5
 801aa26:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 801aa2a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801aa2c:	4565      	cmp	r5, ip
 801aa2e:	d917      	bls.n	801aa60 <D24_GENERIC+0x134>
 801aa30:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 801aa32:	f890 9000 	ldrb.w	r9, [r0]
 801aa36:	b2ef      	uxtb	r7, r5
 801aa38:	2d01      	cmp	r5, #1
 801aa3a:	b23e      	sxth	r6, r7
 801aa3c:	d193      	bne.n	801a966 <D24_GENERIC+0x3a>
 801aa3e:	9d06      	ldr	r5, [sp, #24]
 801aa40:	b1dd      	cbz	r5, 801aa7a <D24_GENERIC+0x14e>
 801aa42:	78c7      	ldrb	r7, [r0, #3]
 801aa44:	ea4f 2609 	mov.w	r6, r9, lsl #8
 801aa48:	f01c 0f01 	tst.w	ip, #1
 801aa4c:	ea4f 2507 	mov.w	r5, r7, lsl #8
 801aa50:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 801aa54:	d11a      	bne.n	801aa8c <D24_GENERIC+0x160>
 801aa56:	f890 9001 	ldrb.w	r9, [r0, #1]
 801aa5a:	3002      	adds	r0, #2
 801aa5c:	44b1      	add	r9, r6
 801aa5e:	e78d      	b.n	801a97c <D24_GENERIC+0x50>
 801aa60:	6093      	str	r3, [r2, #8]
 801aa62:	2000      	movs	r0, #0
 801aa64:	9b03      	ldr	r3, [sp, #12]
 801aa66:	f8c2 800c 	str.w	r8, [r2, #12]
 801aa6a:	6153      	str	r3, [r2, #20]
 801aa6c:	9b07      	ldr	r3, [sp, #28]
 801aa6e:	61d1      	str	r1, [r2, #28]
 801aa70:	6114      	str	r4, [r2, #16]
 801aa72:	6193      	str	r3, [r2, #24]
 801aa74:	b009      	add	sp, #36	; 0x24
 801aa76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa7a:	7845      	ldrb	r5, [r0, #1]
 801aa7c:	3003      	adds	r0, #3
 801aa7e:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 801aa82:	022d      	lsls	r5, r5, #8
 801aa84:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 801aa88:	44a9      	add	r9, r5
 801aa8a:	e777      	b.n	801a97c <D24_GENERIC+0x50>
 801aa8c:	7886      	ldrb	r6, [r0, #2]
 801aa8e:	3004      	adds	r0, #4
 801aa90:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 801aa94:	44a9      	add	r9, r5
 801aa96:	e771      	b.n	801a97c <D24_GENERIC+0x50>
 801aa98:	00030001 	.word	0x00030001
 801aa9c:	00060007 	.word	0x00060007
 801aaa0:	24000000 	.word	0x24000000

0801aaa4 <D32_GENERIC>:
 801aaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aaa8:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 801aaac:	b089      	sub	sp, #36	; 0x24
 801aaae:	6b15      	ldr	r5, [r2, #48]	; 0x30
 801aab0:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 801aab2:	9302      	str	r3, [sp, #8]
 801aab4:	6993      	ldr	r3, [r2, #24]
 801aab6:	9104      	str	r1, [sp, #16]
 801aab8:	9307      	str	r3, [sp, #28]
 801aaba:	9503      	str	r5, [sp, #12]
 801aabc:	69d1      	ldr	r1, [r2, #28]
 801aabe:	6b55      	ldr	r5, [r2, #52]	; 0x34
 801aac0:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 801aac4:	2e00      	cmp	r6, #0
 801aac6:	f000 8097 	beq.w	801abf8 <D32_GENERIC+0x154>
 801aaca:	f005 0620 	and.w	r6, r5, #32
 801aace:	f005 0510 	and.w	r5, r5, #16
 801aad2:	f04f 0e00 	mov.w	lr, #0
 801aad6:	f8df c150 	ldr.w	ip, [pc, #336]	; 801ac28 <D32_GENERIC+0x184>
 801aada:	9606      	str	r6, [sp, #24]
 801aadc:	9505      	str	r5, [sp, #20]
 801aade:	e079      	b.n	801abd4 <D32_GENERIC+0x130>
 801aae0:	783d      	ldrb	r5, [r7, #0]
 801aae2:	f810 b009 	ldrb.w	fp, [r0, r9]
 801aae6:	042d      	lsls	r5, r5, #16
 801aae8:	f810 a006 	ldrb.w	sl, [r0, r6]
 801aaec:	f890 9000 	ldrb.w	r9, [r0]
 801aaf0:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 801aaf4:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 801aaf8:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 801aafc:	44a9      	add	r9, r5
 801aafe:	fa5f f789 	uxtb.w	r7, r9
 801ab02:	f3c9 2507 	ubfx	r5, r9, #8, #8
 801ab06:	f3c9 4607 	ubfx	r6, r9, #16, #8
 801ab0a:	ea4f 6919 	mov.w	r9, r9, lsr #24
 801ab0e:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 801ab12:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 801ab16:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 801ab1a:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 801ab1e:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 801ab22:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 801ab26:	f3c1 0909 	ubfx	r9, r1, #0, #10
 801ab2a:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 801ab2e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801ab32:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 801ab36:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801ab3a:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 801ab3e:	f3c1 0509 	ubfx	r5, r1, #0, #10
 801ab42:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 801ab46:	4d34      	ldr	r5, [pc, #208]	; (801ac18 <D32_GENERIC+0x174>)
 801ab48:	fb29 8805 	smlad	r8, r9, r5, r8
 801ab4c:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 801ab50:	fb26 8705 	smlad	r7, r6, r5, r8
 801ab54:	4d31      	ldr	r5, [pc, #196]	; (801ac1c <D32_GENERIC+0x178>)
 801ab56:	fb29 3305 	smlad	r3, r9, r5, r3
 801ab5a:	4d31      	ldr	r5, [pc, #196]	; (801ac20 <D32_GENERIC+0x17c>)
 801ab5c:	fb26 3805 	smlad	r8, r6, r5, r3
 801ab60:	2301      	movs	r3, #1
 801ab62:	fb29 f903 	smuad	r9, r9, r3
 801ab66:	4b2f      	ldr	r3, [pc, #188]	; (801ac24 <D32_GENERIC+0x180>)
 801ab68:	fb26 9303 	smlad	r3, r6, r3, r9
 801ab6c:	9e05      	ldr	r6, [sp, #20]
 801ab6e:	f10e 0901 	add.w	r9, lr, #1
 801ab72:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 801ab76:	b1ae      	cbz	r6, 801aba4 <D32_GENERIC+0x100>
 801ab78:	442c      	add	r4, r5
 801ab7a:	9e02      	ldr	r6, [sp, #8]
 801ab7c:	f8d2 a020 	ldr.w	sl, [r2, #32]
 801ab80:	1ba4      	subs	r4, r4, r6
 801ab82:	9502      	str	r5, [sp, #8]
 801ab84:	17e7      	asrs	r7, r4, #31
 801ab86:	fba4 450a 	umull	r4, r5, r4, sl
 801ab8a:	e9cd 4500 	strd	r4, r5, [sp]
 801ab8e:	fb0a 5407 	mla	r4, sl, r7, r5
 801ab92:	9401      	str	r4, [sp, #4]
 801ab94:	e9dd 4500 	ldrd	r4, r5, [sp]
 801ab98:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 801ab9c:	f145 0500 	adc.w	r5, r5, #0
 801aba0:	006c      	lsls	r4, r5, #1
 801aba2:	4625      	mov	r5, r4
 801aba4:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 801aba8:	036d      	lsls	r5, r5, #13
 801abaa:	9f03      	ldr	r7, [sp, #12]
 801abac:	fb0e fb0a 	mul.w	fp, lr, sl
 801abb0:	fa1f fe89 	uxth.w	lr, r9
 801abb4:	f04f 0a00 	mov.w	sl, #0
 801abb8:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 801abbc:	9e04      	ldr	r6, [sp, #16]
 801abbe:	fbc7 9a05 	smlal	r9, sl, r7, r5
 801abc2:	4657      	mov	r7, sl
 801abc4:	10bd      	asrs	r5, r7, #2
 801abc6:	f305 050f 	ssat	r5, #16, r5
 801abca:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 801abce:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801abd0:	4575      	cmp	r5, lr
 801abd2:	d911      	bls.n	801abf8 <D32_GENERIC+0x154>
 801abd4:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 801abd6:	b2ee      	uxtb	r6, r5
 801abd8:	2d01      	cmp	r5, #1
 801abda:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 801abde:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 801abe2:	f47f af7d 	bne.w	801aae0 <D32_GENERIC+0x3c>
 801abe6:	1d05      	adds	r5, r0, #4
 801abe8:	f8d0 9000 	ldr.w	r9, [r0]
 801abec:	9806      	ldr	r0, [sp, #24]
 801abee:	b180      	cbz	r0, 801ac12 <D32_GENERIC+0x16e>
 801abf0:	fa99 f999 	rev16.w	r9, r9
 801abf4:	4628      	mov	r0, r5
 801abf6:	e782      	b.n	801aafe <D32_GENERIC+0x5a>
 801abf8:	6093      	str	r3, [r2, #8]
 801abfa:	2000      	movs	r0, #0
 801abfc:	9b02      	ldr	r3, [sp, #8]
 801abfe:	f8c2 800c 	str.w	r8, [r2, #12]
 801ac02:	6153      	str	r3, [r2, #20]
 801ac04:	9b07      	ldr	r3, [sp, #28]
 801ac06:	61d1      	str	r1, [r2, #28]
 801ac08:	6114      	str	r4, [r2, #16]
 801ac0a:	6193      	str	r3, [r2, #24]
 801ac0c:	b009      	add	sp, #36	; 0x24
 801ac0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac12:	4628      	mov	r0, r5
 801ac14:	e773      	b.n	801aafe <D32_GENERIC+0x5a>
 801ac16:	bf00      	nop
 801ac18:	00060003 	.word	0x00060003
 801ac1c:	000a000c 	.word	0x000a000c
 801ac20:	000c000a 	.word	0x000c000a
 801ac24:	00030006 	.word	0x00030006
 801ac28:	24000000 	.word	0x24000000

0801ac2c <D48_GENERIC>:
 801ac2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac30:	6913      	ldr	r3, [r2, #16]
 801ac32:	b089      	sub	sp, #36	; 0x24
 801ac34:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 801ac36:	9301      	str	r3, [sp, #4]
 801ac38:	6953      	ldr	r3, [r2, #20]
 801ac3a:	9104      	str	r1, [sp, #16]
 801ac3c:	9302      	str	r3, [sp, #8]
 801ac3e:	6993      	ldr	r3, [r2, #24]
 801ac40:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 801ac44:	9307      	str	r3, [sp, #28]
 801ac46:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 801ac4a:	9100      	str	r1, [sp, #0]
 801ac4c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 801ac4e:	9103      	str	r1, [sp, #12]
 801ac50:	6b51      	ldr	r1, [r2, #52]	; 0x34
 801ac52:	2c00      	cmp	r4, #0
 801ac54:	f000 80be 	beq.w	801add4 <D48_GENERIC+0x1a8>
 801ac58:	f001 0420 	and.w	r4, r1, #32
 801ac5c:	f001 0110 	and.w	r1, r1, #16
 801ac60:	f04f 0e00 	mov.w	lr, #0
 801ac64:	9105      	str	r1, [sp, #20]
 801ac66:	9406      	str	r4, [sp, #24]
 801ac68:	4962      	ldr	r1, [pc, #392]	; (801adf4 <D48_GENERIC+0x1c8>)
 801ac6a:	e0a0      	b.n	801adae <D48_GENERIC+0x182>
 801ac6c:	eb00 0608 	add.w	r6, r0, r8
 801ac70:	f810 a008 	ldrb.w	sl, [r0, r8]
 801ac74:	f810 9005 	ldrb.w	r9, [r0, r5]
 801ac78:	5df4      	ldrb	r4, [r6, r7]
 801ac7a:	443e      	add	r6, r7
 801ac7c:	f890 b000 	ldrb.w	fp, [r0]
 801ac80:	0420      	lsls	r0, r4, #16
 801ac82:	eb06 0408 	add.w	r4, r6, r8
 801ac86:	f816 6008 	ldrb.w	r6, [r6, r8]
 801ac8a:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 801ac8e:	f814 8007 	ldrb.w	r8, [r4, r7]
 801ac92:	4427      	add	r7, r4
 801ac94:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 801ac98:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 801ac9c:	eb0a 040b 	add.w	r4, sl, fp
 801aca0:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 801aca4:	f3c6 2807 	ubfx	r8, r6, #8, #8
 801aca8:	b2f7      	uxtb	r7, r6
 801acaa:	b2e6      	uxtb	r6, r4
 801acac:	f3c4 2507 	ubfx	r5, r4, #8, #8
 801acb0:	f3c4 4907 	ubfx	r9, r4, #16, #8
 801acb4:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 801acb8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 801acbc:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 801acc0:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 801acc4:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 801acc8:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 801accc:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 801acd0:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 801acd4:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 801acd8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801acdc:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 801ace0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801ace4:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 801ace8:	f3c9 0909 	ubfx	r9, r9, #0, #10
 801acec:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 801acf0:	9d00      	ldr	r5, [sp, #0]
 801acf2:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 801acf6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801acfa:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 801acfe:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801ad02:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 801ad06:	f3cc 0409 	ubfx	r4, ip, #0, #10
 801ad0a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 801ad0e:	4c3a      	ldr	r4, [pc, #232]	; (801adf8 <D48_GENERIC+0x1cc>)
 801ad10:	fb26 5a04 	smlad	sl, r6, r4, r5
 801ad14:	4c39      	ldr	r4, [pc, #228]	; (801adfc <D48_GENERIC+0x1d0>)
 801ad16:	fb29 aa04 	smlad	sl, r9, r4, sl
 801ad1a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 801ad1e:	fb27 aa04 	smlad	sl, r7, r4, sl
 801ad22:	4c37      	ldr	r4, [pc, #220]	; (801ae00 <D48_GENERIC+0x1d4>)
 801ad24:	fb26 3304 	smlad	r3, r6, r4, r3
 801ad28:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 801ad2c:	fb29 3304 	smlad	r3, r9, r4, r3
 801ad30:	4c34      	ldr	r4, [pc, #208]	; (801ae04 <D48_GENERIC+0x1d8>)
 801ad32:	fb27 3304 	smlad	r3, r7, r4, r3
 801ad36:	2501      	movs	r5, #1
 801ad38:	9300      	str	r3, [sp, #0]
 801ad3a:	fb26 f605 	smuad	r6, r6, r5
 801ad3e:	4b32      	ldr	r3, [pc, #200]	; (801ae08 <D48_GENERIC+0x1dc>)
 801ad40:	fb29 6903 	smlad	r9, r9, r3, r6
 801ad44:	4b31      	ldr	r3, [pc, #196]	; (801ae0c <D48_GENERIC+0x1e0>)
 801ad46:	fb27 9303 	smlad	r3, r7, r3, r9
 801ad4a:	9c05      	ldr	r4, [sp, #20]
 801ad4c:	eb0e 0805 	add.w	r8, lr, r5
 801ad50:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 801ad54:	b19c      	cbz	r4, 801ad7e <D48_GENERIC+0x152>
 801ad56:	9c01      	ldr	r4, [sp, #4]
 801ad58:	9d02      	ldr	r5, [sp, #8]
 801ad5a:	4454      	add	r4, sl
 801ad5c:	f8d2 9020 	ldr.w	r9, [r2, #32]
 801ad60:	f8cd a008 	str.w	sl, [sp, #8]
 801ad64:	1b64      	subs	r4, r4, r5
 801ad66:	fba4 ab09 	umull	sl, fp, r4, r9
 801ad6a:	17e7      	asrs	r7, r4, #31
 801ad6c:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 801ad70:	fb09 bb07 	mla	fp, r9, r7, fp
 801ad74:	f14b 0500 	adc.w	r5, fp, #0
 801ad78:	006c      	lsls	r4, r5, #1
 801ad7a:	46a2      	mov	sl, r4
 801ad7c:	9401      	str	r4, [sp, #4]
 801ad7e:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 801ad80:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 801ad84:	9d03      	ldr	r5, [sp, #12]
 801ad86:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 801ad8a:	fb0e f606 	mul.w	r6, lr, r6
 801ad8e:	fa1f fe88 	uxth.w	lr, r8
 801ad92:	f04f 0800 	mov.w	r8, #0
 801ad96:	fbc5 780a 	smlal	r7, r8, r5, sl
 801ad9a:	4645      	mov	r5, r8
 801ad9c:	10ac      	asrs	r4, r5, #2
 801ad9e:	9d04      	ldr	r5, [sp, #16]
 801ada0:	f304 040f 	ssat	r4, #16, r4
 801ada4:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 801ada8:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 801adaa:	4574      	cmp	r4, lr
 801adac:	d912      	bls.n	801add4 <D48_GENERIC+0x1a8>
 801adae:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 801adb0:	b2e5      	uxtb	r5, r4
 801adb2:	2c01      	cmp	r4, #1
 801adb4:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 801adb8:	f1c5 0700 	rsb	r7, r5, #0
 801adbc:	f47f af56 	bne.w	801ac6c <D48_GENERIC+0x40>
 801adc0:	9d06      	ldr	r5, [sp, #24]
 801adc2:	e9d0 4600 	ldrd	r4, r6, [r0]
 801adc6:	3006      	adds	r0, #6
 801adc8:	2d00      	cmp	r5, #0
 801adca:	f43f af6b 	beq.w	801aca4 <D48_GENERIC+0x78>
 801adce:	ba64      	rev16	r4, r4
 801add0:	ba76      	rev16	r6, r6
 801add2:	e767      	b.n	801aca4 <D48_GENERIC+0x78>
 801add4:	6093      	str	r3, [r2, #8]
 801add6:	2000      	movs	r0, #0
 801add8:	9b00      	ldr	r3, [sp, #0]
 801adda:	f8c2 c01c 	str.w	ip, [r2, #28]
 801adde:	60d3      	str	r3, [r2, #12]
 801ade0:	9b01      	ldr	r3, [sp, #4]
 801ade2:	6113      	str	r3, [r2, #16]
 801ade4:	9b02      	ldr	r3, [sp, #8]
 801ade6:	6153      	str	r3, [r2, #20]
 801ade8:	9b07      	ldr	r3, [sp, #28]
 801adea:	6193      	str	r3, [r2, #24]
 801adec:	b009      	add	sp, #36	; 0x24
 801adee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adf2:	bf00      	nop
 801adf4:	24000000 	.word	0x24000000
 801adf8:	000f000a 	.word	0x000f000a
 801adfc:	00060003 	.word	0x00060003
 801ae00:	00150019 	.word	0x00150019
 801ae04:	00190015 	.word	0x00190015
 801ae08:	00030006 	.word	0x00030006
 801ae0c:	000a000f 	.word	0x000a000f

0801ae10 <D64_GENERIC>:
 801ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae14:	6913      	ldr	r3, [r2, #16]
 801ae16:	b089      	sub	sp, #36	; 0x24
 801ae18:	6b15      	ldr	r5, [r2, #48]	; 0x30
 801ae1a:	9300      	str	r3, [sp, #0]
 801ae1c:	6953      	ldr	r3, [r2, #20]
 801ae1e:	9105      	str	r1, [sp, #20]
 801ae20:	9303      	str	r3, [sp, #12]
 801ae22:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 801ae24:	6993      	ldr	r3, [r2, #24]
 801ae26:	69d4      	ldr	r4, [r2, #28]
 801ae28:	9307      	str	r3, [sp, #28]
 801ae2a:	9504      	str	r5, [sp, #16]
 801ae2c:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 801ae30:	2900      	cmp	r1, #0
 801ae32:	f000 80e8 	beq.w	801b006 <D64_GENERIC+0x1f6>
 801ae36:	6a11      	ldr	r1, [r2, #32]
 801ae38:	2500      	movs	r5, #0
 801ae3a:	46b3      	mov	fp, r6
 801ae3c:	9302      	str	r3, [sp, #8]
 801ae3e:	9106      	str	r1, [sp, #24]
 801ae40:	4978      	ldr	r1, [pc, #480]	; (801b024 <D64_GENERIC+0x214>)
 801ae42:	e0cc      	b.n	801afde <D64_GENERIC+0x1ce>
 801ae44:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 801ae48:	f1ce 0c00 	rsb	ip, lr, #0
 801ae4c:	f890 9000 	ldrb.w	r9, [r0]
 801ae50:	eb00 0708 	add.w	r7, r0, r8
 801ae54:	f810 6008 	ldrb.w	r6, [r0, r8]
 801ae58:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 801ae5c:	f817 000c 	ldrb.w	r0, [r7, ip]
 801ae60:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 801ae64:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 801ae68:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 801ae6c:	ea4f 4800 	mov.w	r8, r0, lsl #16
 801ae70:	f817 000c 	ldrb.w	r0, [r7, ip]
 801ae74:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 801ae78:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 801ae7c:	0400      	lsls	r0, r0, #16
 801ae7e:	4467      	add	r7, ip
 801ae80:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 801ae84:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 801ae88:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 801ae8c:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 801ae90:	444e      	add	r6, r9
 801ae92:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 801ae96:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 801ae9a:	44c2      	add	sl, r8
 801ae9c:	b2f7      	uxtb	r7, r6
 801ae9e:	f3c6 2807 	ubfx	r8, r6, #8, #8
 801aea2:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 801aea6:	0e36      	lsrs	r6, r6, #24
 801aea8:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 801aeac:	fa5f fc8a 	uxtb.w	ip, sl
 801aeb0:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 801aeb4:	f3ca 2907 	ubfx	r9, sl, #8, #8
 801aeb8:	443c      	add	r4, r7
 801aeba:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 801aebe:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 801aec2:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 801aec6:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 801aeca:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801aece:	4b56      	ldr	r3, [pc, #344]	; (801b028 <D64_GENERIC+0x218>)
 801aed0:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 801aed4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801aed8:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 801aedc:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 801aee0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801aee4:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 801aee8:	f3ca 4407 	ubfx	r4, sl, #16, #8
 801aeec:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 801aef0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801aef4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 801aef8:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 801aefc:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 801af00:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801af04:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 801af08:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 801af0c:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 801af10:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801af14:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 801af18:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 801af1c:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 801af20:	f3c9 0709 	ubfx	r7, r9, #0, #10
 801af24:	ea4f 2499 	mov.w	r4, r9, lsr #10
 801af28:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 801af2c:	fb28 b903 	smlad	r9, r8, r3, fp
 801af30:	4b3e      	ldr	r3, [pc, #248]	; (801b02c <D64_GENERIC+0x21c>)
 801af32:	fb26 9903 	smlad	r9, r6, r3, r9
 801af36:	4b3e      	ldr	r3, [pc, #248]	; (801b030 <D64_GENERIC+0x220>)
 801af38:	fb2c 9703 	smlad	r7, ip, r3, r9
 801af3c:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 801af40:	fb2a 7909 	smlad	r9, sl, r9, r7
 801af44:	4f3b      	ldr	r7, [pc, #236]	; (801b034 <D64_GENERIC+0x224>)
 801af46:	9b02      	ldr	r3, [sp, #8]
 801af48:	fb28 3307 	smlad	r3, r8, r7, r3
 801af4c:	fb2a 3317 	smladx	r3, sl, r7, r3
 801af50:	4f39      	ldr	r7, [pc, #228]	; (801b038 <D64_GENERIC+0x228>)
 801af52:	fb26 3307 	smlad	r3, r6, r7, r3
 801af56:	fb2c 3b17 	smladx	fp, ip, r7, r3
 801af5a:	f04f 0e01 	mov.w	lr, #1
 801af5e:	fb28 f80e 	smuad	r8, r8, lr
 801af62:	4b36      	ldr	r3, [pc, #216]	; (801b03c <D64_GENERIC+0x22c>)
 801af64:	fb26 8603 	smlad	r6, r6, r3, r8
 801af68:	4b35      	ldr	r3, [pc, #212]	; (801b040 <D64_GENERIC+0x230>)
 801af6a:	fb2c 6c03 	smlad	ip, ip, r3, r6
 801af6e:	4b35      	ldr	r3, [pc, #212]	; (801b044 <D64_GENERIC+0x234>)
 801af70:	fb2a c303 	smlad	r3, sl, r3, ip
 801af74:	9f06      	ldr	r7, [sp, #24]
 801af76:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 801af7a:	9302      	str	r3, [sp, #8]
 801af7c:	b1cf      	cbz	r7, 801afb2 <D64_GENERIC+0x1a2>
 801af7e:	9b00      	ldr	r3, [sp, #0]
 801af80:	444b      	add	r3, r9
 801af82:	461e      	mov	r6, r3
 801af84:	9b03      	ldr	r3, [sp, #12]
 801af86:	f8cd 900c 	str.w	r9, [sp, #12]
 801af8a:	1af6      	subs	r6, r6, r3
 801af8c:	46b0      	mov	r8, r6
 801af8e:	ea4f 79e6 	mov.w	r9, r6, asr #31
 801af92:	e9cd 8900 	strd	r8, r9, [sp]
 801af96:	fba6 8907 	umull	r8, r9, r6, r7
 801af9a:	9e01      	ldr	r6, [sp, #4]
 801af9c:	fb07 9306 	mla	r3, r7, r6, r9
 801afa0:	4646      	mov	r6, r8
 801afa2:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 801afa6:	f143 0700 	adc.w	r7, r3, #0
 801afaa:	fa07 f30e 	lsl.w	r3, r7, lr
 801afae:	4699      	mov	r9, r3
 801afb0:	9300      	str	r3, [sp, #0]
 801afb2:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 801afb6:	ea4f 2989 	mov.w	r9, r9, lsl #10
 801afba:	9b04      	ldr	r3, [sp, #16]
 801afbc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801afc0:	2700      	movs	r7, #0
 801afc2:	fb05 fc0c 	mul.w	ip, r5, ip
 801afc6:	3501      	adds	r5, #1
 801afc8:	fbc3 6709 	smlal	r6, r7, r3, r9
 801afcc:	9b05      	ldr	r3, [sp, #20]
 801afce:	10be      	asrs	r6, r7, #2
 801afd0:	f306 060f 	ssat	r6, #16, r6
 801afd4:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 801afd8:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 801afda:	42ae      	cmp	r6, r5
 801afdc:	dd11      	ble.n	801b002 <D64_GENERIC+0x1f2>
 801afde:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 801afe2:	f1be 0f01 	cmp.w	lr, #1
 801afe6:	f47f af2d 	bne.w	801ae44 <D64_GENERIC+0x34>
 801afea:	6b57      	ldr	r7, [r2, #52]	; 0x34
 801afec:	f100 0c08 	add.w	ip, r0, #8
 801aff0:	06bb      	lsls	r3, r7, #26
 801aff2:	e9d0 6a00 	ldrd	r6, sl, [r0]
 801aff6:	d513      	bpl.n	801b020 <D64_GENERIC+0x210>
 801aff8:	ba76      	rev16	r6, r6
 801affa:	fa9a fa9a 	rev16.w	sl, sl
 801affe:	4660      	mov	r0, ip
 801b000:	e74c      	b.n	801ae9c <D64_GENERIC+0x8c>
 801b002:	465e      	mov	r6, fp
 801b004:	9b02      	ldr	r3, [sp, #8]
 801b006:	6093      	str	r3, [r2, #8]
 801b008:	2000      	movs	r0, #0
 801b00a:	9b00      	ldr	r3, [sp, #0]
 801b00c:	60d6      	str	r6, [r2, #12]
 801b00e:	6113      	str	r3, [r2, #16]
 801b010:	9b03      	ldr	r3, [sp, #12]
 801b012:	61d4      	str	r4, [r2, #28]
 801b014:	6153      	str	r3, [r2, #20]
 801b016:	9b07      	ldr	r3, [sp, #28]
 801b018:	6193      	str	r3, [r2, #24]
 801b01a:	b009      	add	sp, #36	; 0x24
 801b01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b020:	4660      	mov	r0, ip
 801b022:	e73b      	b.n	801ae9c <D64_GENERIC+0x8c>
 801b024:	24000000 	.word	0x24000000
 801b028:	001c0015 	.word	0x001c0015
 801b02c:	000f000a 	.word	0x000f000a
 801b030:	00060003 	.word	0x00060003
 801b034:	0024002a 	.word	0x0024002a
 801b038:	002e0030 	.word	0x002e0030
 801b03c:	00030006 	.word	0x00030006
 801b040:	000a000f 	.word	0x000a000f
 801b044:	0015001c 	.word	0x0015001c

0801b048 <D80_GENERIC>:
 801b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b04c:	b08b      	sub	sp, #44	; 0x2c
 801b04e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 801b050:	9107      	str	r1, [sp, #28]
 801b052:	6911      	ldr	r1, [r2, #16]
 801b054:	9104      	str	r1, [sp, #16]
 801b056:	6951      	ldr	r1, [r2, #20]
 801b058:	9105      	str	r1, [sp, #20]
 801b05a:	6991      	ldr	r1, [r2, #24]
 801b05c:	9109      	str	r1, [sp, #36]	; 0x24
 801b05e:	69d1      	ldr	r1, [r2, #28]
 801b060:	9102      	str	r1, [sp, #8]
 801b062:	6891      	ldr	r1, [r2, #8]
 801b064:	9103      	str	r1, [sp, #12]
 801b066:	68d1      	ldr	r1, [r2, #12]
 801b068:	9101      	str	r1, [sp, #4]
 801b06a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 801b06c:	9106      	str	r1, [sp, #24]
 801b06e:	2b00      	cmp	r3, #0
 801b070:	f000 810b 	beq.w	801b28a <D80_GENERIC+0x242>
 801b074:	6a13      	ldr	r3, [r2, #32]
 801b076:	f04f 0800 	mov.w	r8, #0
 801b07a:	f8df c260 	ldr.w	ip, [pc, #608]	; 801b2dc <D80_GENERIC+0x294>
 801b07e:	9308      	str	r3, [sp, #32]
 801b080:	9200      	str	r2, [sp, #0]
 801b082:	e0ee      	b.n	801b262 <D80_GENERIC+0x21a>
 801b084:	b2db      	uxtb	r3, r3
 801b086:	f890 e000 	ldrb.w	lr, [r0]
 801b08a:	b219      	sxth	r1, r3
 801b08c:	425c      	negs	r4, r3
 801b08e:	f810 9003 	ldrb.w	r9, [r0, r3]
 801b092:	004e      	lsls	r6, r1, #1
 801b094:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 801b098:	4431      	add	r1, r6
 801b09a:	1843      	adds	r3, r0, r1
 801b09c:	f810 b001 	ldrb.w	fp, [r0, r1]
 801b0a0:	1919      	adds	r1, r3, r4
 801b0a2:	5d1b      	ldrb	r3, [r3, r4]
 801b0a4:	1948      	adds	r0, r1, r5
 801b0a6:	f811 a005 	ldrb.w	sl, [r1, r5]
 801b0aa:	041b      	lsls	r3, r3, #16
 801b0ac:	1907      	adds	r7, r0, r4
 801b0ae:	5d01      	ldrb	r1, [r0, r4]
 801b0b0:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 801b0b4:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 801b0b8:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 801b0bc:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 801b0c0:	0409      	lsls	r1, r1, #16
 801b0c2:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 801b0c6:	eb0b 0905 	add.w	r9, fp, r5
 801b0ca:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 801b0ce:	f81b 5005 	ldrb.w	r5, [fp, r5]
 801b0d2:	eb09 0b04 	add.w	fp, r9, r4
 801b0d6:	f819 4004 	ldrb.w	r4, [r9, r4]
 801b0da:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 801b0de:	4473      	add	r3, lr
 801b0e0:	eb0b 0006 	add.w	r0, fp, r6
 801b0e4:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 801b0e8:	4439      	add	r1, r7
 801b0ea:	f3c3 2407 	ubfx	r4, r3, #8, #8
 801b0ee:	b2df      	uxtb	r7, r3
 801b0f0:	f3c3 4607 	ubfx	r6, r3, #16, #8
 801b0f4:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 801b0f8:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 801b0fc:	fa5f fa81 	uxtb.w	sl, r1
 801b100:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 801b104:	9c02      	ldr	r4, [sp, #8]
 801b106:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 801b10a:	441c      	add	r4, r3
 801b10c:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 801b110:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 801b114:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 801b118:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 801b11c:	f3c4 0309 	ubfx	r3, r4, #0, #10
 801b120:	f3c1 2407 	ubfx	r4, r1, #8, #8
 801b124:	b2ed      	uxtb	r5, r5
 801b126:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 801b12a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801b12e:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 801b132:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 801b136:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 801b13a:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 801b13e:	f3c1 4707 	ubfx	r7, r1, #16, #8
 801b142:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 801b146:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 801b14a:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 801b14e:	0e09      	lsrs	r1, r1, #24
 801b150:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 801b154:	f3c9 0909 	ubfx	r9, r9, #0, #10
 801b158:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 801b15c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801b160:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 801b164:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801b168:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801b16c:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 801b170:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801b174:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 801b178:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 801b17c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801b180:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 801b184:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 801b188:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801b18c:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 801b190:	ea4f 229a 	mov.w	r2, sl, lsr #10
 801b194:	f3ca 0709 	ubfx	r7, sl, #0, #10
 801b198:	9202      	str	r2, [sp, #8]
 801b19a:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 801b19e:	4a43      	ldr	r2, [pc, #268]	; (801b2ac <D80_GENERIC+0x264>)
 801b1a0:	9f01      	ldr	r7, [sp, #4]
 801b1a2:	fb23 7a02 	smlad	sl, r3, r2, r7
 801b1a6:	4a42      	ldr	r2, [pc, #264]	; (801b2b0 <D80_GENERIC+0x268>)
 801b1a8:	fb26 aa02 	smlad	sl, r6, r2, sl
 801b1ac:	4a41      	ldr	r2, [pc, #260]	; (801b2b4 <D80_GENERIC+0x26c>)
 801b1ae:	fb24 aa02 	smlad	sl, r4, r2, sl
 801b1b2:	4a41      	ldr	r2, [pc, #260]	; (801b2b8 <D80_GENERIC+0x270>)
 801b1b4:	fb21 a702 	smlad	r7, r1, r2, sl
 801b1b8:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 801b1bc:	fb25 7a0a 	smlad	sl, r5, sl, r7
 801b1c0:	4a3e      	ldr	r2, [pc, #248]	; (801b2bc <D80_GENERIC+0x274>)
 801b1c2:	9f03      	ldr	r7, [sp, #12]
 801b1c4:	fb23 7e02 	smlad	lr, r3, r2, r7
 801b1c8:	4a3d      	ldr	r2, [pc, #244]	; (801b2c0 <D80_GENERIC+0x278>)
 801b1ca:	fb26 ee02 	smlad	lr, r6, r2, lr
 801b1ce:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 801b1d2:	fb24 e707 	smlad	r7, r4, r7, lr
 801b1d6:	4a3b      	ldr	r2, [pc, #236]	; (801b2c4 <D80_GENERIC+0x27c>)
 801b1d8:	fb21 7702 	smlad	r7, r1, r2, r7
 801b1dc:	4a3a      	ldr	r2, [pc, #232]	; (801b2c8 <D80_GENERIC+0x280>)
 801b1de:	fb25 7202 	smlad	r2, r5, r2, r7
 801b1e2:	f04f 0901 	mov.w	r9, #1
 801b1e6:	9201      	str	r2, [sp, #4]
 801b1e8:	fb23 f909 	smuad	r9, r3, r9
 801b1ec:	4b37      	ldr	r3, [pc, #220]	; (801b2cc <D80_GENERIC+0x284>)
 801b1ee:	fb26 9603 	smlad	r6, r6, r3, r9
 801b1f2:	4f37      	ldr	r7, [pc, #220]	; (801b2d0 <D80_GENERIC+0x288>)
 801b1f4:	fb24 6407 	smlad	r4, r4, r7, r6
 801b1f8:	4f36      	ldr	r7, [pc, #216]	; (801b2d4 <D80_GENERIC+0x28c>)
 801b1fa:	fb21 4707 	smlad	r7, r1, r7, r4
 801b1fe:	4936      	ldr	r1, [pc, #216]	; (801b2d8 <D80_GENERIC+0x290>)
 801b200:	fb25 7301 	smlad	r3, r5, r1, r7
 801b204:	9303      	str	r3, [sp, #12]
 801b206:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 801b20a:	9b08      	ldr	r3, [sp, #32]
 801b20c:	b193      	cbz	r3, 801b234 <D80_GENERIC+0x1ec>
 801b20e:	9a04      	ldr	r2, [sp, #16]
 801b210:	4452      	add	r2, sl
 801b212:	4614      	mov	r4, r2
 801b214:	9a05      	ldr	r2, [sp, #20]
 801b216:	f8cd a014 	str.w	sl, [sp, #20]
 801b21a:	1aa4      	subs	r4, r4, r2
 801b21c:	fba4 1203 	umull	r1, r2, r4, r3
 801b220:	17e7      	asrs	r7, r4, #31
 801b222:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 801b226:	fb03 2207 	mla	r2, r3, r7, r2
 801b22a:	f142 0500 	adc.w	r5, r2, #0
 801b22e:	006b      	lsls	r3, r5, #1
 801b230:	469a      	mov	sl, r3
 801b232:	9304      	str	r3, [sp, #16]
 801b234:	9e00      	ldr	r6, [sp, #0]
 801b236:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 801b23a:	9a06      	ldr	r2, [sp, #24]
 801b23c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801b240:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 801b242:	2500      	movs	r5, #0
 801b244:	fb08 f303 	mul.w	r3, r8, r3
 801b248:	fbc2 450a 	smlal	r4, r5, r2, sl
 801b24c:	9a07      	ldr	r2, [sp, #28]
 801b24e:	f108 0801 	add.w	r8, r8, #1
 801b252:	10a9      	asrs	r1, r5, #2
 801b254:	f301 010f 	ssat	r1, #16, r1
 801b258:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 801b25c:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 801b25e:	4543      	cmp	r3, r8
 801b260:	dd12      	ble.n	801b288 <D80_GENERIC+0x240>
 801b262:	9b00      	ldr	r3, [sp, #0]
 801b264:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801b266:	2b01      	cmp	r3, #1
 801b268:	f47f af0c 	bne.w	801b084 <D80_GENERIC+0x3c>
 801b26c:	9b00      	ldr	r3, [sp, #0]
 801b26e:	6885      	ldr	r5, [r0, #8]
 801b270:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 801b272:	06b2      	lsls	r2, r6, #26
 801b274:	e9d0 3100 	ldrd	r3, r1, [r0]
 801b278:	f100 000a 	add.w	r0, r0, #10
 801b27c:	f57f af35 	bpl.w	801b0ea <D80_GENERIC+0xa2>
 801b280:	ba5b      	rev16	r3, r3
 801b282:	ba49      	rev16	r1, r1
 801b284:	ba6d      	rev16	r5, r5
 801b286:	e730      	b.n	801b0ea <D80_GENERIC+0xa2>
 801b288:	4632      	mov	r2, r6
 801b28a:	9b03      	ldr	r3, [sp, #12]
 801b28c:	2000      	movs	r0, #0
 801b28e:	6093      	str	r3, [r2, #8]
 801b290:	9b01      	ldr	r3, [sp, #4]
 801b292:	60d3      	str	r3, [r2, #12]
 801b294:	9b02      	ldr	r3, [sp, #8]
 801b296:	61d3      	str	r3, [r2, #28]
 801b298:	9b04      	ldr	r3, [sp, #16]
 801b29a:	6113      	str	r3, [r2, #16]
 801b29c:	9b05      	ldr	r3, [sp, #20]
 801b29e:	6153      	str	r3, [r2, #20]
 801b2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2a2:	6193      	str	r3, [r2, #24]
 801b2a4:	b00b      	add	sp, #44	; 0x2c
 801b2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2aa:	bf00      	nop
 801b2ac:	002d0024 	.word	0x002d0024
 801b2b0:	001c0015 	.word	0x001c0015
 801b2b4:	000f000a 	.word	0x000f000a
 801b2b8:	00060003 	.word	0x00060003
 801b2bc:	0037003f 	.word	0x0037003f
 801b2c0:	00450049 	.word	0x00450049
 801b2c4:	00490045 	.word	0x00490045
 801b2c8:	003f0037 	.word	0x003f0037
 801b2cc:	00030006 	.word	0x00030006
 801b2d0:	000a000f 	.word	0x000a000f
 801b2d4:	0015001c 	.word	0x0015001c
 801b2d8:	0024002d 	.word	0x0024002d
 801b2dc:	24000000 	.word	0x24000000

0801b2e0 <D128_GENERIC>:
 801b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2e4:	b08d      	sub	sp, #52	; 0x34
 801b2e6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 801b2e8:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 801b2ec:	9109      	str	r1, [sp, #36]	; 0x24
 801b2ee:	6911      	ldr	r1, [r2, #16]
 801b2f0:	9201      	str	r2, [sp, #4]
 801b2f2:	9106      	str	r1, [sp, #24]
 801b2f4:	6951      	ldr	r1, [r2, #20]
 801b2f6:	9107      	str	r1, [sp, #28]
 801b2f8:	6991      	ldr	r1, [r2, #24]
 801b2fa:	910b      	str	r1, [sp, #44]	; 0x2c
 801b2fc:	6891      	ldr	r1, [r2, #8]
 801b2fe:	9103      	str	r1, [sp, #12]
 801b300:	68d1      	ldr	r1, [r2, #12]
 801b302:	9102      	str	r1, [sp, #8]
 801b304:	6b11      	ldr	r1, [r2, #48]	; 0x30
 801b306:	9108      	str	r1, [sp, #32]
 801b308:	2b00      	cmp	r3, #0
 801b30a:	f000 8183 	beq.w	801b614 <D128_GENERIC+0x334>
 801b30e:	2300      	movs	r3, #0
 801b310:	6a12      	ldr	r2, [r2, #32]
 801b312:	4681      	mov	r9, r0
 801b314:	920a      	str	r2, [sp, #40]	; 0x28
 801b316:	e9cd a304 	strd	sl, r3, [sp, #16]
 801b31a:	e165      	b.n	801b5e8 <D128_GENERIC+0x308>
 801b31c:	b2d2      	uxtb	r2, r2
 801b31e:	f899 b000 	ldrb.w	fp, [r9]
 801b322:	b213      	sxth	r3, r2
 801b324:	4255      	negs	r5, r2
 801b326:	f819 0002 	ldrb.w	r0, [r9, r2]
 801b32a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801b32e:	009f      	lsls	r7, r3, #2
 801b330:	eb09 0402 	add.w	r4, r9, r2
 801b334:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 801b338:	f819 8002 	ldrb.w	r8, [r9, r2]
 801b33c:	443b      	add	r3, r7
 801b33e:	1962      	adds	r2, r4, r5
 801b340:	5d64      	ldrb	r4, [r4, r5]
 801b342:	eb02 0c03 	add.w	ip, r2, r3
 801b346:	0424      	lsls	r4, r4, #16
 801b348:	5cd3      	ldrb	r3, [r2, r3]
 801b34a:	eb0c 0e05 	add.w	lr, ip, r5
 801b34e:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 801b352:	f81c 2005 	ldrb.w	r2, [ip, r5]
 801b356:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 801b35a:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 801b35e:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 801b362:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 801b366:	eb0c 0e06 	add.w	lr, ip, r6
 801b36a:	f81c a006 	ldrb.w	sl, [ip, r6]
 801b36e:	0412      	lsls	r2, r2, #16
 801b370:	445c      	add	r4, fp
 801b372:	eb0e 0c05 	add.w	ip, lr, r5
 801b376:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 801b37a:	f81e 3005 	ldrb.w	r3, [lr, r5]
 801b37e:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 801b382:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 801b386:	041b      	lsls	r3, r3, #16
 801b388:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 801b38c:	eb00 0b06 	add.w	fp, r0, r6
 801b390:	5d80      	ldrb	r0, [r0, r6]
 801b392:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 801b396:	f81b 6005 	ldrb.w	r6, [fp, r5]
 801b39a:	eb0b 0a05 	add.w	sl, fp, r5
 801b39e:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 801b3a2:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 801b3a6:	0436      	lsls	r6, r6, #16
 801b3a8:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 801b3ac:	4442      	add	r2, r8
 801b3ae:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 801b3b2:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 801b3b6:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 801b3ba:	44b9      	add	r9, r7
 801b3bc:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 801b3c0:	4463      	add	r3, ip
 801b3c2:	eb06 0508 	add.w	r5, r6, r8
 801b3c6:	b2e7      	uxtb	r7, r4
 801b3c8:	f3c4 2607 	ubfx	r6, r4, #8, #8
 801b3cc:	499b      	ldr	r1, [pc, #620]	; (801b63c <D128_GENERIC+0x35c>)
 801b3ce:	f3c4 4007 	ubfx	r0, r4, #16, #8
 801b3d2:	0e24      	lsrs	r4, r4, #24
 801b3d4:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 801b3d8:	b2d7      	uxtb	r7, r2
 801b3da:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 801b3de:	f3c2 2607 	ubfx	r6, r2, #8, #8
 801b3e2:	9904      	ldr	r1, [sp, #16]
 801b3e4:	4461      	add	r1, ip
 801b3e6:	468c      	mov	ip, r1
 801b3e8:	4994      	ldr	r1, [pc, #592]	; (801b63c <D128_GENERIC+0x35c>)
 801b3ea:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 801b3ee:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 801b3f2:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 801b3f6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 801b3fa:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 801b3fe:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 801b402:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 801b406:	0e12      	lsrs	r2, r2, #24
 801b408:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 801b40c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 801b410:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801b414:	f3c0 0009 	ubfx	r0, r0, #0, #10
 801b418:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 801b41c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801b420:	b2da      	uxtb	r2, r3
 801b422:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801b426:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 801b42a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 801b42e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 801b432:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 801b436:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 801b43a:	f3c3 2007 	ubfx	r0, r3, #8, #8
 801b43e:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 801b442:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801b446:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 801b44a:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 801b44e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 801b452:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801b456:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 801b45a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 801b45e:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 801b462:	0e1b      	lsrs	r3, r3, #24
 801b464:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 801b468:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801b46c:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 801b470:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 801b474:	b2eb      	uxtb	r3, r5
 801b476:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801b47a:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 801b47e:	f3cc 0409 	ubfx	r4, ip, #0, #10
 801b482:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801b486:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 801b48a:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 801b48e:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 801b492:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801b496:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801b49a:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 801b49e:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 801b4a2:	f3c5 4307 	ubfx	r3, r5, #16, #8
 801b4a6:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 801b4aa:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 801b4ae:	f3c0 0009 	ubfx	r0, r0, #0, #10
 801b4b2:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 801b4b6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801b4ba:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 801b4be:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 801b4c2:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 801b4c6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801b4ca:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 801b4ce:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801b4d2:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 801b4d6:	ea4f 219e 	mov.w	r1, lr, lsr #10
 801b4da:	f3ce 0209 	ubfx	r2, lr, #0, #10
 801b4de:	9104      	str	r1, [sp, #16]
 801b4e0:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 801b4e4:	9902      	ldr	r1, [sp, #8]
 801b4e6:	4a56      	ldr	r2, [pc, #344]	; (801b640 <D128_GENERIC+0x360>)
 801b4e8:	fb2b 1202 	smlad	r2, fp, r2, r1
 801b4ec:	4955      	ldr	r1, [pc, #340]	; (801b644 <D128_GENERIC+0x364>)
 801b4ee:	fb28 2201 	smlad	r2, r8, r1, r2
 801b4f2:	4955      	ldr	r1, [pc, #340]	; (801b648 <D128_GENERIC+0x368>)
 801b4f4:	fb27 2201 	smlad	r2, r7, r1, r2
 801b4f8:	4954      	ldr	r1, [pc, #336]	; (801b64c <D128_GENERIC+0x36c>)
 801b4fa:	fb26 2201 	smlad	r2, r6, r1, r2
 801b4fe:	4954      	ldr	r1, [pc, #336]	; (801b650 <D128_GENERIC+0x370>)
 801b500:	fb24 2201 	smlad	r2, r4, r1, r2
 801b504:	4953      	ldr	r1, [pc, #332]	; (801b654 <D128_GENERIC+0x374>)
 801b506:	fb20 2201 	smlad	r2, r0, r1, r2
 801b50a:	4953      	ldr	r1, [pc, #332]	; (801b658 <D128_GENERIC+0x378>)
 801b50c:	fb23 2201 	smlad	r2, r3, r1, r2
 801b510:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 801b514:	fb25 2a0c 	smlad	sl, r5, ip, r2
 801b518:	4950      	ldr	r1, [pc, #320]	; (801b65c <D128_GENERIC+0x37c>)
 801b51a:	9a03      	ldr	r2, [sp, #12]
 801b51c:	fb2b 2c01 	smlad	ip, fp, r1, r2
 801b520:	4a4f      	ldr	r2, [pc, #316]	; (801b660 <D128_GENERIC+0x380>)
 801b522:	fb28 ce02 	smlad	lr, r8, r2, ip
 801b526:	f8df c150 	ldr.w	ip, [pc, #336]	; 801b678 <D128_GENERIC+0x398>
 801b52a:	fb27 ec0c 	smlad	ip, r7, ip, lr
 801b52e:	f8df e14c 	ldr.w	lr, [pc, #332]	; 801b67c <D128_GENERIC+0x39c>
 801b532:	fb26 cc0e 	smlad	ip, r6, lr, ip
 801b536:	f8df e148 	ldr.w	lr, [pc, #328]	; 801b680 <D128_GENERIC+0x3a0>
 801b53a:	fb24 ce0e 	smlad	lr, r4, lr, ip
 801b53e:	f8df c144 	ldr.w	ip, [pc, #324]	; 801b684 <D128_GENERIC+0x3a4>
 801b542:	fb20 ee0c 	smlad	lr, r0, ip, lr
 801b546:	f8df c140 	ldr.w	ip, [pc, #320]	; 801b688 <D128_GENERIC+0x3a8>
 801b54a:	fb23 ec0c 	smlad	ip, r3, ip, lr
 801b54e:	f8df e13c 	ldr.w	lr, [pc, #316]	; 801b68c <D128_GENERIC+0x3ac>
 801b552:	fb25 c20e 	smlad	r2, r5, lr, ip
 801b556:	f04f 0c01 	mov.w	ip, #1
 801b55a:	9202      	str	r2, [sp, #8]
 801b55c:	fb2b fb0c 	smuad	fp, fp, ip
 801b560:	f8df c12c 	ldr.w	ip, [pc, #300]	; 801b690 <D128_GENERIC+0x3b0>
 801b564:	fb28 bb0c 	smlad	fp, r8, ip, fp
 801b568:	f8df c128 	ldr.w	ip, [pc, #296]	; 801b694 <D128_GENERIC+0x3b4>
 801b56c:	fb27 bb0c 	smlad	fp, r7, ip, fp
 801b570:	4f3c      	ldr	r7, [pc, #240]	; (801b664 <D128_GENERIC+0x384>)
 801b572:	fb26 bb07 	smlad	fp, r6, r7, fp
 801b576:	4f3c      	ldr	r7, [pc, #240]	; (801b668 <D128_GENERIC+0x388>)
 801b578:	fb24 bb07 	smlad	fp, r4, r7, fp
 801b57c:	4f3b      	ldr	r7, [pc, #236]	; (801b66c <D128_GENERIC+0x38c>)
 801b57e:	fb20 bb07 	smlad	fp, r0, r7, fp
 801b582:	4f3b      	ldr	r7, [pc, #236]	; (801b670 <D128_GENERIC+0x390>)
 801b584:	fb23 bb07 	smlad	fp, r3, r7, fp
 801b588:	4b3a      	ldr	r3, [pc, #232]	; (801b674 <D128_GENERIC+0x394>)
 801b58a:	fb25 b303 	smlad	r3, r5, r3, fp
 801b58e:	9303      	str	r3, [sp, #12]
 801b590:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 801b594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b596:	b183      	cbz	r3, 801b5ba <D128_GENERIC+0x2da>
 801b598:	9a06      	ldr	r2, [sp, #24]
 801b59a:	9907      	ldr	r1, [sp, #28]
 801b59c:	4422      	add	r2, r4
 801b59e:	9407      	str	r4, [sp, #28]
 801b5a0:	1a52      	subs	r2, r2, r1
 801b5a2:	fba2 0103 	umull	r0, r1, r2, r3
 801b5a6:	17d5      	asrs	r5, r2, #31
 801b5a8:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 801b5ac:	fb03 1105 	mla	r1, r3, r5, r1
 801b5b0:	f141 0300 	adc.w	r3, r1, #0
 801b5b4:	005b      	lsls	r3, r3, #1
 801b5b6:	461c      	mov	r4, r3
 801b5b8:	9306      	str	r3, [sp, #24]
 801b5ba:	9d01      	ldr	r5, [sp, #4]
 801b5bc:	01e4      	lsls	r4, r4, #7
 801b5be:	9e05      	ldr	r6, [sp, #20]
 801b5c0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801b5c4:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 801b5c6:	2300      	movs	r3, #0
 801b5c8:	9908      	ldr	r1, [sp, #32]
 801b5ca:	fb06 f000 	mul.w	r0, r6, r0
 801b5ce:	3601      	adds	r6, #1
 801b5d0:	fbc1 2304 	smlal	r2, r3, r1, r4
 801b5d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b5d6:	109b      	asrs	r3, r3, #2
 801b5d8:	9605      	str	r6, [sp, #20]
 801b5da:	f303 030f 	ssat	r3, #16, r3
 801b5de:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 801b5e2:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 801b5e4:	42b3      	cmp	r3, r6
 801b5e6:	dd13      	ble.n	801b610 <D128_GENERIC+0x330>
 801b5e8:	9b01      	ldr	r3, [sp, #4]
 801b5ea:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801b5ec:	2a01      	cmp	r2, #1
 801b5ee:	f47f ae95 	bne.w	801b31c <D128_GENERIC+0x3c>
 801b5f2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 801b5f4:	f109 0610 	add.w	r6, r9, #16
 801b5f8:	0681      	lsls	r1, r0, #26
 801b5fa:	e9d9 4200 	ldrd	r4, r2, [r9]
 801b5fe:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 801b602:	d518      	bpl.n	801b636 <D128_GENERIC+0x356>
 801b604:	ba64      	rev16	r4, r4
 801b606:	ba52      	rev16	r2, r2
 801b608:	ba5b      	rev16	r3, r3
 801b60a:	ba6d      	rev16	r5, r5
 801b60c:	46b1      	mov	r9, r6
 801b60e:	e6da      	b.n	801b3c6 <D128_GENERIC+0xe6>
 801b610:	f8dd a010 	ldr.w	sl, [sp, #16]
 801b614:	9b01      	ldr	r3, [sp, #4]
 801b616:	2000      	movs	r0, #0
 801b618:	9903      	ldr	r1, [sp, #12]
 801b61a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b61c:	6099      	str	r1, [r3, #8]
 801b61e:	9902      	ldr	r1, [sp, #8]
 801b620:	f8c3 a01c 	str.w	sl, [r3, #28]
 801b624:	60d9      	str	r1, [r3, #12]
 801b626:	9906      	ldr	r1, [sp, #24]
 801b628:	619a      	str	r2, [r3, #24]
 801b62a:	6119      	str	r1, [r3, #16]
 801b62c:	9907      	ldr	r1, [sp, #28]
 801b62e:	6159      	str	r1, [r3, #20]
 801b630:	b00d      	add	sp, #52	; 0x34
 801b632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b636:	46b1      	mov	r9, r6
 801b638:	e6c5      	b.n	801b3c6 <D128_GENERIC+0xe6>
 801b63a:	bf00      	nop
 801b63c:	24000000 	.word	0x24000000
 801b640:	00780069 	.word	0x00780069
 801b644:	005b004e 	.word	0x005b004e
 801b648:	00420037 	.word	0x00420037
 801b64c:	002d0024 	.word	0x002d0024
 801b650:	001c0015 	.word	0x001c0015
 801b654:	000f000a 	.word	0x000f000a
 801b658:	00060003 	.word	0x00060003
 801b65c:	00880096 	.word	0x00880096
 801b660:	00a200ac 	.word	0x00a200ac
 801b664:	0015001c 	.word	0x0015001c
 801b668:	0024002d 	.word	0x0024002d
 801b66c:	00370042 	.word	0x00370042
 801b670:	004e005b 	.word	0x004e005b
 801b674:	00690078 	.word	0x00690078
 801b678:	00b400ba 	.word	0x00b400ba
 801b67c:	00be00c0 	.word	0x00be00c0
 801b680:	00c000be 	.word	0x00c000be
 801b684:	00ba00b4 	.word	0x00ba00b4
 801b688:	00ac00a2 	.word	0x00ac00a2
 801b68c:	00960088 	.word	0x00960088
 801b690:	00030006 	.word	0x00030006
 801b694:	000a000f 	.word	0x000a000f

0801b698 <D16_1CH_HTONS_VOL_HP>:
 801b698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b69c:	6993      	ldr	r3, [r2, #24]
 801b69e:	b087      	sub	sp, #28
 801b6a0:	4682      	mov	sl, r0
 801b6a2:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 801b6a4:	9304      	str	r3, [sp, #16]
 801b6a6:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 801b6aa:	69d3      	ldr	r3, [r2, #28]
 801b6ac:	f8d2 e020 	ldr.w	lr, [r2, #32]
 801b6b0:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 801b6b4:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 801b6b8:	9403      	str	r4, [sp, #12]
 801b6ba:	2800      	cmp	r0, #0
 801b6bc:	d054      	beq.n	801b768 <D16_1CH_HTONS_VOL_HP+0xd0>
 801b6be:	f1a1 0902 	sub.w	r9, r1, #2
 801b6c2:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 801b6c6:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 801b774 <D16_1CH_HTONS_VOL_HP+0xdc>
 801b6ca:	4650      	mov	r0, sl
 801b6cc:	9101      	str	r1, [sp, #4]
 801b6ce:	4619      	mov	r1, r3
 801b6d0:	f8cd b008 	str.w	fp, [sp, #8]
 801b6d4:	9205      	str	r2, [sp, #20]
 801b6d6:	f850 3b02 	ldr.w	r3, [r0], #2
 801b6da:	ba5b      	rev16	r3, r3
 801b6dc:	b2dc      	uxtb	r4, r3
 801b6de:	f3c3 2207 	ubfx	r2, r3, #8, #8
 801b6e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b6e6:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 801b6ea:	4419      	add	r1, r3
 801b6ec:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 801b6f0:	f3c1 0309 	ubfx	r3, r1, #0, #10
 801b6f4:	f3c4 0209 	ubfx	r2, r4, #0, #10
 801b6f8:	0aa1      	lsrs	r1, r4, #10
 801b6fa:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 801b6fe:	4a1b      	ldr	r2, [pc, #108]	; (801b76c <D16_1CH_HTONS_VOL_HP+0xd4>)
 801b700:	fb23 5402 	smlad	r4, r3, r2, r5
 801b704:	4a1a      	ldr	r2, [pc, #104]	; (801b770 <D16_1CH_HTONS_VOL_HP+0xd8>)
 801b706:	fb23 f502 	smuad	r5, r3, r2
 801b70a:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 801b70e:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 801b712:	f04f 0b00 	mov.w	fp, #0
 801b716:	19a2      	adds	r2, r4, r6
 801b718:	eba2 020c 	sub.w	r2, r2, ip
 801b71c:	46a4      	mov	ip, r4
 801b71e:	17d7      	asrs	r7, r2, #31
 801b720:	fba2 230e 	umull	r2, r3, r2, lr
 801b724:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 801b728:	fb0e 3307 	mla	r3, lr, r7, r3
 801b72c:	f143 0700 	adc.w	r7, r3, #0
 801b730:	9b02      	ldr	r3, [sp, #8]
 801b732:	047a      	lsls	r2, r7, #17
 801b734:	007e      	lsls	r6, r7, #1
 801b736:	fbc3 ab02 	smlal	sl, fp, r3, r2
 801b73a:	ea4f 03ab 	mov.w	r3, fp, asr #2
 801b73e:	f303 030f 	ssat	r3, #16, r3
 801b742:	f829 3f02 	strh.w	r3, [r9, #2]!
 801b746:	9b01      	ldr	r3, [sp, #4]
 801b748:	4298      	cmp	r0, r3
 801b74a:	d1c4      	bne.n	801b6d6 <D16_1CH_HTONS_VOL_HP+0x3e>
 801b74c:	460b      	mov	r3, r1
 801b74e:	9a05      	ldr	r2, [sp, #20]
 801b750:	2000      	movs	r0, #0
 801b752:	9903      	ldr	r1, [sp, #12]
 801b754:	61d3      	str	r3, [r2, #28]
 801b756:	9b04      	ldr	r3, [sp, #16]
 801b758:	6095      	str	r5, [r2, #8]
 801b75a:	60d1      	str	r1, [r2, #12]
 801b75c:	6193      	str	r3, [r2, #24]
 801b75e:	e9c2 6404 	strd	r6, r4, [r2, #16]
 801b762:	b007      	add	sp, #28
 801b764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b768:	4664      	mov	r4, ip
 801b76a:	e7f1      	b.n	801b750 <D16_1CH_HTONS_VOL_HP+0xb8>
 801b76c:	00030001 	.word	0x00030001
 801b770:	00010003 	.word	0x00010003
 801b774:	24000000 	.word	0x24000000

0801b778 <D24_1CH_HTONS_VOL_HP>:
 801b778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b77c:	6b16      	ldr	r6, [r2, #48]	; 0x30
 801b77e:	b089      	sub	sp, #36	; 0x24
 801b780:	6993      	ldr	r3, [r2, #24]
 801b782:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801b784:	9604      	str	r6, [sp, #16]
 801b786:	6a16      	ldr	r6, [r2, #32]
 801b788:	9306      	str	r3, [sp, #24]
 801b78a:	9505      	str	r5, [sp, #20]
 801b78c:	69d3      	ldr	r3, [r2, #28]
 801b78e:	9600      	str	r6, [sp, #0]
 801b790:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 801b794:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 801b798:	2d00      	cmp	r5, #0
 801b79a:	f000 8083 	beq.w	801b8a4 <D24_1CH_HTONS_VOL_HP+0x12c>
 801b79e:	9207      	str	r2, [sp, #28]
 801b7a0:	2600      	movs	r6, #0
 801b7a2:	4622      	mov	r2, r4
 801b7a4:	f1a1 0b02 	sub.w	fp, r1, #2
 801b7a8:	4f3f      	ldr	r7, [pc, #252]	; (801b8a8 <D24_1CH_HTONS_VOL_HP+0x130>)
 801b7aa:	461d      	mov	r5, r3
 801b7ac:	f8cd a00c 	str.w	sl, [sp, #12]
 801b7b0:	9c00      	ldr	r4, [sp, #0]
 801b7b2:	e056      	b.n	801b862 <D24_1CH_HTONS_VOL_HP+0xea>
 801b7b4:	7841      	ldrb	r1, [r0, #1]
 801b7b6:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 801b7ba:	3002      	adds	r0, #2
 801b7bc:	4488      	add	r8, r1
 801b7be:	fa5f f388 	uxtb.w	r3, r8
 801b7c2:	f3c8 2907 	ubfx	r9, r8, #8, #8
 801b7c6:	ea4f 4818 	mov.w	r8, r8, lsr #16
 801b7ca:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 801b7ce:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 801b7d2:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 801b7d6:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 801b7da:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 801b7de:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801b7e2:	f3c8 0309 	ubfx	r3, r8, #0, #10
 801b7e6:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 801b7ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801b7ee:	492f      	ldr	r1, [pc, #188]	; (801b8ac <D24_1CH_HTONS_VOL_HP+0x134>)
 801b7f0:	fb23 e901 	smlad	r9, r3, r1, lr
 801b7f4:	492e      	ldr	r1, [pc, #184]	; (801b8b0 <D24_1CH_HTONS_VOL_HP+0x138>)
 801b7f6:	fb23 ce01 	smlad	lr, r3, r1, ip
 801b7fa:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 801b7fe:	2101      	movs	r1, #1
 801b800:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 801b804:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 801b808:	fb23 f301 	smuad	r3, r3, r1
 801b80c:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 801b810:	eb08 0c03 	add.w	ip, r8, r3
 801b814:	9b03      	ldr	r3, [sp, #12]
 801b816:	f04f 0a00 	mov.w	sl, #0
 801b81a:	440a      	add	r2, r1
 801b81c:	3601      	adds	r6, #1
 801b81e:	9103      	str	r1, [sp, #12]
 801b820:	1ad2      	subs	r2, r2, r3
 801b822:	ea4f 79e2 	mov.w	r9, r2, asr #31
 801b826:	fba2 2304 	umull	r2, r3, r2, r4
 801b82a:	e9cd 2300 	strd	r2, r3, [sp]
 801b82e:	fb04 3309 	mla	r3, r4, r9, r3
 801b832:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 801b836:	9301      	str	r3, [sp, #4]
 801b838:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b83c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 801b840:	f143 0300 	adc.w	r3, r3, #0
 801b844:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 801b848:	005a      	lsls	r2, r3, #1
 801b84a:	9b04      	ldr	r3, [sp, #16]
 801b84c:	fbc3 9a08 	smlal	r9, sl, r3, r8
 801b850:	ea4f 03aa 	mov.w	r3, sl, asr #2
 801b854:	f303 030f 	ssat	r3, #16, r3
 801b858:	f82b 3f02 	strh.w	r3, [fp, #2]!
 801b85c:	9b05      	ldr	r3, [sp, #20]
 801b85e:	429e      	cmp	r6, r3
 801b860:	d010      	beq.n	801b884 <D24_1CH_HTONS_VOL_HP+0x10c>
 801b862:	f890 9003 	ldrb.w	r9, [r0, #3]
 801b866:	f016 0f01 	tst.w	r6, #1
 801b86a:	7801      	ldrb	r1, [r0, #0]
 801b86c:	ea4f 2309 	mov.w	r3, r9, lsl #8
 801b870:	ea4f 2801 	mov.w	r8, r1, lsl #8
 801b874:	d09e      	beq.n	801b7b4 <D24_1CH_HTONS_VOL_HP+0x3c>
 801b876:	f890 8002 	ldrb.w	r8, [r0, #2]
 801b87a:	3004      	adds	r0, #4
 801b87c:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 801b880:	4488      	add	r8, r1
 801b882:	e79c      	b.n	801b7be <D24_1CH_HTONS_VOL_HP+0x46>
 801b884:	4614      	mov	r4, r2
 801b886:	462b      	mov	r3, r5
 801b888:	9a07      	ldr	r2, [sp, #28]
 801b88a:	2000      	movs	r0, #0
 801b88c:	61d3      	str	r3, [r2, #28]
 801b88e:	9b06      	ldr	r3, [sp, #24]
 801b890:	f8c2 c008 	str.w	ip, [r2, #8]
 801b894:	f8c2 e00c 	str.w	lr, [r2, #12]
 801b898:	6193      	str	r3, [r2, #24]
 801b89a:	e9c2 4104 	strd	r4, r1, [r2, #16]
 801b89e:	b009      	add	sp, #36	; 0x24
 801b8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8a4:	4651      	mov	r1, sl
 801b8a6:	e7f0      	b.n	801b88a <D24_1CH_HTONS_VOL_HP+0x112>
 801b8a8:	24000000 	.word	0x24000000
 801b8ac:	00030001 	.word	0x00030001
 801b8b0:	00060007 	.word	0x00060007

0801b8b4 <D32_1CH_HTONS_VOL_HP>:
 801b8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b8b8:	6993      	ldr	r3, [r2, #24]
 801b8ba:	b087      	sub	sp, #28
 801b8bc:	4683      	mov	fp, r0
 801b8be:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 801b8c0:	9304      	str	r3, [sp, #16]
 801b8c2:	69d5      	ldr	r5, [r2, #28]
 801b8c4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 801b8c6:	f8d2 a020 	ldr.w	sl, [r2, #32]
 801b8ca:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 801b8ce:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 801b8d2:	2800      	cmp	r0, #0
 801b8d4:	d077      	beq.n	801b9c6 <D32_1CH_HTONS_VOL_HP+0x112>
 801b8d6:	460f      	mov	r7, r1
 801b8d8:	46f1      	mov	r9, lr
 801b8da:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 801b8de:	f8cd 8000 	str.w	r8, [sp]
 801b8e2:	4e3a      	ldr	r6, [pc, #232]	; (801b9cc <D32_1CH_HTONS_VOL_HP+0x118>)
 801b8e4:	469e      	mov	lr, r3
 801b8e6:	46a0      	mov	r8, r4
 801b8e8:	9103      	str	r1, [sp, #12]
 801b8ea:	9205      	str	r2, [sp, #20]
 801b8ec:	f85b 4b04 	ldr.w	r4, [fp], #4
 801b8f0:	ba64      	rev16	r4, r4
 801b8f2:	b2e0      	uxtb	r0, r4
 801b8f4:	f3c4 2307 	ubfx	r3, r4, #8, #8
 801b8f8:	f3c4 4107 	ubfx	r1, r4, #16, #8
 801b8fc:	0e24      	lsrs	r4, r4, #24
 801b8fe:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 801b902:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 801b906:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 801b90a:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 801b90e:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 801b912:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 801b916:	f3c0 0009 	ubfx	r0, r0, #0, #10
 801b91a:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 801b91e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801b922:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 801b926:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801b92a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b92e:	f3c5 0009 	ubfx	r0, r5, #0, #10
 801b932:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 801b936:	4826      	ldr	r0, [pc, #152]	; (801b9d0 <D32_1CH_HTONS_VOL_HP+0x11c>)
 801b938:	fb23 c400 	smlad	r4, r3, r0, ip
 801b93c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 801b940:	fb21 4402 	smlad	r4, r1, r2, r4
 801b944:	4823      	ldr	r0, [pc, #140]	; (801b9d4 <D32_1CH_HTONS_VOL_HP+0x120>)
 801b946:	fb23 ec00 	smlad	ip, r3, r0, lr
 801b94a:	4823      	ldr	r0, [pc, #140]	; (801b9d8 <D32_1CH_HTONS_VOL_HP+0x124>)
 801b94c:	fb21 cc00 	smlad	ip, r1, r0, ip
 801b950:	2201      	movs	r2, #1
 801b952:	fb23 f302 	smuad	r3, r3, r2
 801b956:	4821      	ldr	r0, [pc, #132]	; (801b9dc <D32_1CH_HTONS_VOL_HP+0x128>)
 801b958:	fb21 3e00 	smlad	lr, r1, r0, r3
 801b95c:	9b00      	ldr	r3, [sp, #0]
 801b95e:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 801b962:	4423      	add	r3, r4
 801b964:	eba3 0209 	sub.w	r2, r3, r9
 801b968:	46a1      	mov	r9, r4
 801b96a:	17d1      	asrs	r1, r2, #31
 801b96c:	fba2 230a 	umull	r2, r3, r2, sl
 801b970:	e9cd 2300 	strd	r2, r3, [sp]
 801b974:	fb0a 3301 	mla	r3, sl, r1, r3
 801b978:	9301      	str	r3, [sp, #4]
 801b97a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b97e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 801b982:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801b986:	f143 0300 	adc.w	r3, r3, #0
 801b98a:	0399      	lsls	r1, r3, #14
 801b98c:	005b      	lsls	r3, r3, #1
 801b98e:	9300      	str	r3, [sp, #0]
 801b990:	2300      	movs	r3, #0
 801b992:	fbc8 2301 	smlal	r2, r3, r8, r1
 801b996:	109b      	asrs	r3, r3, #2
 801b998:	f303 030f 	ssat	r3, #16, r3
 801b99c:	f827 3b02 	strh.w	r3, [r7], #2
 801b9a0:	9b03      	ldr	r3, [sp, #12]
 801b9a2:	429f      	cmp	r7, r3
 801b9a4:	d1a2      	bne.n	801b8ec <D32_1CH_HTONS_VOL_HP+0x38>
 801b9a6:	4673      	mov	r3, lr
 801b9a8:	f8dd 8000 	ldr.w	r8, [sp]
 801b9ac:	9a05      	ldr	r2, [sp, #20]
 801b9ae:	6093      	str	r3, [r2, #8]
 801b9b0:	2000      	movs	r0, #0
 801b9b2:	9b04      	ldr	r3, [sp, #16]
 801b9b4:	f8c2 c00c 	str.w	ip, [r2, #12]
 801b9b8:	61d5      	str	r5, [r2, #28]
 801b9ba:	6193      	str	r3, [r2, #24]
 801b9bc:	e9c2 8404 	strd	r8, r4, [r2, #16]
 801b9c0:	b007      	add	sp, #28
 801b9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9c6:	4674      	mov	r4, lr
 801b9c8:	e7f1      	b.n	801b9ae <D32_1CH_HTONS_VOL_HP+0xfa>
 801b9ca:	bf00      	nop
 801b9cc:	24000000 	.word	0x24000000
 801b9d0:	00060003 	.word	0x00060003
 801b9d4:	000a000c 	.word	0x000a000c
 801b9d8:	000c000a 	.word	0x000c000a
 801b9dc:	00030006 	.word	0x00030006

0801b9e0 <D48_1CH_HTONS_VOL_HP>:
 801b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9e4:	6b17      	ldr	r7, [r2, #48]	; 0x30
 801b9e6:	b087      	sub	sp, #28
 801b9e8:	6993      	ldr	r3, [r2, #24]
 801b9ea:	9701      	str	r7, [sp, #4]
 801b9ec:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 801b9ee:	6a17      	ldr	r7, [r2, #32]
 801b9f0:	9304      	str	r3, [sp, #16]
 801b9f2:	69d6      	ldr	r6, [r2, #28]
 801b9f4:	9702      	str	r7, [sp, #8]
 801b9f6:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 801b9fa:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 801b9fe:	2d00      	cmp	r5, #0
 801ba00:	f000 8093 	beq.w	801bb2a <D48_1CH_HTONS_VOL_HP+0x14a>
 801ba04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ba08:	f1a1 0b02 	sub.w	fp, r1, #2
 801ba0c:	46f2      	mov	sl, lr
 801ba0e:	4f48      	ldr	r7, [pc, #288]	; (801bb30 <D48_1CH_HTONS_VOL_HP+0x150>)
 801ba10:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 801ba14:	469e      	mov	lr, r3
 801ba16:	9205      	str	r2, [sp, #20]
 801ba18:	9103      	str	r1, [sp, #12]
 801ba1a:	e9d0 3200 	ldrd	r3, r2, [r0]
 801ba1e:	3006      	adds	r0, #6
 801ba20:	ba5b      	rev16	r3, r3
 801ba22:	fa92 f992 	rev16.w	r9, r2
 801ba26:	b2dd      	uxtb	r5, r3
 801ba28:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801ba2c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 801ba30:	0e1b      	lsrs	r3, r3, #24
 801ba32:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 801ba36:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 801ba3a:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 801ba3e:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 801ba42:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801ba46:	fa5f f289 	uxtb.w	r2, r9
 801ba4a:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 801ba4e:	f3c9 2907 	ubfx	r9, r9, #8, #8
 801ba52:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 801ba56:	f3c6 0809 	ubfx	r8, r6, #0, #10
 801ba5a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 801ba5e:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 801ba62:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801ba66:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 801ba6a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801ba6e:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 801ba72:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 801ba76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801ba7a:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 801ba7e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801ba82:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 801ba86:	f3c6 0309 	ubfx	r3, r6, #0, #10
 801ba8a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 801ba8e:	4b29      	ldr	r3, [pc, #164]	; (801bb34 <D48_1CH_HTONS_VOL_HP+0x154>)
 801ba90:	fb28 c103 	smlad	r1, r8, r3, ip
 801ba94:	4b28      	ldr	r3, [pc, #160]	; (801bb38 <D48_1CH_HTONS_VOL_HP+0x158>)
 801ba96:	fb25 1103 	smlad	r1, r5, r3, r1
 801ba9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801ba9e:	fb22 1903 	smlad	r9, r2, r3, r1
 801baa2:	4b26      	ldr	r3, [pc, #152]	; (801bb3c <D48_1CH_HTONS_VOL_HP+0x15c>)
 801baa4:	fb28 ec03 	smlad	ip, r8, r3, lr
 801baa8:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 801baac:	fb25 cc03 	smlad	ip, r5, r3, ip
 801bab0:	4b23      	ldr	r3, [pc, #140]	; (801bb40 <D48_1CH_HTONS_VOL_HP+0x160>)
 801bab2:	fb22 cc03 	smlad	ip, r2, r3, ip
 801bab6:	2101      	movs	r1, #1
 801bab8:	fb28 f801 	smuad	r8, r8, r1
 801babc:	4b21      	ldr	r3, [pc, #132]	; (801bb44 <D48_1CH_HTONS_VOL_HP+0x164>)
 801babe:	fb25 8503 	smlad	r5, r5, r3, r8
 801bac2:	4b21      	ldr	r3, [pc, #132]	; (801bb48 <D48_1CH_HTONS_VOL_HP+0x168>)
 801bac4:	fb22 5e03 	smlad	lr, r2, r3, r5
 801bac8:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 801bacc:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 801bad0:	190a      	adds	r2, r1, r4
 801bad2:	9c02      	ldr	r4, [sp, #8]
 801bad4:	eba2 020a 	sub.w	r2, r2, sl
 801bad8:	468a      	mov	sl, r1
 801bada:	ea4f 79e2 	mov.w	r9, r2, asr #31
 801bade:	fba2 2304 	umull	r2, r3, r2, r4
 801bae2:	fb04 3309 	mla	r3, r4, r9, r3
 801bae6:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 801baea:	f04f 0900 	mov.w	r9, #0
 801baee:	f143 0500 	adc.w	r5, r3, #0
 801baf2:	9b01      	ldr	r3, [sp, #4]
 801baf4:	032a      	lsls	r2, r5, #12
 801baf6:	006c      	lsls	r4, r5, #1
 801baf8:	fbc3 8902 	smlal	r8, r9, r3, r2
 801bafc:	ea4f 03a9 	mov.w	r3, r9, asr #2
 801bb00:	f303 030f 	ssat	r3, #16, r3
 801bb04:	f82b 3f02 	strh.w	r3, [fp, #2]!
 801bb08:	9b03      	ldr	r3, [sp, #12]
 801bb0a:	4283      	cmp	r3, r0
 801bb0c:	d185      	bne.n	801ba1a <D48_1CH_HTONS_VOL_HP+0x3a>
 801bb0e:	4673      	mov	r3, lr
 801bb10:	9a05      	ldr	r2, [sp, #20]
 801bb12:	6093      	str	r3, [r2, #8]
 801bb14:	2000      	movs	r0, #0
 801bb16:	9b04      	ldr	r3, [sp, #16]
 801bb18:	f8c2 c00c 	str.w	ip, [r2, #12]
 801bb1c:	61d6      	str	r6, [r2, #28]
 801bb1e:	6193      	str	r3, [r2, #24]
 801bb20:	e9c2 4104 	strd	r4, r1, [r2, #16]
 801bb24:	b007      	add	sp, #28
 801bb26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb2a:	4671      	mov	r1, lr
 801bb2c:	e7f1      	b.n	801bb12 <D48_1CH_HTONS_VOL_HP+0x132>
 801bb2e:	bf00      	nop
 801bb30:	24000000 	.word	0x24000000
 801bb34:	000f000a 	.word	0x000f000a
 801bb38:	00060003 	.word	0x00060003
 801bb3c:	00150019 	.word	0x00150019
 801bb40:	00190015 	.word	0x00190015
 801bb44:	00030006 	.word	0x00030006
 801bb48:	000a000f 	.word	0x000a000f

0801bb4c <D64_1CH_HTONS_VOL_HP>:
 801bb4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb50:	6b15      	ldr	r5, [r2, #48]	; 0x30
 801bb52:	b089      	sub	sp, #36	; 0x24
 801bb54:	6993      	ldr	r3, [r2, #24]
 801bb56:	4686      	mov	lr, r0
 801bb58:	9503      	str	r5, [sp, #12]
 801bb5a:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 801bb5c:	6a15      	ldr	r5, [r2, #32]
 801bb5e:	9306      	str	r3, [sp, #24]
 801bb60:	69d6      	ldr	r6, [r2, #28]
 801bb62:	9504      	str	r5, [sp, #16]
 801bb64:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 801bb68:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 801bb6c:	2800      	cmp	r0, #0
 801bb6e:	f000 80a4 	beq.w	801bcba <D64_1CH_HTONS_VOL_HP+0x16e>
 801bb72:	460f      	mov	r7, r1
 801bb74:	46f1      	mov	r9, lr
 801bb76:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 801bb7a:	4d56      	ldr	r5, [pc, #344]	; (801bcd4 <D64_1CH_HTONS_VOL_HP+0x188>)
 801bb7c:	46a2      	mov	sl, r4
 801bb7e:	469e      	mov	lr, r3
 801bb80:	9105      	str	r1, [sp, #20]
 801bb82:	9207      	str	r2, [sp, #28]
 801bb84:	f859 1b08 	ldr.w	r1, [r9], #8
 801bb88:	f859 3c04 	ldr.w	r3, [r9, #-4]
 801bb8c:	ba49      	rev16	r1, r1
 801bb8e:	fa93 fb93 	rev16.w	fp, r3
 801bb92:	b2cb      	uxtb	r3, r1
 801bb94:	f3c1 2207 	ubfx	r2, r1, #8, #8
 801bb98:	f3c1 4007 	ubfx	r0, r1, #16, #8
 801bb9c:	0e09      	lsrs	r1, r1, #24
 801bb9e:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 801bba2:	fa5f f38b 	uxtb.w	r3, fp
 801bba6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 801bbaa:	4426      	add	r6, r4
 801bbac:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 801bbb0:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 801bbb4:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 801bbb8:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 801bbbc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801bbc0:	f3cb 2307 	ubfx	r3, fp, #8, #8
 801bbc4:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 801bbc8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801bbcc:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801bbd0:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 801bbd4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801bbd8:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 801bbdc:	f3cb 4607 	ubfx	r6, fp, #16, #8
 801bbe0:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 801bbe4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801bbe8:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 801bbec:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 801bbf0:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 801bbf4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 801bbf8:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 801bbfc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801bc00:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 801bc04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801bc08:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 801bc0c:	f3c6 0409 	ubfx	r4, r6, #0, #10
 801bc10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bc14:	f3cb 0009 	ubfx	r0, fp, #0, #10
 801bc18:	ea4f 269b 	mov.w	r6, fp, lsr #10
 801bc1c:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 801bc20:	482d      	ldr	r0, [pc, #180]	; (801bcd8 <D64_1CH_HTONS_VOL_HP+0x18c>)
 801bc22:	fb22 cc00 	smlad	ip, r2, r0, ip
 801bc26:	482d      	ldr	r0, [pc, #180]	; (801bcdc <D64_1CH_HTONS_VOL_HP+0x190>)
 801bc28:	fb21 cc00 	smlad	ip, r1, r0, ip
 801bc2c:	482c      	ldr	r0, [pc, #176]	; (801bce0 <D64_1CH_HTONS_VOL_HP+0x194>)
 801bc2e:	fb23 cc00 	smlad	ip, r3, r0, ip
 801bc32:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 801bc36:	fb2b c404 	smlad	r4, fp, r4, ip
 801bc3a:	482a      	ldr	r0, [pc, #168]	; (801bce4 <D64_1CH_HTONS_VOL_HP+0x198>)
 801bc3c:	fb22 ec00 	smlad	ip, r2, r0, lr
 801bc40:	fb2b cc10 	smladx	ip, fp, r0, ip
 801bc44:	4828      	ldr	r0, [pc, #160]	; (801bce8 <D64_1CH_HTONS_VOL_HP+0x19c>)
 801bc46:	fb21 cc00 	smlad	ip, r1, r0, ip
 801bc4a:	fb23 cc10 	smladx	ip, r3, r0, ip
 801bc4e:	f04f 0e01 	mov.w	lr, #1
 801bc52:	fb22 f20e 	smuad	r2, r2, lr
 801bc56:	4825      	ldr	r0, [pc, #148]	; (801bcec <D64_1CH_HTONS_VOL_HP+0x1a0>)
 801bc58:	fb21 2100 	smlad	r1, r1, r0, r2
 801bc5c:	4a24      	ldr	r2, [pc, #144]	; (801bcf0 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 801bc5e:	fb23 1302 	smlad	r3, r3, r2, r1
 801bc62:	4a24      	ldr	r2, [pc, #144]	; (801bcf4 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 801bc64:	fb2b 3e02 	smlad	lr, fp, r2, r3
 801bc68:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 801bc6c:	eb04 0208 	add.w	r2, r4, r8
 801bc70:	eba2 020a 	sub.w	r2, r2, sl
 801bc74:	46a2      	mov	sl, r4
 801bc76:	4610      	mov	r0, r2
 801bc78:	17d1      	asrs	r1, r2, #31
 801bc7a:	e9cd 0100 	strd	r0, r1, [sp]
 801bc7e:	9904      	ldr	r1, [sp, #16]
 801bc80:	9801      	ldr	r0, [sp, #4]
 801bc82:	fba2 2301 	umull	r2, r3, r2, r1
 801bc86:	fb01 3300 	mla	r3, r1, r0, r3
 801bc8a:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 801bc8e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 801bc92:	f143 0100 	adc.w	r1, r3, #0
 801bc96:	9b03      	ldr	r3, [sp, #12]
 801bc98:	02ca      	lsls	r2, r1, #11
 801bc9a:	ea4f 0841 	mov.w	r8, r1, lsl #1
 801bc9e:	2100      	movs	r1, #0
 801bca0:	fbc3 0102 	smlal	r0, r1, r3, r2
 801bca4:	108b      	asrs	r3, r1, #2
 801bca6:	f303 030f 	ssat	r3, #16, r3
 801bcaa:	f827 3b02 	strh.w	r3, [r7], #2
 801bcae:	9b05      	ldr	r3, [sp, #20]
 801bcb0:	429f      	cmp	r7, r3
 801bcb2:	f47f af67 	bne.w	801bb84 <D64_1CH_HTONS_VOL_HP+0x38>
 801bcb6:	4673      	mov	r3, lr
 801bcb8:	9a07      	ldr	r2, [sp, #28]
 801bcba:	6093      	str	r3, [r2, #8]
 801bcbc:	2000      	movs	r0, #0
 801bcbe:	9b06      	ldr	r3, [sp, #24]
 801bcc0:	f8c2 c00c 	str.w	ip, [r2, #12]
 801bcc4:	61d6      	str	r6, [r2, #28]
 801bcc6:	6193      	str	r3, [r2, #24]
 801bcc8:	e9c2 8404 	strd	r8, r4, [r2, #16]
 801bccc:	b009      	add	sp, #36	; 0x24
 801bcce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bcd2:	bf00      	nop
 801bcd4:	24000000 	.word	0x24000000
 801bcd8:	001c0015 	.word	0x001c0015
 801bcdc:	000f000a 	.word	0x000f000a
 801bce0:	00060003 	.word	0x00060003
 801bce4:	0024002a 	.word	0x0024002a
 801bce8:	002e0030 	.word	0x002e0030
 801bcec:	00030006 	.word	0x00030006
 801bcf0:	000a000f 	.word	0x000a000f
 801bcf4:	0015001c 	.word	0x0015001c

0801bcf8 <D80_1CH_HTONS_VOL_HP>:
 801bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcfc:	6913      	ldr	r3, [r2, #16]
 801bcfe:	b089      	sub	sp, #36	; 0x24
 801bd00:	6b16      	ldr	r6, [r2, #48]	; 0x30
 801bd02:	9301      	str	r3, [sp, #4]
 801bd04:	9603      	str	r6, [sp, #12]
 801bd06:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 801bd08:	6a16      	ldr	r6, [r2, #32]
 801bd0a:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 801bd0e:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 801bd12:	9306      	str	r3, [sp, #24]
 801bd14:	9604      	str	r6, [sp, #16]
 801bd16:	69d3      	ldr	r3, [r2, #28]
 801bd18:	2c00      	cmp	r4, #0
 801bd1a:	f000 80ce 	beq.w	801beba <D80_1CH_HTONS_VOL_HP+0x1c2>
 801bd1e:	3902      	subs	r1, #2
 801bd20:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801bd24:	4e66      	ldr	r6, [pc, #408]	; (801bec0 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 801bd26:	469e      	mov	lr, r3
 801bd28:	9102      	str	r1, [sp, #8]
 801bd2a:	46aa      	mov	sl, r5
 801bd2c:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 801bd30:	9207      	str	r2, [sp, #28]
 801bd32:	9105      	str	r1, [sp, #20]
 801bd34:	6883      	ldr	r3, [r0, #8]
 801bd36:	e9d0 4200 	ldrd	r4, r2, [r0]
 801bd3a:	300a      	adds	r0, #10
 801bd3c:	ba64      	rev16	r4, r4
 801bd3e:	ba52      	rev16	r2, r2
 801bd40:	fa93 fb93 	rev16.w	fp, r3
 801bd44:	b2e5      	uxtb	r5, r4
 801bd46:	f3c4 2307 	ubfx	r3, r4, #8, #8
 801bd4a:	f3c4 4107 	ubfx	r1, r4, #16, #8
 801bd4e:	0e24      	lsrs	r4, r4, #24
 801bd50:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 801bd54:	b2d5      	uxtb	r5, r2
 801bd56:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 801bd5a:	44c6      	add	lr, r8
 801bd5c:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 801bd60:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 801bd64:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 801bd68:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 801bd6c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801bd70:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 801bd74:	f3c2 2107 	ubfx	r1, r2, #8, #8
 801bd78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801bd7c:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 801bd80:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 801bd84:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 801bd88:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 801bd8c:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 801bd90:	f3c2 4507 	ubfx	r5, r2, #16, #8
 801bd94:	0e12      	lsrs	r2, r2, #24
 801bd96:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 801bd9a:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 801bd9e:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 801bda2:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 801bda6:	fa5f fb8b 	uxtb.w	fp, fp
 801bdaa:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 801bdae:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801bdb2:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 801bdb6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801bdba:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 801bdbe:	f3c9 0909 	ubfx	r9, r9, #0, #10
 801bdc2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801bdc6:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 801bdca:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 801bdce:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801bdd2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801bdd6:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 801bdda:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 801bdde:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 801bde2:	f3ce 0109 	ubfx	r1, lr, #0, #10
 801bde6:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 801bdea:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 801bdee:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 801bdf2:	4934      	ldr	r1, [pc, #208]	; (801bec4 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 801bdf4:	fb23 cc01 	smlad	ip, r3, r1, ip
 801bdf8:	4933      	ldr	r1, [pc, #204]	; (801bec8 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 801bdfa:	fb24 cc01 	smlad	ip, r4, r1, ip
 801bdfe:	4933      	ldr	r1, [pc, #204]	; (801becc <D80_1CH_HTONS_VOL_HP+0x1d4>)
 801be00:	fb28 cc01 	smlad	ip, r8, r1, ip
 801be04:	4932      	ldr	r1, [pc, #200]	; (801bed0 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 801be06:	fb22 cc01 	smlad	ip, r2, r1, ip
 801be0a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801be0e:	fb2b c901 	smlad	r9, fp, r1, ip
 801be12:	4930      	ldr	r1, [pc, #192]	; (801bed4 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 801be14:	fb23 7701 	smlad	r7, r3, r1, r7
 801be18:	492f      	ldr	r1, [pc, #188]	; (801bed8 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 801be1a:	fb24 7701 	smlad	r7, r4, r1, r7
 801be1e:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 801be22:	fb28 7c0c 	smlad	ip, r8, ip, r7
 801be26:	492d      	ldr	r1, [pc, #180]	; (801bedc <D80_1CH_HTONS_VOL_HP+0x1e4>)
 801be28:	fb22 cc01 	smlad	ip, r2, r1, ip
 801be2c:	492c      	ldr	r1, [pc, #176]	; (801bee0 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 801be2e:	fb2b cc01 	smlad	ip, fp, r1, ip
 801be32:	2101      	movs	r1, #1
 801be34:	fb23 f301 	smuad	r3, r3, r1
 801be38:	492a      	ldr	r1, [pc, #168]	; (801bee4 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 801be3a:	fb24 3401 	smlad	r4, r4, r1, r3
 801be3e:	492a      	ldr	r1, [pc, #168]	; (801bee8 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 801be40:	fb28 4101 	smlad	r1, r8, r1, r4
 801be44:	4f29      	ldr	r7, [pc, #164]	; (801beec <D80_1CH_HTONS_VOL_HP+0x1f4>)
 801be46:	fb22 1207 	smlad	r2, r2, r7, r1
 801be4a:	4f29      	ldr	r7, [pc, #164]	; (801bef0 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 801be4c:	fb2b 2707 	smlad	r7, fp, r7, r2
 801be50:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 801be54:	9b01      	ldr	r3, [sp, #4]
 801be56:	9c04      	ldr	r4, [sp, #16]
 801be58:	440b      	add	r3, r1
 801be5a:	eba3 020a 	sub.w	r2, r3, sl
 801be5e:	468a      	mov	sl, r1
 801be60:	ea4f 79e2 	mov.w	r9, r2, asr #31
 801be64:	fba2 2304 	umull	r2, r3, r2, r4
 801be68:	fb04 3309 	mla	r3, r4, r9, r3
 801be6c:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 801be70:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801be74:	f143 0500 	adc.w	r5, r3, #0
 801be78:	006b      	lsls	r3, r5, #1
 801be7a:	02aa      	lsls	r2, r5, #10
 801be7c:	2500      	movs	r5, #0
 801be7e:	9301      	str	r3, [sp, #4]
 801be80:	9b03      	ldr	r3, [sp, #12]
 801be82:	fbc3 4502 	smlal	r4, r5, r3, r2
 801be86:	9a02      	ldr	r2, [sp, #8]
 801be88:	10ab      	asrs	r3, r5, #2
 801be8a:	f303 030f 	ssat	r3, #16, r3
 801be8e:	f822 3f02 	strh.w	r3, [r2, #2]!
 801be92:	9b05      	ldr	r3, [sp, #20]
 801be94:	9202      	str	r2, [sp, #8]
 801be96:	4298      	cmp	r0, r3
 801be98:	f47f af4c 	bne.w	801bd34 <D80_1CH_HTONS_VOL_HP+0x3c>
 801be9c:	4673      	mov	r3, lr
 801be9e:	9a07      	ldr	r2, [sp, #28]
 801bea0:	61d3      	str	r3, [r2, #28]
 801bea2:	2000      	movs	r0, #0
 801bea4:	9b01      	ldr	r3, [sp, #4]
 801bea6:	6097      	str	r7, [r2, #8]
 801bea8:	f8c2 c00c 	str.w	ip, [r2, #12]
 801beac:	e9c2 3104 	strd	r3, r1, [r2, #16]
 801beb0:	9b06      	ldr	r3, [sp, #24]
 801beb2:	6193      	str	r3, [r2, #24]
 801beb4:	b009      	add	sp, #36	; 0x24
 801beb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801beba:	4629      	mov	r1, r5
 801bebc:	e7f0      	b.n	801bea0 <D80_1CH_HTONS_VOL_HP+0x1a8>
 801bebe:	bf00      	nop
 801bec0:	24000000 	.word	0x24000000
 801bec4:	002d0024 	.word	0x002d0024
 801bec8:	001c0015 	.word	0x001c0015
 801becc:	000f000a 	.word	0x000f000a
 801bed0:	00060003 	.word	0x00060003
 801bed4:	0037003f 	.word	0x0037003f
 801bed8:	00450049 	.word	0x00450049
 801bedc:	00490045 	.word	0x00490045
 801bee0:	003f0037 	.word	0x003f0037
 801bee4:	00030006 	.word	0x00030006
 801bee8:	000a000f 	.word	0x000a000f
 801beec:	0015001c 	.word	0x0015001c
 801bef0:	0024002d 	.word	0x0024002d

0801bef4 <D128_1CH_HTONS_VOL_HP>:
 801bef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bef8:	6914      	ldr	r4, [r2, #16]
 801befa:	b08d      	sub	sp, #52	; 0x34
 801befc:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 801befe:	9404      	str	r4, [sp, #16]
 801bf00:	6954      	ldr	r4, [r2, #20]
 801bf02:	920b      	str	r2, [sp, #44]	; 0x2c
 801bf04:	9405      	str	r4, [sp, #20]
 801bf06:	6994      	ldr	r4, [r2, #24]
 801bf08:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 801bf0c:	940a      	str	r4, [sp, #40]	; 0x28
 801bf0e:	6894      	ldr	r4, [r2, #8]
 801bf10:	9403      	str	r4, [sp, #12]
 801bf12:	68d4      	ldr	r4, [r2, #12]
 801bf14:	9402      	str	r4, [sp, #8]
 801bf16:	6b14      	ldr	r4, [r2, #48]	; 0x30
 801bf18:	6a12      	ldr	r2, [r2, #32]
 801bf1a:	9407      	str	r4, [sp, #28]
 801bf1c:	9208      	str	r2, [sp, #32]
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	f000 812e 	beq.w	801c180 <D128_1CH_HTONS_VOL_HP+0x28c>
 801bf24:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801bf28:	f100 0b10 	add.w	fp, r0, #16
 801bf2c:	f8df 9290 	ldr.w	r9, [pc, #656]	; 801c1c0 <D128_1CH_HTONS_VOL_HP+0x2cc>
 801bf30:	9106      	str	r1, [sp, #24]
 801bf32:	9309      	str	r3, [sp, #36]	; 0x24
 801bf34:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 801bf38:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 801bf3c:	ba40      	rev16	r0, r0
 801bf3e:	ba52      	rev16	r2, r2
 801bf40:	ba5b      	rev16	r3, r3
 801bf42:	ba76      	rev16	r6, r6
 801bf44:	b2c5      	uxtb	r5, r0
 801bf46:	f3c0 2407 	ubfx	r4, r0, #8, #8
 801bf4a:	f3c0 4107 	ubfx	r1, r0, #16, #8
 801bf4e:	0e00      	lsrs	r0, r0, #24
 801bf50:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 801bf54:	b2d5      	uxtb	r5, r2
 801bf56:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 801bf5a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 801bf5e:	44bc      	add	ip, r7
 801bf60:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801bf64:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 801bf68:	f3c2 4007 	ubfx	r0, r2, #16, #8
 801bf6c:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 801bf70:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 801bf74:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 801bf78:	0e12      	lsrs	r2, r2, #24
 801bf7a:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 801bf7e:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 801bf82:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801bf86:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 801bf8a:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 801bf8e:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 801bf92:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801bf96:	b2da      	uxtb	r2, r3
 801bf98:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 801bf9c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801bfa0:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 801bfa4:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 801bfa8:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 801bfac:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 801bfb0:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 801bfb4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801bfb8:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 801bfbc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801bfc0:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 801bfc4:	f3c3 4107 	ubfx	r1, r3, #16, #8
 801bfc8:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 801bfcc:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801bfd0:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 801bfd4:	0e1b      	lsrs	r3, r3, #24
 801bfd6:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 801bfda:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801bfde:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 801bfe2:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 801bfe6:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 801bfea:	f3c2 0209 	ubfx	r2, r2, #0, #10
 801bfee:	b2f3      	uxtb	r3, r6
 801bff0:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 801bff4:	f3c8 0009 	ubfx	r0, r8, #0, #10
 801bff8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801bffc:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 801c000:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 801c004:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 801c008:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 801c00c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 801c010:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 801c014:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 801c018:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 801c01c:	0e36      	lsrs	r6, r6, #24
 801c01e:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 801c022:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801c026:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 801c02a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801c02e:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 801c032:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801c036:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 801c03a:	f3c2 0309 	ubfx	r3, r2, #0, #10
 801c03e:	9101      	str	r1, [sp, #4]
 801c040:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 801c044:	9b02      	ldr	r3, [sp, #8]
 801c046:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 801c04a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 801c04e:	4611      	mov	r1, r2
 801c050:	f3cc 0209 	ubfx	r2, ip, #0, #10
 801c054:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 801c058:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 801c05c:	4a49      	ldr	r2, [pc, #292]	; (801c184 <D128_1CH_HTONS_VOL_HP+0x290>)
 801c05e:	fb2e 3202 	smlad	r2, lr, r2, r3
 801c062:	4b49      	ldr	r3, [pc, #292]	; (801c188 <D128_1CH_HTONS_VOL_HP+0x294>)
 801c064:	fb27 2203 	smlad	r2, r7, r3, r2
 801c068:	4b48      	ldr	r3, [pc, #288]	; (801c18c <D128_1CH_HTONS_VOL_HP+0x298>)
 801c06a:	fb25 2203 	smlad	r2, r5, r3, r2
 801c06e:	4b48      	ldr	r3, [pc, #288]	; (801c190 <D128_1CH_HTONS_VOL_HP+0x29c>)
 801c070:	fb24 2203 	smlad	r2, r4, r3, r2
 801c074:	4b47      	ldr	r3, [pc, #284]	; (801c194 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 801c076:	fb20 2803 	smlad	r8, r0, r3, r2
 801c07a:	4b47      	ldr	r3, [pc, #284]	; (801c198 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 801c07c:	9a01      	ldr	r2, [sp, #4]
 801c07e:	fb22 8203 	smlad	r2, r2, r3, r8
 801c082:	4b46      	ldr	r3, [pc, #280]	; (801c19c <D128_1CH_HTONS_VOL_HP+0x2a8>)
 801c084:	9102      	str	r1, [sp, #8]
 801c086:	fb21 2203 	smlad	r2, r1, r3, r2
 801c08a:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 801c08e:	fb26 2308 	smlad	r3, r6, r8, r2
 801c092:	4619      	mov	r1, r3
 801c094:	9a03      	ldr	r2, [sp, #12]
 801c096:	4b42      	ldr	r3, [pc, #264]	; (801c1a0 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 801c098:	fb2e 2803 	smlad	r8, lr, r3, r2
 801c09c:	4b41      	ldr	r3, [pc, #260]	; (801c1a4 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 801c09e:	fb27 8a03 	smlad	sl, r7, r3, r8
 801c0a2:	f8df 8120 	ldr.w	r8, [pc, #288]	; 801c1c4 <D128_1CH_HTONS_VOL_HP+0x2d0>
 801c0a6:	fb25 a808 	smlad	r8, r5, r8, sl
 801c0aa:	f8df a11c 	ldr.w	sl, [pc, #284]	; 801c1c8 <D128_1CH_HTONS_VOL_HP+0x2d4>
 801c0ae:	fb24 880a 	smlad	r8, r4, sl, r8
 801c0b2:	f8df a118 	ldr.w	sl, [pc, #280]	; 801c1cc <D128_1CH_HTONS_VOL_HP+0x2d8>
 801c0b6:	fb20 8a0a 	smlad	sl, r0, sl, r8
 801c0ba:	f8df 8114 	ldr.w	r8, [pc, #276]	; 801c1d0 <D128_1CH_HTONS_VOL_HP+0x2dc>
 801c0be:	9b01      	ldr	r3, [sp, #4]
 801c0c0:	fb23 aa08 	smlad	sl, r3, r8, sl
 801c0c4:	f8df 810c 	ldr.w	r8, [pc, #268]	; 801c1d4 <D128_1CH_HTONS_VOL_HP+0x2e0>
 801c0c8:	9a02      	ldr	r2, [sp, #8]
 801c0ca:	fb22 a808 	smlad	r8, r2, r8, sl
 801c0ce:	f8df a108 	ldr.w	sl, [pc, #264]	; 801c1d8 <D128_1CH_HTONS_VOL_HP+0x2e4>
 801c0d2:	fb26 830a 	smlad	r3, r6, sl, r8
 801c0d6:	f04f 0801 	mov.w	r8, #1
 801c0da:	9302      	str	r3, [sp, #8]
 801c0dc:	fb2e fe08 	smuad	lr, lr, r8
 801c0e0:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 801c1dc <D128_1CH_HTONS_VOL_HP+0x2e8>
 801c0e4:	fb27 ee08 	smlad	lr, r7, r8, lr
 801c0e8:	4f2f      	ldr	r7, [pc, #188]	; (801c1a8 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 801c0ea:	fb25 ee07 	smlad	lr, r5, r7, lr
 801c0ee:	4f2f      	ldr	r7, [pc, #188]	; (801c1ac <D128_1CH_HTONS_VOL_HP+0x2b8>)
 801c0f0:	fb24 ee07 	smlad	lr, r4, r7, lr
 801c0f4:	4f2e      	ldr	r7, [pc, #184]	; (801c1b0 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 801c0f6:	fb20 ee07 	smlad	lr, r0, r7, lr
 801c0fa:	4f2e      	ldr	r7, [pc, #184]	; (801c1b4 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 801c0fc:	9b01      	ldr	r3, [sp, #4]
 801c0fe:	fb23 ee07 	smlad	lr, r3, r7, lr
 801c102:	4f2d      	ldr	r7, [pc, #180]	; (801c1b8 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 801c104:	fb22 e707 	smlad	r7, r2, r7, lr
 801c108:	4b2c      	ldr	r3, [pc, #176]	; (801c1bc <D128_1CH_HTONS_VOL_HP+0x2c8>)
 801c10a:	fb26 7303 	smlad	r3, r6, r3, r7
 801c10e:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 801c112:	9303      	str	r3, [sp, #12]
 801c114:	9b04      	ldr	r3, [sp, #16]
 801c116:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 801c11a:	9f08      	ldr	r7, [sp, #32]
 801c11c:	2100      	movs	r1, #0
 801c11e:	4433      	add	r3, r6
 801c120:	f10b 0b10 	add.w	fp, fp, #16
 801c124:	461a      	mov	r2, r3
 801c126:	9b05      	ldr	r3, [sp, #20]
 801c128:	9605      	str	r6, [sp, #20]
 801c12a:	1ad2      	subs	r2, r2, r3
 801c12c:	17d5      	asrs	r5, r2, #31
 801c12e:	fba2 2307 	umull	r2, r3, r2, r7
 801c132:	1814      	adds	r4, r2, r0
 801c134:	fb07 3305 	mla	r3, r7, r5, r3
 801c138:	eb43 0501 	adc.w	r5, r3, r1
 801c13c:	006b      	lsls	r3, r5, #1
 801c13e:	022a      	lsls	r2, r5, #8
 801c140:	9304      	str	r3, [sp, #16]
 801c142:	9b07      	ldr	r3, [sp, #28]
 801c144:	fbc3 0102 	smlal	r0, r1, r3, r2
 801c148:	9a06      	ldr	r2, [sp, #24]
 801c14a:	108b      	asrs	r3, r1, #2
 801c14c:	f303 030f 	ssat	r3, #16, r3
 801c150:	f822 3b02 	strh.w	r3, [r2], #2
 801c154:	4613      	mov	r3, r2
 801c156:	9206      	str	r2, [sp, #24]
 801c158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c15a:	4293      	cmp	r3, r2
 801c15c:	f47f aeea 	bne.w	801bf34 <D128_1CH_HTONS_VOL_HP+0x40>
 801c160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c162:	2000      	movs	r0, #0
 801c164:	9903      	ldr	r1, [sp, #12]
 801c166:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c168:	6099      	str	r1, [r3, #8]
 801c16a:	9902      	ldr	r1, [sp, #8]
 801c16c:	f8c3 c01c 	str.w	ip, [r3, #28]
 801c170:	60d9      	str	r1, [r3, #12]
 801c172:	9904      	ldr	r1, [sp, #16]
 801c174:	619a      	str	r2, [r3, #24]
 801c176:	e9c3 1604 	strd	r1, r6, [r3, #16]
 801c17a:	b00d      	add	sp, #52	; 0x34
 801c17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c180:	9e05      	ldr	r6, [sp, #20]
 801c182:	e7ed      	b.n	801c160 <D128_1CH_HTONS_VOL_HP+0x26c>
 801c184:	00780069 	.word	0x00780069
 801c188:	005b004e 	.word	0x005b004e
 801c18c:	00420037 	.word	0x00420037
 801c190:	002d0024 	.word	0x002d0024
 801c194:	001c0015 	.word	0x001c0015
 801c198:	000f000a 	.word	0x000f000a
 801c19c:	00060003 	.word	0x00060003
 801c1a0:	00880096 	.word	0x00880096
 801c1a4:	00a200ac 	.word	0x00a200ac
 801c1a8:	000a000f 	.word	0x000a000f
 801c1ac:	0015001c 	.word	0x0015001c
 801c1b0:	0024002d 	.word	0x0024002d
 801c1b4:	00370042 	.word	0x00370042
 801c1b8:	004e005b 	.word	0x004e005b
 801c1bc:	00690078 	.word	0x00690078
 801c1c0:	24000000 	.word	0x24000000
 801c1c4:	00b400ba 	.word	0x00b400ba
 801c1c8:	00be00c0 	.word	0x00be00c0
 801c1cc:	00c000be 	.word	0x00c000be
 801c1d0:	00ba00b4 	.word	0x00ba00b4
 801c1d4:	00ac00a2 	.word	0x00ac00a2
 801c1d8:	00960088 	.word	0x00960088
 801c1dc:	00030006 	.word	0x00030006

0801c1e0 <PDM_Filter_Init>:
 801c1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c1e2:	2240      	movs	r2, #64	; 0x40
 801c1e4:	2100      	movs	r1, #0
 801c1e6:	4604      	mov	r4, r0
 801c1e8:	300c      	adds	r0, #12
 801c1ea:	f000 fa25 	bl	801c638 <memset>
 801c1ee:	4a56      	ldr	r2, [pc, #344]	; (801c348 <PDM_Filter_Init+0x168>)
 801c1f0:	4856      	ldr	r0, [pc, #344]	; (801c34c <PDM_Filter_Init+0x16c>)
 801c1f2:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 801c1f6:	6813      	ldr	r3, [r2, #0]
 801c1f8:	f24c 2540 	movw	r5, #49728	; 0xc240
 801c1fc:	f023 0301 	bic.w	r3, r3, #1
 801c200:	6013      	str	r3, [r2, #0]
 801c202:	6803      	ldr	r3, [r0, #0]
 801c204:	400b      	ands	r3, r1
 801c206:	42ab      	cmp	r3, r5
 801c208:	d040      	beq.n	801c28c <PDM_Filter_Init+0xac>
 801c20a:	6803      	ldr	r3, [r0, #0]
 801c20c:	f24c 2270 	movw	r2, #49776	; 0xc270
 801c210:	4019      	ands	r1, r3
 801c212:	4291      	cmp	r1, r2
 801c214:	d03a      	beq.n	801c28c <PDM_Filter_Init+0xac>
 801c216:	4b4e      	ldr	r3, [pc, #312]	; (801c350 <PDM_Filter_Init+0x170>)
 801c218:	2101      	movs	r1, #1
 801c21a:	461a      	mov	r2, r3
 801c21c:	6019      	str	r1, [r3, #0]
 801c21e:	6813      	ldr	r3, [r2, #0]
 801c220:	2b00      	cmp	r3, #0
 801c222:	d1fc      	bne.n	801c21e <PDM_Filter_Init+0x3e>
 801c224:	4b4b      	ldr	r3, [pc, #300]	; (801c354 <PDM_Filter_Init+0x174>)
 801c226:	494c      	ldr	r1, [pc, #304]	; (801c358 <PDM_Filter_Init+0x178>)
 801c228:	4a4c      	ldr	r2, [pc, #304]	; (801c35c <PDM_Filter_Init+0x17c>)
 801c22a:	6019      	str	r1, [r3, #0]
 801c22c:	681b      	ldr	r3, [r3, #0]
 801c22e:	8820      	ldrh	r0, [r4, #0]
 801c230:	4293      	cmp	r3, r2
 801c232:	8961      	ldrh	r1, [r4, #10]
 801c234:	f04f 0300 	mov.w	r3, #0
 801c238:	8922      	ldrh	r2, [r4, #8]
 801c23a:	bf14      	ite	ne
 801c23c:	2500      	movne	r5, #0
 801c23e:	4d47      	ldreq	r5, [pc, #284]	; (801c35c <PDM_Filter_Init+0x17c>)
 801c240:	2801      	cmp	r0, #1
 801c242:	61a3      	str	r3, [r4, #24]
 801c244:	6465      	str	r5, [r4, #68]	; 0x44
 801c246:	60e3      	str	r3, [r4, #12]
 801c248:	6263      	str	r3, [r4, #36]	; 0x24
 801c24a:	6423      	str	r3, [r4, #64]	; 0x40
 801c24c:	86a1      	strh	r1, [r4, #52]	; 0x34
 801c24e:	86e2      	strh	r2, [r4, #54]	; 0x36
 801c250:	e9c4 3304 	strd	r3, r3, [r4, #16]
 801c254:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801c258:	d936      	bls.n	801c2c8 <PDM_Filter_Init+0xe8>
 801c25a:	2003      	movs	r0, #3
 801c25c:	2302      	movs	r3, #2
 801c25e:	8862      	ldrh	r2, [r4, #2]
 801c260:	2a01      	cmp	r2, #1
 801c262:	d92e      	bls.n	801c2c2 <PDM_Filter_Init+0xe2>
 801c264:	2140      	movs	r1, #64	; 0x40
 801c266:	2300      	movs	r3, #0
 801c268:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801c26a:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 801c26e:	d101      	bne.n	801c274 <PDM_Filter_Init+0x94>
 801c270:	460b      	mov	r3, r1
 801c272:	6421      	str	r1, [r4, #64]	; 0x40
 801c274:	6862      	ldr	r2, [r4, #4]
 801c276:	b11a      	cbz	r2, 801c280 <PDM_Filter_Init+0xa0>
 801c278:	f043 0310 	orr.w	r3, r3, #16
 801c27c:	62e2      	str	r2, [r4, #44]	; 0x2c
 801c27e:	6423      	str	r3, [r4, #64]	; 0x40
 801c280:	2200      	movs	r2, #0
 801c282:	8722      	strh	r2, [r4, #56]	; 0x38
 801c284:	b908      	cbnz	r0, 801c28a <PDM_Filter_Init+0xaa>
 801c286:	3380      	adds	r3, #128	; 0x80
 801c288:	6423      	str	r3, [r4, #64]	; 0x40
 801c28a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c28c:	4b34      	ldr	r3, [pc, #208]	; (801c360 <PDM_Filter_Init+0x180>)
 801c28e:	681b      	ldr	r3, [r3, #0]
 801c290:	2b00      	cmp	r3, #0
 801c292:	d1c0      	bne.n	801c216 <PDM_Filter_Init+0x36>
 801c294:	4a33      	ldr	r2, [pc, #204]	; (801c364 <PDM_Filter_Init+0x184>)
 801c296:	6813      	ldr	r3, [r2, #0]
 801c298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801c29c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 801c2a0:	d006      	beq.n	801c2b0 <PDM_Filter_Init+0xd0>
 801c2a2:	6813      	ldr	r3, [r2, #0]
 801c2a4:	f240 4283 	movw	r2, #1155	; 0x483
 801c2a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801c2ac:	4293      	cmp	r3, r2
 801c2ae:	d1b2      	bne.n	801c216 <PDM_Filter_Init+0x36>
 801c2b0:	4b2d      	ldr	r3, [pc, #180]	; (801c368 <PDM_Filter_Init+0x188>)
 801c2b2:	2101      	movs	r1, #1
 801c2b4:	461a      	mov	r2, r3
 801c2b6:	6019      	str	r1, [r3, #0]
 801c2b8:	6813      	ldr	r3, [r2, #0]
 801c2ba:	2b00      	cmp	r3, #0
 801c2bc:	d1fc      	bne.n	801c2b8 <PDM_Filter_Init+0xd8>
 801c2be:	4b2b      	ldr	r3, [pc, #172]	; (801c36c <PDM_Filter_Init+0x18c>)
 801c2c0:	e7b1      	b.n	801c226 <PDM_Filter_Init+0x46>
 801c2c2:	d03a      	beq.n	801c33a <PDM_Filter_Init+0x15a>
 801c2c4:	4618      	mov	r0, r3
 801c2c6:	e7cd      	b.n	801c264 <PDM_Filter_Init+0x84>
 801c2c8:	4d29      	ldr	r5, [pc, #164]	; (801c370 <PDM_Filter_Init+0x190>)
 801c2ca:	782a      	ldrb	r2, [r5, #0]
 801c2cc:	d01b      	beq.n	801c306 <PDM_Filter_Init+0x126>
 801c2ce:	2a01      	cmp	r2, #1
 801c2d0:	d001      	beq.n	801c2d6 <PDM_Filter_Init+0xf6>
 801c2d2:	2001      	movs	r0, #1
 801c2d4:	e7c3      	b.n	801c25e <PDM_Filter_Init+0x7e>
 801c2d6:	4927      	ldr	r1, [pc, #156]	; (801c374 <PDM_Filter_Init+0x194>)
 801c2d8:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 801c37c <PDM_Filter_Init+0x19c>
 801c2dc:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 801c2e0:	4e25      	ldr	r6, [pc, #148]	; (801c378 <PDM_Filter_Init+0x198>)
 801c2e2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801c2e6:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 801c2ea:	ea02 0006 	and.w	r0, r2, r6
 801c2ee:	f3c2 5209 	ubfx	r2, r2, #20, #10
 801c2f2:	428f      	cmp	r7, r1
 801c2f4:	ea43 0300 	orr.w	r3, r3, r0
 801c2f8:	4413      	add	r3, r2
 801c2fa:	600b      	str	r3, [r1, #0]
 801c2fc:	d1f1      	bne.n	801c2e2 <PDM_Filter_Init+0x102>
 801c2fe:	2300      	movs	r3, #0
 801c300:	2001      	movs	r0, #1
 801c302:	702b      	strb	r3, [r5, #0]
 801c304:	e7ab      	b.n	801c25e <PDM_Filter_Init+0x7e>
 801c306:	2a00      	cmp	r2, #0
 801c308:	d1a9      	bne.n	801c25e <PDM_Filter_Init+0x7e>
 801c30a:	491a      	ldr	r1, [pc, #104]	; (801c374 <PDM_Filter_Init+0x194>)
 801c30c:	f8df c06c 	ldr.w	ip, [pc, #108]	; 801c37c <PDM_Filter_Init+0x19c>
 801c310:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 801c314:	4e18      	ldr	r6, [pc, #96]	; (801c378 <PDM_Filter_Init+0x198>)
 801c316:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801c31a:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 801c31e:	ea02 0006 	and.w	r0, r2, r6
 801c322:	f3c2 5209 	ubfx	r2, r2, #20, #10
 801c326:	428f      	cmp	r7, r1
 801c328:	ea43 0300 	orr.w	r3, r3, r0
 801c32c:	4413      	add	r3, r2
 801c32e:	600b      	str	r3, [r1, #0]
 801c330:	d1f1      	bne.n	801c316 <PDM_Filter_Init+0x136>
 801c332:	2001      	movs	r0, #1
 801c334:	2300      	movs	r3, #0
 801c336:	7028      	strb	r0, [r5, #0]
 801c338:	e791      	b.n	801c25e <PDM_Filter_Init+0x7e>
 801c33a:	2220      	movs	r2, #32
 801c33c:	4618      	mov	r0, r3
 801c33e:	2160      	movs	r1, #96	; 0x60
 801c340:	6422      	str	r2, [r4, #64]	; 0x40
 801c342:	4613      	mov	r3, r2
 801c344:	e790      	b.n	801c268 <PDM_Filter_Init+0x88>
 801c346:	bf00      	nop
 801c348:	e0002000 	.word	0xe0002000
 801c34c:	e000ed00 	.word	0xe000ed00
 801c350:	40023008 	.word	0x40023008
 801c354:	40023000 	.word	0x40023000
 801c358:	f407a5c2 	.word	0xf407a5c2
 801c35c:	b5e8b5cd 	.word	0xb5e8b5cd
 801c360:	e0042000 	.word	0xe0042000
 801c364:	5c001000 	.word	0x5c001000
 801c368:	58024c08 	.word	0x58024c08
 801c36c:	58024c00 	.word	0x58024c00
 801c370:	24003a2c 	.word	0x24003a2c
 801c374:	23fffffc 	.word	0x23fffffc
 801c378:	000ffc00 	.word	0x000ffc00
 801c37c:	3ff00000 	.word	0x3ff00000

0801c380 <PDM_Filter_setConfig>:
 801c380:	4b67      	ldr	r3, [pc, #412]	; (801c520 <PDM_Filter_setConfig+0x1a0>)
 801c382:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c384:	429a      	cmp	r2, r3
 801c386:	d128      	bne.n	801c3da <PDM_Filter_setConfig+0x5a>
 801c388:	6c02      	ldr	r2, [r0, #64]	; 0x40
 801c38a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c38c:	880e      	ldrh	r6, [r1, #0]
 801c38e:	460d      	mov	r5, r1
 801c390:	4604      	mov	r4, r0
 801c392:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 801c396:	1e73      	subs	r3, r6, #1
 801c398:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 801c39c:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 801c3a0:	2b06      	cmp	r3, #6
 801c3a2:	ed2d 8b02 	vpush	{d8}
 801c3a6:	6421      	str	r1, [r4, #64]	; 0x40
 801c3a8:	b083      	sub	sp, #12
 801c3aa:	d820      	bhi.n	801c3ee <PDM_Filter_setConfig+0x6e>
 801c3ac:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 801c3ae:	42b3      	cmp	r3, r6
 801c3b0:	d03d      	beq.n	801c42e <PDM_Filter_setConfig+0xae>
 801c3b2:	4b5c      	ldr	r3, [pc, #368]	; (801c524 <PDM_Filter_setConfig+0x1a4>)
 801c3b4:	4013      	ands	r3, r2
 801c3b6:	4333      	orrs	r3, r6
 801c3b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 801c3bc:	6423      	str	r3, [r4, #64]	; 0x40
 801c3be:	f003 030f 	and.w	r3, r3, #15
 801c3c2:	2a70      	cmp	r2, #112	; 0x70
 801c3c4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801c3c8:	d009      	beq.n	801c3de <PDM_Filter_setConfig+0x5e>
 801c3ca:	2b06      	cmp	r3, #6
 801c3cc:	d824      	bhi.n	801c418 <PDM_Filter_setConfig+0x98>
 801c3ce:	e8df f003 	tbb	[pc, r3]
 801c3d2:	878a      	.short	0x878a
 801c3d4:	7b7e8184 	.word	0x7b7e8184
 801c3d8:	78          	.byte	0x78
 801c3d9:	00          	.byte	0x00
 801c3da:	2004      	movs	r0, #4
 801c3dc:	4770      	bx	lr
 801c3de:	2b06      	cmp	r3, #6
 801c3e0:	d81a      	bhi.n	801c418 <PDM_Filter_setConfig+0x98>
 801c3e2:	e8df f003 	tbb	[pc, r3]
 801c3e6:	8f92      	.short	0x8f92
 801c3e8:	8617898c 	.word	0x8617898c
 801c3ec:	83          	.byte	0x83
 801c3ed:	00          	.byte	0x00
 801c3ee:	4287      	cmp	r7, r0
 801c3f0:	f000 808e 	beq.w	801c510 <PDM_Filter_setConfig+0x190>
 801c3f4:	f117 0f0c 	cmn.w	r7, #12
 801c3f8:	f04f 0008 	mov.w	r0, #8
 801c3fc:	da11      	bge.n	801c422 <PDM_Filter_setConfig+0xa2>
 801c3fe:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 801c402:	3040      	adds	r0, #64	; 0x40
 801c404:	80ab      	strh	r3, [r5, #4]
 801c406:	886b      	ldrh	r3, [r5, #2]
 801c408:	8626      	strh	r6, [r4, #48]	; 0x30
 801c40a:	8663      	strh	r3, [r4, #50]	; 0x32
 801c40c:	b003      	add	sp, #12
 801c40e:	ecbd 8b02 	vpop	{d8}
 801c412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c414:	4b44      	ldr	r3, [pc, #272]	; (801c528 <PDM_Filter_setConfig+0x1a8>)
 801c416:	64a3      	str	r3, [r4, #72]	; 0x48
 801c418:	f117 0f0c 	cmn.w	r7, #12
 801c41c:	f04f 0000 	mov.w	r0, #0
 801c420:	dbed      	blt.n	801c3fe <PDM_Filter_setConfig+0x7e>
 801c422:	2f33      	cmp	r7, #51	; 0x33
 801c424:	dd10      	ble.n	801c448 <PDM_Filter_setConfig+0xc8>
 801c426:	2333      	movs	r3, #51	; 0x33
 801c428:	3040      	adds	r0, #64	; 0x40
 801c42a:	80ab      	strh	r3, [r5, #4]
 801c42c:	e7eb      	b.n	801c406 <PDM_Filter_setConfig+0x86>
 801c42e:	4287      	cmp	r7, r0
 801c430:	d1f2      	bne.n	801c418 <PDM_Filter_setConfig+0x98>
 801c432:	886b      	ldrh	r3, [r5, #2]
 801c434:	8663      	strh	r3, [r4, #50]	; 0x32
 801c436:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c438:	2000      	movs	r0, #0
 801c43a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801c43e:	6423      	str	r3, [r4, #64]	; 0x40
 801c440:	b003      	add	sp, #12
 801c442:	ecbd 8b02 	vpop	{d8}
 801c446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c448:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801c44a:	f003 030f 	and.w	r3, r3, #15
 801c44e:	3b01      	subs	r3, #1
 801c450:	2b06      	cmp	r3, #6
 801c452:	d831      	bhi.n	801c4b8 <PDM_Filter_setConfig+0x138>
 801c454:	4a35      	ldr	r2, [pc, #212]	; (801c52c <PDM_Filter_setConfig+0x1ac>)
 801c456:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 801c45a:	eddf 0a35 	vldr	s1, [pc, #212]	; 801c530 <PDM_Filter_setConfig+0x1b0>
 801c45e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c462:	9001      	str	r0, [sp, #4]
 801c464:	edd3 7a07 	vldr	s15, [r3, #28]
 801c468:	ed93 8a00 	vldr	s16, [r3]
 801c46c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801c470:	f004 fc82 	bl	8020d78 <powf>
 801c474:	eef0 8a40 	vmov.f32	s17, s0
 801c478:	9801      	ldr	r0, [sp, #4]
 801c47a:	ee07 7a90 	vmov	s15, r7
 801c47e:	ee28 8a28 	vmul.f32	s16, s16, s17
 801c482:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 801c486:	9001      	str	r0, [sp, #4]
 801c488:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 801c48c:	eddf 7a29 	vldr	s15, [pc, #164]	; 801c534 <PDM_Filter_setConfig+0x1b4>
 801c490:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801c494:	f004 fc70 	bl	8020d78 <powf>
 801c498:	ee28 8a00 	vmul.f32	s16, s16, s0
 801c49c:	886b      	ldrh	r3, [r5, #2]
 801c49e:	9801      	ldr	r0, [sp, #4]
 801c4a0:	feb8 8a48 	vrinta.f32	s16, s16
 801c4a4:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 801c4a8:	8727      	strh	r7, [r4, #56]	; 0x38
 801c4aa:	8663      	strh	r3, [r4, #50]	; 0x32
 801c4ac:	8626      	strh	r6, [r4, #48]	; 0x30
 801c4ae:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 801c4b2:	2800      	cmp	r0, #0
 801c4b4:	d0bf      	beq.n	801c436 <PDM_Filter_setConfig+0xb6>
 801c4b6:	e7a9      	b.n	801c40c <PDM_Filter_setConfig+0x8c>
 801c4b8:	eddf 8a1f 	vldr	s17, [pc, #124]	; 801c538 <PDM_Filter_setConfig+0x1b8>
 801c4bc:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 801c53c <PDM_Filter_setConfig+0x1bc>
 801c4c0:	e7db      	b.n	801c47a <PDM_Filter_setConfig+0xfa>
 801c4c2:	4b1f      	ldr	r3, [pc, #124]	; (801c540 <PDM_Filter_setConfig+0x1c0>)
 801c4c4:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4c6:	e7a7      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4c8:	4b1e      	ldr	r3, [pc, #120]	; (801c544 <PDM_Filter_setConfig+0x1c4>)
 801c4ca:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4cc:	e7a4      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4ce:	4b1e      	ldr	r3, [pc, #120]	; (801c548 <PDM_Filter_setConfig+0x1c8>)
 801c4d0:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4d2:	e7a1      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4d4:	4b1d      	ldr	r3, [pc, #116]	; (801c54c <PDM_Filter_setConfig+0x1cc>)
 801c4d6:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4d8:	e79e      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4da:	4b1d      	ldr	r3, [pc, #116]	; (801c550 <PDM_Filter_setConfig+0x1d0>)
 801c4dc:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4de:	e79b      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4e0:	4b1c      	ldr	r3, [pc, #112]	; (801c554 <PDM_Filter_setConfig+0x1d4>)
 801c4e2:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4e4:	e798      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4e6:	4b1c      	ldr	r3, [pc, #112]	; (801c558 <PDM_Filter_setConfig+0x1d8>)
 801c4e8:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4ea:	e795      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4ec:	4b1b      	ldr	r3, [pc, #108]	; (801c55c <PDM_Filter_setConfig+0x1dc>)
 801c4ee:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4f0:	e792      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4f2:	4b1b      	ldr	r3, [pc, #108]	; (801c560 <PDM_Filter_setConfig+0x1e0>)
 801c4f4:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4f6:	e78f      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4f8:	4b1a      	ldr	r3, [pc, #104]	; (801c564 <PDM_Filter_setConfig+0x1e4>)
 801c4fa:	64a3      	str	r3, [r4, #72]	; 0x48
 801c4fc:	e78c      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c4fe:	4b1a      	ldr	r3, [pc, #104]	; (801c568 <PDM_Filter_setConfig+0x1e8>)
 801c500:	64a3      	str	r3, [r4, #72]	; 0x48
 801c502:	e789      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c504:	4b19      	ldr	r3, [pc, #100]	; (801c56c <PDM_Filter_setConfig+0x1ec>)
 801c506:	64a3      	str	r3, [r4, #72]	; 0x48
 801c508:	e786      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c50a:	4b19      	ldr	r3, [pc, #100]	; (801c570 <PDM_Filter_setConfig+0x1f0>)
 801c50c:	64a3      	str	r3, [r4, #72]	; 0x48
 801c50e:	e783      	b.n	801c418 <PDM_Filter_setConfig+0x98>
 801c510:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 801c512:	42b3      	cmp	r3, r6
 801c514:	f47f af6e 	bne.w	801c3f4 <PDM_Filter_setConfig+0x74>
 801c518:	886b      	ldrh	r3, [r5, #2]
 801c51a:	2008      	movs	r0, #8
 801c51c:	8663      	strh	r3, [r4, #50]	; 0x32
 801c51e:	e775      	b.n	801c40c <PDM_Filter_setConfig+0x8c>
 801c520:	b5e8b5cd 	.word	0xb5e8b5cd
 801c524:	fffffef0 	.word	0xfffffef0
 801c528:	0801b699 	.word	0x0801b699
 801c52c:	08023d8c 	.word	0x08023d8c
 801c530:	42000000 	.word	0x42000000
 801c534:	3d4ccccd 	.word	0x3d4ccccd
 801c538:	4f800000 	.word	0x4f800000
 801c53c:	00000000 	.word	0x00000000
 801c540:	0801aaa5 	.word	0x0801aaa5
 801c544:	0801a92d 	.word	0x0801a92d
 801c548:	0801a81d 	.word	0x0801a81d
 801c54c:	0801b2e1 	.word	0x0801b2e1
 801c550:	0801b049 	.word	0x0801b049
 801c554:	0801ae11 	.word	0x0801ae11
 801c558:	0801ac2d 	.word	0x0801ac2d
 801c55c:	0801b8b5 	.word	0x0801b8b5
 801c560:	0801b779 	.word	0x0801b779
 801c564:	0801bef5 	.word	0x0801bef5
 801c568:	0801bcf9 	.word	0x0801bcf9
 801c56c:	0801bb4d 	.word	0x0801bb4d
 801c570:	0801b9e1 	.word	0x0801b9e1

0801c574 <__libc_init_array>:
 801c574:	b570      	push	{r4, r5, r6, lr}
 801c576:	4d0d      	ldr	r5, [pc, #52]	; (801c5ac <__libc_init_array+0x38>)
 801c578:	4c0d      	ldr	r4, [pc, #52]	; (801c5b0 <__libc_init_array+0x3c>)
 801c57a:	1b64      	subs	r4, r4, r5
 801c57c:	10a4      	asrs	r4, r4, #2
 801c57e:	2600      	movs	r6, #0
 801c580:	42a6      	cmp	r6, r4
 801c582:	d109      	bne.n	801c598 <__libc_init_array+0x24>
 801c584:	4d0b      	ldr	r5, [pc, #44]	; (801c5b4 <__libc_init_array+0x40>)
 801c586:	4c0c      	ldr	r4, [pc, #48]	; (801c5b8 <__libc_init_array+0x44>)
 801c588:	f004 fda2 	bl	80210d0 <_init>
 801c58c:	1b64      	subs	r4, r4, r5
 801c58e:	10a4      	asrs	r4, r4, #2
 801c590:	2600      	movs	r6, #0
 801c592:	42a6      	cmp	r6, r4
 801c594:	d105      	bne.n	801c5a2 <__libc_init_array+0x2e>
 801c596:	bd70      	pop	{r4, r5, r6, pc}
 801c598:	f855 3b04 	ldr.w	r3, [r5], #4
 801c59c:	4798      	blx	r3
 801c59e:	3601      	adds	r6, #1
 801c5a0:	e7ee      	b.n	801c580 <__libc_init_array+0xc>
 801c5a2:	f855 3b04 	ldr.w	r3, [r5], #4
 801c5a6:	4798      	blx	r3
 801c5a8:	3601      	adds	r6, #1
 801c5aa:	e7f2      	b.n	801c592 <__libc_init_array+0x1e>
 801c5ac:	08024688 	.word	0x08024688
 801c5b0:	08024688 	.word	0x08024688
 801c5b4:	08024688 	.word	0x08024688
 801c5b8:	0802468c 	.word	0x0802468c

0801c5bc <malloc>:
 801c5bc:	4b02      	ldr	r3, [pc, #8]	; (801c5c8 <malloc+0xc>)
 801c5be:	4601      	mov	r1, r0
 801c5c0:	6818      	ldr	r0, [r3, #0]
 801c5c2:	f000 b891 	b.w	801c6e8 <_malloc_r>
 801c5c6:	bf00      	nop
 801c5c8:	2400383c 	.word	0x2400383c

0801c5cc <memcmp>:
 801c5cc:	b530      	push	{r4, r5, lr}
 801c5ce:	3901      	subs	r1, #1
 801c5d0:	2400      	movs	r4, #0
 801c5d2:	42a2      	cmp	r2, r4
 801c5d4:	d101      	bne.n	801c5da <memcmp+0xe>
 801c5d6:	2000      	movs	r0, #0
 801c5d8:	e005      	b.n	801c5e6 <memcmp+0x1a>
 801c5da:	5d03      	ldrb	r3, [r0, r4]
 801c5dc:	3401      	adds	r4, #1
 801c5de:	5d0d      	ldrb	r5, [r1, r4]
 801c5e0:	42ab      	cmp	r3, r5
 801c5e2:	d0f6      	beq.n	801c5d2 <memcmp+0x6>
 801c5e4:	1b58      	subs	r0, r3, r5
 801c5e6:	bd30      	pop	{r4, r5, pc}

0801c5e8 <memcpy>:
 801c5e8:	440a      	add	r2, r1
 801c5ea:	4291      	cmp	r1, r2
 801c5ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801c5f0:	d100      	bne.n	801c5f4 <memcpy+0xc>
 801c5f2:	4770      	bx	lr
 801c5f4:	b510      	push	{r4, lr}
 801c5f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c5fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c5fe:	4291      	cmp	r1, r2
 801c600:	d1f9      	bne.n	801c5f6 <memcpy+0xe>
 801c602:	bd10      	pop	{r4, pc}

0801c604 <memmove>:
 801c604:	4288      	cmp	r0, r1
 801c606:	b510      	push	{r4, lr}
 801c608:	eb01 0402 	add.w	r4, r1, r2
 801c60c:	d902      	bls.n	801c614 <memmove+0x10>
 801c60e:	4284      	cmp	r4, r0
 801c610:	4623      	mov	r3, r4
 801c612:	d807      	bhi.n	801c624 <memmove+0x20>
 801c614:	1e43      	subs	r3, r0, #1
 801c616:	42a1      	cmp	r1, r4
 801c618:	d008      	beq.n	801c62c <memmove+0x28>
 801c61a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c61e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c622:	e7f8      	b.n	801c616 <memmove+0x12>
 801c624:	4402      	add	r2, r0
 801c626:	4601      	mov	r1, r0
 801c628:	428a      	cmp	r2, r1
 801c62a:	d100      	bne.n	801c62e <memmove+0x2a>
 801c62c:	bd10      	pop	{r4, pc}
 801c62e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c636:	e7f7      	b.n	801c628 <memmove+0x24>

0801c638 <memset>:
 801c638:	4402      	add	r2, r0
 801c63a:	4603      	mov	r3, r0
 801c63c:	4293      	cmp	r3, r2
 801c63e:	d100      	bne.n	801c642 <memset+0xa>
 801c640:	4770      	bx	lr
 801c642:	f803 1b01 	strb.w	r1, [r3], #1
 801c646:	e7f9      	b.n	801c63c <memset+0x4>

0801c648 <_free_r>:
 801c648:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c64a:	2900      	cmp	r1, #0
 801c64c:	d048      	beq.n	801c6e0 <_free_r+0x98>
 801c64e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c652:	9001      	str	r0, [sp, #4]
 801c654:	2b00      	cmp	r3, #0
 801c656:	f1a1 0404 	sub.w	r4, r1, #4
 801c65a:	bfb8      	it	lt
 801c65c:	18e4      	addlt	r4, r4, r3
 801c65e:	f003 faa9 	bl	801fbb4 <__malloc_lock>
 801c662:	4a20      	ldr	r2, [pc, #128]	; (801c6e4 <_free_r+0x9c>)
 801c664:	9801      	ldr	r0, [sp, #4]
 801c666:	6813      	ldr	r3, [r2, #0]
 801c668:	4615      	mov	r5, r2
 801c66a:	b933      	cbnz	r3, 801c67a <_free_r+0x32>
 801c66c:	6063      	str	r3, [r4, #4]
 801c66e:	6014      	str	r4, [r2, #0]
 801c670:	b003      	add	sp, #12
 801c672:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c676:	f003 baa3 	b.w	801fbc0 <__malloc_unlock>
 801c67a:	42a3      	cmp	r3, r4
 801c67c:	d90b      	bls.n	801c696 <_free_r+0x4e>
 801c67e:	6821      	ldr	r1, [r4, #0]
 801c680:	1862      	adds	r2, r4, r1
 801c682:	4293      	cmp	r3, r2
 801c684:	bf04      	itt	eq
 801c686:	681a      	ldreq	r2, [r3, #0]
 801c688:	685b      	ldreq	r3, [r3, #4]
 801c68a:	6063      	str	r3, [r4, #4]
 801c68c:	bf04      	itt	eq
 801c68e:	1852      	addeq	r2, r2, r1
 801c690:	6022      	streq	r2, [r4, #0]
 801c692:	602c      	str	r4, [r5, #0]
 801c694:	e7ec      	b.n	801c670 <_free_r+0x28>
 801c696:	461a      	mov	r2, r3
 801c698:	685b      	ldr	r3, [r3, #4]
 801c69a:	b10b      	cbz	r3, 801c6a0 <_free_r+0x58>
 801c69c:	42a3      	cmp	r3, r4
 801c69e:	d9fa      	bls.n	801c696 <_free_r+0x4e>
 801c6a0:	6811      	ldr	r1, [r2, #0]
 801c6a2:	1855      	adds	r5, r2, r1
 801c6a4:	42a5      	cmp	r5, r4
 801c6a6:	d10b      	bne.n	801c6c0 <_free_r+0x78>
 801c6a8:	6824      	ldr	r4, [r4, #0]
 801c6aa:	4421      	add	r1, r4
 801c6ac:	1854      	adds	r4, r2, r1
 801c6ae:	42a3      	cmp	r3, r4
 801c6b0:	6011      	str	r1, [r2, #0]
 801c6b2:	d1dd      	bne.n	801c670 <_free_r+0x28>
 801c6b4:	681c      	ldr	r4, [r3, #0]
 801c6b6:	685b      	ldr	r3, [r3, #4]
 801c6b8:	6053      	str	r3, [r2, #4]
 801c6ba:	4421      	add	r1, r4
 801c6bc:	6011      	str	r1, [r2, #0]
 801c6be:	e7d7      	b.n	801c670 <_free_r+0x28>
 801c6c0:	d902      	bls.n	801c6c8 <_free_r+0x80>
 801c6c2:	230c      	movs	r3, #12
 801c6c4:	6003      	str	r3, [r0, #0]
 801c6c6:	e7d3      	b.n	801c670 <_free_r+0x28>
 801c6c8:	6825      	ldr	r5, [r4, #0]
 801c6ca:	1961      	adds	r1, r4, r5
 801c6cc:	428b      	cmp	r3, r1
 801c6ce:	bf04      	itt	eq
 801c6d0:	6819      	ldreq	r1, [r3, #0]
 801c6d2:	685b      	ldreq	r3, [r3, #4]
 801c6d4:	6063      	str	r3, [r4, #4]
 801c6d6:	bf04      	itt	eq
 801c6d8:	1949      	addeq	r1, r1, r5
 801c6da:	6021      	streq	r1, [r4, #0]
 801c6dc:	6054      	str	r4, [r2, #4]
 801c6de:	e7c7      	b.n	801c670 <_free_r+0x28>
 801c6e0:	b003      	add	sp, #12
 801c6e2:	bd30      	pop	{r4, r5, pc}
 801c6e4:	24003bb4 	.word	0x24003bb4

0801c6e8 <_malloc_r>:
 801c6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6ea:	1ccd      	adds	r5, r1, #3
 801c6ec:	f025 0503 	bic.w	r5, r5, #3
 801c6f0:	3508      	adds	r5, #8
 801c6f2:	2d0c      	cmp	r5, #12
 801c6f4:	bf38      	it	cc
 801c6f6:	250c      	movcc	r5, #12
 801c6f8:	2d00      	cmp	r5, #0
 801c6fa:	4606      	mov	r6, r0
 801c6fc:	db01      	blt.n	801c702 <_malloc_r+0x1a>
 801c6fe:	42a9      	cmp	r1, r5
 801c700:	d903      	bls.n	801c70a <_malloc_r+0x22>
 801c702:	230c      	movs	r3, #12
 801c704:	6033      	str	r3, [r6, #0]
 801c706:	2000      	movs	r0, #0
 801c708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c70a:	f003 fa53 	bl	801fbb4 <__malloc_lock>
 801c70e:	4921      	ldr	r1, [pc, #132]	; (801c794 <_malloc_r+0xac>)
 801c710:	680a      	ldr	r2, [r1, #0]
 801c712:	4614      	mov	r4, r2
 801c714:	b99c      	cbnz	r4, 801c73e <_malloc_r+0x56>
 801c716:	4f20      	ldr	r7, [pc, #128]	; (801c798 <_malloc_r+0xb0>)
 801c718:	683b      	ldr	r3, [r7, #0]
 801c71a:	b923      	cbnz	r3, 801c726 <_malloc_r+0x3e>
 801c71c:	4621      	mov	r1, r4
 801c71e:	4630      	mov	r0, r6
 801c720:	f000 fedc 	bl	801d4dc <_sbrk_r>
 801c724:	6038      	str	r0, [r7, #0]
 801c726:	4629      	mov	r1, r5
 801c728:	4630      	mov	r0, r6
 801c72a:	f000 fed7 	bl	801d4dc <_sbrk_r>
 801c72e:	1c43      	adds	r3, r0, #1
 801c730:	d123      	bne.n	801c77a <_malloc_r+0x92>
 801c732:	230c      	movs	r3, #12
 801c734:	6033      	str	r3, [r6, #0]
 801c736:	4630      	mov	r0, r6
 801c738:	f003 fa42 	bl	801fbc0 <__malloc_unlock>
 801c73c:	e7e3      	b.n	801c706 <_malloc_r+0x1e>
 801c73e:	6823      	ldr	r3, [r4, #0]
 801c740:	1b5b      	subs	r3, r3, r5
 801c742:	d417      	bmi.n	801c774 <_malloc_r+0x8c>
 801c744:	2b0b      	cmp	r3, #11
 801c746:	d903      	bls.n	801c750 <_malloc_r+0x68>
 801c748:	6023      	str	r3, [r4, #0]
 801c74a:	441c      	add	r4, r3
 801c74c:	6025      	str	r5, [r4, #0]
 801c74e:	e004      	b.n	801c75a <_malloc_r+0x72>
 801c750:	6863      	ldr	r3, [r4, #4]
 801c752:	42a2      	cmp	r2, r4
 801c754:	bf0c      	ite	eq
 801c756:	600b      	streq	r3, [r1, #0]
 801c758:	6053      	strne	r3, [r2, #4]
 801c75a:	4630      	mov	r0, r6
 801c75c:	f003 fa30 	bl	801fbc0 <__malloc_unlock>
 801c760:	f104 000b 	add.w	r0, r4, #11
 801c764:	1d23      	adds	r3, r4, #4
 801c766:	f020 0007 	bic.w	r0, r0, #7
 801c76a:	1ac2      	subs	r2, r0, r3
 801c76c:	d0cc      	beq.n	801c708 <_malloc_r+0x20>
 801c76e:	1a1b      	subs	r3, r3, r0
 801c770:	50a3      	str	r3, [r4, r2]
 801c772:	e7c9      	b.n	801c708 <_malloc_r+0x20>
 801c774:	4622      	mov	r2, r4
 801c776:	6864      	ldr	r4, [r4, #4]
 801c778:	e7cc      	b.n	801c714 <_malloc_r+0x2c>
 801c77a:	1cc4      	adds	r4, r0, #3
 801c77c:	f024 0403 	bic.w	r4, r4, #3
 801c780:	42a0      	cmp	r0, r4
 801c782:	d0e3      	beq.n	801c74c <_malloc_r+0x64>
 801c784:	1a21      	subs	r1, r4, r0
 801c786:	4630      	mov	r0, r6
 801c788:	f000 fea8 	bl	801d4dc <_sbrk_r>
 801c78c:	3001      	adds	r0, #1
 801c78e:	d1dd      	bne.n	801c74c <_malloc_r+0x64>
 801c790:	e7cf      	b.n	801c732 <_malloc_r+0x4a>
 801c792:	bf00      	nop
 801c794:	24003bb4 	.word	0x24003bb4
 801c798:	24003bb8 	.word	0x24003bb8

0801c79c <__cvt>:
 801c79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c79e:	ed2d 8b02 	vpush	{d8}
 801c7a2:	eeb0 8b40 	vmov.f64	d8, d0
 801c7a6:	b085      	sub	sp, #20
 801c7a8:	4617      	mov	r7, r2
 801c7aa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801c7ac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801c7ae:	ee18 2a90 	vmov	r2, s17
 801c7b2:	f025 0520 	bic.w	r5, r5, #32
 801c7b6:	2a00      	cmp	r2, #0
 801c7b8:	bfb6      	itet	lt
 801c7ba:	222d      	movlt	r2, #45	; 0x2d
 801c7bc:	2200      	movge	r2, #0
 801c7be:	eeb1 8b40 	vneglt.f64	d8, d0
 801c7c2:	2d46      	cmp	r5, #70	; 0x46
 801c7c4:	460c      	mov	r4, r1
 801c7c6:	701a      	strb	r2, [r3, #0]
 801c7c8:	d004      	beq.n	801c7d4 <__cvt+0x38>
 801c7ca:	2d45      	cmp	r5, #69	; 0x45
 801c7cc:	d100      	bne.n	801c7d0 <__cvt+0x34>
 801c7ce:	3401      	adds	r4, #1
 801c7d0:	2102      	movs	r1, #2
 801c7d2:	e000      	b.n	801c7d6 <__cvt+0x3a>
 801c7d4:	2103      	movs	r1, #3
 801c7d6:	ab03      	add	r3, sp, #12
 801c7d8:	9301      	str	r3, [sp, #4]
 801c7da:	ab02      	add	r3, sp, #8
 801c7dc:	9300      	str	r3, [sp, #0]
 801c7de:	4622      	mov	r2, r4
 801c7e0:	4633      	mov	r3, r6
 801c7e2:	eeb0 0b48 	vmov.f64	d0, d8
 801c7e6:	f001 fea7 	bl	801e538 <_dtoa_r>
 801c7ea:	2d47      	cmp	r5, #71	; 0x47
 801c7ec:	d109      	bne.n	801c802 <__cvt+0x66>
 801c7ee:	07fb      	lsls	r3, r7, #31
 801c7f0:	d407      	bmi.n	801c802 <__cvt+0x66>
 801c7f2:	9b03      	ldr	r3, [sp, #12]
 801c7f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c7f6:	1a1b      	subs	r3, r3, r0
 801c7f8:	6013      	str	r3, [r2, #0]
 801c7fa:	b005      	add	sp, #20
 801c7fc:	ecbd 8b02 	vpop	{d8}
 801c800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c802:	2d46      	cmp	r5, #70	; 0x46
 801c804:	eb00 0204 	add.w	r2, r0, r4
 801c808:	d10c      	bne.n	801c824 <__cvt+0x88>
 801c80a:	7803      	ldrb	r3, [r0, #0]
 801c80c:	2b30      	cmp	r3, #48	; 0x30
 801c80e:	d107      	bne.n	801c820 <__cvt+0x84>
 801c810:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c818:	bf1c      	itt	ne
 801c81a:	f1c4 0401 	rsbne	r4, r4, #1
 801c81e:	6034      	strne	r4, [r6, #0]
 801c820:	6833      	ldr	r3, [r6, #0]
 801c822:	441a      	add	r2, r3
 801c824:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c82c:	bf08      	it	eq
 801c82e:	9203      	streq	r2, [sp, #12]
 801c830:	2130      	movs	r1, #48	; 0x30
 801c832:	9b03      	ldr	r3, [sp, #12]
 801c834:	4293      	cmp	r3, r2
 801c836:	d2dc      	bcs.n	801c7f2 <__cvt+0x56>
 801c838:	1c5c      	adds	r4, r3, #1
 801c83a:	9403      	str	r4, [sp, #12]
 801c83c:	7019      	strb	r1, [r3, #0]
 801c83e:	e7f8      	b.n	801c832 <__cvt+0x96>

0801c840 <__exponent>:
 801c840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c842:	4603      	mov	r3, r0
 801c844:	2900      	cmp	r1, #0
 801c846:	bfb8      	it	lt
 801c848:	4249      	neglt	r1, r1
 801c84a:	f803 2b02 	strb.w	r2, [r3], #2
 801c84e:	bfb4      	ite	lt
 801c850:	222d      	movlt	r2, #45	; 0x2d
 801c852:	222b      	movge	r2, #43	; 0x2b
 801c854:	2909      	cmp	r1, #9
 801c856:	7042      	strb	r2, [r0, #1]
 801c858:	dd2a      	ble.n	801c8b0 <__exponent+0x70>
 801c85a:	f10d 0407 	add.w	r4, sp, #7
 801c85e:	46a4      	mov	ip, r4
 801c860:	270a      	movs	r7, #10
 801c862:	46a6      	mov	lr, r4
 801c864:	460a      	mov	r2, r1
 801c866:	fb91 f6f7 	sdiv	r6, r1, r7
 801c86a:	fb07 1516 	mls	r5, r7, r6, r1
 801c86e:	3530      	adds	r5, #48	; 0x30
 801c870:	2a63      	cmp	r2, #99	; 0x63
 801c872:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801c876:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801c87a:	4631      	mov	r1, r6
 801c87c:	dcf1      	bgt.n	801c862 <__exponent+0x22>
 801c87e:	3130      	adds	r1, #48	; 0x30
 801c880:	f1ae 0502 	sub.w	r5, lr, #2
 801c884:	f804 1c01 	strb.w	r1, [r4, #-1]
 801c888:	1c44      	adds	r4, r0, #1
 801c88a:	4629      	mov	r1, r5
 801c88c:	4561      	cmp	r1, ip
 801c88e:	d30a      	bcc.n	801c8a6 <__exponent+0x66>
 801c890:	f10d 0209 	add.w	r2, sp, #9
 801c894:	eba2 020e 	sub.w	r2, r2, lr
 801c898:	4565      	cmp	r5, ip
 801c89a:	bf88      	it	hi
 801c89c:	2200      	movhi	r2, #0
 801c89e:	4413      	add	r3, r2
 801c8a0:	1a18      	subs	r0, r3, r0
 801c8a2:	b003      	add	sp, #12
 801c8a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c8a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c8aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 801c8ae:	e7ed      	b.n	801c88c <__exponent+0x4c>
 801c8b0:	2330      	movs	r3, #48	; 0x30
 801c8b2:	3130      	adds	r1, #48	; 0x30
 801c8b4:	7083      	strb	r3, [r0, #2]
 801c8b6:	70c1      	strb	r1, [r0, #3]
 801c8b8:	1d03      	adds	r3, r0, #4
 801c8ba:	e7f1      	b.n	801c8a0 <__exponent+0x60>
 801c8bc:	0000      	movs	r0, r0
	...

0801c8c0 <_printf_float>:
 801c8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8c4:	b08b      	sub	sp, #44	; 0x2c
 801c8c6:	460c      	mov	r4, r1
 801c8c8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801c8cc:	4616      	mov	r6, r2
 801c8ce:	461f      	mov	r7, r3
 801c8d0:	4605      	mov	r5, r0
 801c8d2:	f003 f8f1 	bl	801fab8 <_localeconv_r>
 801c8d6:	f8d0 b000 	ldr.w	fp, [r0]
 801c8da:	4658      	mov	r0, fp
 801c8dc:	f7e3 fd00 	bl	80002e0 <strlen>
 801c8e0:	2300      	movs	r3, #0
 801c8e2:	9308      	str	r3, [sp, #32]
 801c8e4:	f8d8 3000 	ldr.w	r3, [r8]
 801c8e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801c8ec:	6822      	ldr	r2, [r4, #0]
 801c8ee:	3307      	adds	r3, #7
 801c8f0:	f023 0307 	bic.w	r3, r3, #7
 801c8f4:	f103 0108 	add.w	r1, r3, #8
 801c8f8:	f8c8 1000 	str.w	r1, [r8]
 801c8fc:	4682      	mov	sl, r0
 801c8fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c902:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801c906:	ed9f 7b98 	vldr	d7, [pc, #608]	; 801cb68 <_printf_float+0x2a8>
 801c90a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801c90e:	eeb0 6bc0 	vabs.f64	d6, d0
 801c912:	eeb4 6b47 	vcmp.f64	d6, d7
 801c916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c91a:	dd24      	ble.n	801c966 <_printf_float+0xa6>
 801c91c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c924:	d502      	bpl.n	801c92c <_printf_float+0x6c>
 801c926:	232d      	movs	r3, #45	; 0x2d
 801c928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c92c:	4b90      	ldr	r3, [pc, #576]	; (801cb70 <_printf_float+0x2b0>)
 801c92e:	4891      	ldr	r0, [pc, #580]	; (801cb74 <_printf_float+0x2b4>)
 801c930:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801c934:	bf94      	ite	ls
 801c936:	4698      	movls	r8, r3
 801c938:	4680      	movhi	r8, r0
 801c93a:	2303      	movs	r3, #3
 801c93c:	6123      	str	r3, [r4, #16]
 801c93e:	f022 0204 	bic.w	r2, r2, #4
 801c942:	2300      	movs	r3, #0
 801c944:	6022      	str	r2, [r4, #0]
 801c946:	9304      	str	r3, [sp, #16]
 801c948:	9700      	str	r7, [sp, #0]
 801c94a:	4633      	mov	r3, r6
 801c94c:	aa09      	add	r2, sp, #36	; 0x24
 801c94e:	4621      	mov	r1, r4
 801c950:	4628      	mov	r0, r5
 801c952:	f000 f9d3 	bl	801ccfc <_printf_common>
 801c956:	3001      	adds	r0, #1
 801c958:	f040 808a 	bne.w	801ca70 <_printf_float+0x1b0>
 801c95c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c960:	b00b      	add	sp, #44	; 0x2c
 801c962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c966:	eeb4 0b40 	vcmp.f64	d0, d0
 801c96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c96e:	d709      	bvc.n	801c984 <_printf_float+0xc4>
 801c970:	ee10 3a90 	vmov	r3, s1
 801c974:	2b00      	cmp	r3, #0
 801c976:	bfbc      	itt	lt
 801c978:	232d      	movlt	r3, #45	; 0x2d
 801c97a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801c97e:	487e      	ldr	r0, [pc, #504]	; (801cb78 <_printf_float+0x2b8>)
 801c980:	4b7e      	ldr	r3, [pc, #504]	; (801cb7c <_printf_float+0x2bc>)
 801c982:	e7d5      	b.n	801c930 <_printf_float+0x70>
 801c984:	6863      	ldr	r3, [r4, #4]
 801c986:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801c98a:	9104      	str	r1, [sp, #16]
 801c98c:	1c59      	adds	r1, r3, #1
 801c98e:	d13c      	bne.n	801ca0a <_printf_float+0x14a>
 801c990:	2306      	movs	r3, #6
 801c992:	6063      	str	r3, [r4, #4]
 801c994:	2300      	movs	r3, #0
 801c996:	9303      	str	r3, [sp, #12]
 801c998:	ab08      	add	r3, sp, #32
 801c99a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801c99e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801c9a2:	ab07      	add	r3, sp, #28
 801c9a4:	6861      	ldr	r1, [r4, #4]
 801c9a6:	9300      	str	r3, [sp, #0]
 801c9a8:	6022      	str	r2, [r4, #0]
 801c9aa:	f10d 031b 	add.w	r3, sp, #27
 801c9ae:	4628      	mov	r0, r5
 801c9b0:	f7ff fef4 	bl	801c79c <__cvt>
 801c9b4:	9b04      	ldr	r3, [sp, #16]
 801c9b6:	9907      	ldr	r1, [sp, #28]
 801c9b8:	2b47      	cmp	r3, #71	; 0x47
 801c9ba:	4680      	mov	r8, r0
 801c9bc:	d108      	bne.n	801c9d0 <_printf_float+0x110>
 801c9be:	1cc8      	adds	r0, r1, #3
 801c9c0:	db02      	blt.n	801c9c8 <_printf_float+0x108>
 801c9c2:	6863      	ldr	r3, [r4, #4]
 801c9c4:	4299      	cmp	r1, r3
 801c9c6:	dd41      	ble.n	801ca4c <_printf_float+0x18c>
 801c9c8:	f1a9 0902 	sub.w	r9, r9, #2
 801c9cc:	fa5f f989 	uxtb.w	r9, r9
 801c9d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801c9d4:	d820      	bhi.n	801ca18 <_printf_float+0x158>
 801c9d6:	3901      	subs	r1, #1
 801c9d8:	464a      	mov	r2, r9
 801c9da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801c9de:	9107      	str	r1, [sp, #28]
 801c9e0:	f7ff ff2e 	bl	801c840 <__exponent>
 801c9e4:	9a08      	ldr	r2, [sp, #32]
 801c9e6:	9004      	str	r0, [sp, #16]
 801c9e8:	1813      	adds	r3, r2, r0
 801c9ea:	2a01      	cmp	r2, #1
 801c9ec:	6123      	str	r3, [r4, #16]
 801c9ee:	dc02      	bgt.n	801c9f6 <_printf_float+0x136>
 801c9f0:	6822      	ldr	r2, [r4, #0]
 801c9f2:	07d2      	lsls	r2, r2, #31
 801c9f4:	d501      	bpl.n	801c9fa <_printf_float+0x13a>
 801c9f6:	3301      	adds	r3, #1
 801c9f8:	6123      	str	r3, [r4, #16]
 801c9fa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801c9fe:	2b00      	cmp	r3, #0
 801ca00:	d0a2      	beq.n	801c948 <_printf_float+0x88>
 801ca02:	232d      	movs	r3, #45	; 0x2d
 801ca04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ca08:	e79e      	b.n	801c948 <_printf_float+0x88>
 801ca0a:	9904      	ldr	r1, [sp, #16]
 801ca0c:	2947      	cmp	r1, #71	; 0x47
 801ca0e:	d1c1      	bne.n	801c994 <_printf_float+0xd4>
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	d1bf      	bne.n	801c994 <_printf_float+0xd4>
 801ca14:	2301      	movs	r3, #1
 801ca16:	e7bc      	b.n	801c992 <_printf_float+0xd2>
 801ca18:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801ca1c:	d118      	bne.n	801ca50 <_printf_float+0x190>
 801ca1e:	2900      	cmp	r1, #0
 801ca20:	6863      	ldr	r3, [r4, #4]
 801ca22:	dd0b      	ble.n	801ca3c <_printf_float+0x17c>
 801ca24:	6121      	str	r1, [r4, #16]
 801ca26:	b913      	cbnz	r3, 801ca2e <_printf_float+0x16e>
 801ca28:	6822      	ldr	r2, [r4, #0]
 801ca2a:	07d0      	lsls	r0, r2, #31
 801ca2c:	d502      	bpl.n	801ca34 <_printf_float+0x174>
 801ca2e:	3301      	adds	r3, #1
 801ca30:	440b      	add	r3, r1
 801ca32:	6123      	str	r3, [r4, #16]
 801ca34:	2300      	movs	r3, #0
 801ca36:	65a1      	str	r1, [r4, #88]	; 0x58
 801ca38:	9304      	str	r3, [sp, #16]
 801ca3a:	e7de      	b.n	801c9fa <_printf_float+0x13a>
 801ca3c:	b913      	cbnz	r3, 801ca44 <_printf_float+0x184>
 801ca3e:	6822      	ldr	r2, [r4, #0]
 801ca40:	07d2      	lsls	r2, r2, #31
 801ca42:	d501      	bpl.n	801ca48 <_printf_float+0x188>
 801ca44:	3302      	adds	r3, #2
 801ca46:	e7f4      	b.n	801ca32 <_printf_float+0x172>
 801ca48:	2301      	movs	r3, #1
 801ca4a:	e7f2      	b.n	801ca32 <_printf_float+0x172>
 801ca4c:	f04f 0967 	mov.w	r9, #103	; 0x67
 801ca50:	9b08      	ldr	r3, [sp, #32]
 801ca52:	4299      	cmp	r1, r3
 801ca54:	db05      	blt.n	801ca62 <_printf_float+0x1a2>
 801ca56:	6823      	ldr	r3, [r4, #0]
 801ca58:	6121      	str	r1, [r4, #16]
 801ca5a:	07d8      	lsls	r0, r3, #31
 801ca5c:	d5ea      	bpl.n	801ca34 <_printf_float+0x174>
 801ca5e:	1c4b      	adds	r3, r1, #1
 801ca60:	e7e7      	b.n	801ca32 <_printf_float+0x172>
 801ca62:	2900      	cmp	r1, #0
 801ca64:	bfd4      	ite	le
 801ca66:	f1c1 0202 	rsble	r2, r1, #2
 801ca6a:	2201      	movgt	r2, #1
 801ca6c:	4413      	add	r3, r2
 801ca6e:	e7e0      	b.n	801ca32 <_printf_float+0x172>
 801ca70:	6823      	ldr	r3, [r4, #0]
 801ca72:	055a      	lsls	r2, r3, #21
 801ca74:	d407      	bmi.n	801ca86 <_printf_float+0x1c6>
 801ca76:	6923      	ldr	r3, [r4, #16]
 801ca78:	4642      	mov	r2, r8
 801ca7a:	4631      	mov	r1, r6
 801ca7c:	4628      	mov	r0, r5
 801ca7e:	47b8      	blx	r7
 801ca80:	3001      	adds	r0, #1
 801ca82:	d12a      	bne.n	801cada <_printf_float+0x21a>
 801ca84:	e76a      	b.n	801c95c <_printf_float+0x9c>
 801ca86:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801ca8a:	f240 80e2 	bls.w	801cc52 <_printf_float+0x392>
 801ca8e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801ca92:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ca96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca9a:	d133      	bne.n	801cb04 <_printf_float+0x244>
 801ca9c:	4a38      	ldr	r2, [pc, #224]	; (801cb80 <_printf_float+0x2c0>)
 801ca9e:	2301      	movs	r3, #1
 801caa0:	4631      	mov	r1, r6
 801caa2:	4628      	mov	r0, r5
 801caa4:	47b8      	blx	r7
 801caa6:	3001      	adds	r0, #1
 801caa8:	f43f af58 	beq.w	801c95c <_printf_float+0x9c>
 801caac:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801cab0:	429a      	cmp	r2, r3
 801cab2:	db02      	blt.n	801caba <_printf_float+0x1fa>
 801cab4:	6823      	ldr	r3, [r4, #0]
 801cab6:	07d8      	lsls	r0, r3, #31
 801cab8:	d50f      	bpl.n	801cada <_printf_float+0x21a>
 801caba:	4653      	mov	r3, sl
 801cabc:	465a      	mov	r2, fp
 801cabe:	4631      	mov	r1, r6
 801cac0:	4628      	mov	r0, r5
 801cac2:	47b8      	blx	r7
 801cac4:	3001      	adds	r0, #1
 801cac6:	f43f af49 	beq.w	801c95c <_printf_float+0x9c>
 801caca:	f04f 0800 	mov.w	r8, #0
 801cace:	f104 091a 	add.w	r9, r4, #26
 801cad2:	9b08      	ldr	r3, [sp, #32]
 801cad4:	3b01      	subs	r3, #1
 801cad6:	4543      	cmp	r3, r8
 801cad8:	dc09      	bgt.n	801caee <_printf_float+0x22e>
 801cada:	6823      	ldr	r3, [r4, #0]
 801cadc:	079b      	lsls	r3, r3, #30
 801cade:	f100 8108 	bmi.w	801ccf2 <_printf_float+0x432>
 801cae2:	68e0      	ldr	r0, [r4, #12]
 801cae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cae6:	4298      	cmp	r0, r3
 801cae8:	bfb8      	it	lt
 801caea:	4618      	movlt	r0, r3
 801caec:	e738      	b.n	801c960 <_printf_float+0xa0>
 801caee:	2301      	movs	r3, #1
 801caf0:	464a      	mov	r2, r9
 801caf2:	4631      	mov	r1, r6
 801caf4:	4628      	mov	r0, r5
 801caf6:	47b8      	blx	r7
 801caf8:	3001      	adds	r0, #1
 801cafa:	f43f af2f 	beq.w	801c95c <_printf_float+0x9c>
 801cafe:	f108 0801 	add.w	r8, r8, #1
 801cb02:	e7e6      	b.n	801cad2 <_printf_float+0x212>
 801cb04:	9b07      	ldr	r3, [sp, #28]
 801cb06:	2b00      	cmp	r3, #0
 801cb08:	dc3c      	bgt.n	801cb84 <_printf_float+0x2c4>
 801cb0a:	4a1d      	ldr	r2, [pc, #116]	; (801cb80 <_printf_float+0x2c0>)
 801cb0c:	2301      	movs	r3, #1
 801cb0e:	4631      	mov	r1, r6
 801cb10:	4628      	mov	r0, r5
 801cb12:	47b8      	blx	r7
 801cb14:	3001      	adds	r0, #1
 801cb16:	f43f af21 	beq.w	801c95c <_printf_float+0x9c>
 801cb1a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801cb1e:	4313      	orrs	r3, r2
 801cb20:	d102      	bne.n	801cb28 <_printf_float+0x268>
 801cb22:	6823      	ldr	r3, [r4, #0]
 801cb24:	07d9      	lsls	r1, r3, #31
 801cb26:	d5d8      	bpl.n	801cada <_printf_float+0x21a>
 801cb28:	4653      	mov	r3, sl
 801cb2a:	465a      	mov	r2, fp
 801cb2c:	4631      	mov	r1, r6
 801cb2e:	4628      	mov	r0, r5
 801cb30:	47b8      	blx	r7
 801cb32:	3001      	adds	r0, #1
 801cb34:	f43f af12 	beq.w	801c95c <_printf_float+0x9c>
 801cb38:	f04f 0900 	mov.w	r9, #0
 801cb3c:	f104 0a1a 	add.w	sl, r4, #26
 801cb40:	9b07      	ldr	r3, [sp, #28]
 801cb42:	425b      	negs	r3, r3
 801cb44:	454b      	cmp	r3, r9
 801cb46:	dc01      	bgt.n	801cb4c <_printf_float+0x28c>
 801cb48:	9b08      	ldr	r3, [sp, #32]
 801cb4a:	e795      	b.n	801ca78 <_printf_float+0x1b8>
 801cb4c:	2301      	movs	r3, #1
 801cb4e:	4652      	mov	r2, sl
 801cb50:	4631      	mov	r1, r6
 801cb52:	4628      	mov	r0, r5
 801cb54:	47b8      	blx	r7
 801cb56:	3001      	adds	r0, #1
 801cb58:	f43f af00 	beq.w	801c95c <_printf_float+0x9c>
 801cb5c:	f109 0901 	add.w	r9, r9, #1
 801cb60:	e7ee      	b.n	801cb40 <_printf_float+0x280>
 801cb62:	bf00      	nop
 801cb64:	f3af 8000 	nop.w
 801cb68:	ffffffff 	.word	0xffffffff
 801cb6c:	7fefffff 	.word	0x7fefffff
 801cb70:	08023ffc 	.word	0x08023ffc
 801cb74:	08024000 	.word	0x08024000
 801cb78:	08024008 	.word	0x08024008
 801cb7c:	08024004 	.word	0x08024004
 801cb80:	0802400c 	.word	0x0802400c
 801cb84:	9a08      	ldr	r2, [sp, #32]
 801cb86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801cb88:	429a      	cmp	r2, r3
 801cb8a:	bfa8      	it	ge
 801cb8c:	461a      	movge	r2, r3
 801cb8e:	2a00      	cmp	r2, #0
 801cb90:	4691      	mov	r9, r2
 801cb92:	dc38      	bgt.n	801cc06 <_printf_float+0x346>
 801cb94:	2300      	movs	r3, #0
 801cb96:	9305      	str	r3, [sp, #20]
 801cb98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cb9c:	f104 021a 	add.w	r2, r4, #26
 801cba0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801cba2:	9905      	ldr	r1, [sp, #20]
 801cba4:	9304      	str	r3, [sp, #16]
 801cba6:	eba3 0309 	sub.w	r3, r3, r9
 801cbaa:	428b      	cmp	r3, r1
 801cbac:	dc33      	bgt.n	801cc16 <_printf_float+0x356>
 801cbae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801cbb2:	429a      	cmp	r2, r3
 801cbb4:	db3c      	blt.n	801cc30 <_printf_float+0x370>
 801cbb6:	6823      	ldr	r3, [r4, #0]
 801cbb8:	07da      	lsls	r2, r3, #31
 801cbba:	d439      	bmi.n	801cc30 <_printf_float+0x370>
 801cbbc:	9a08      	ldr	r2, [sp, #32]
 801cbbe:	9b04      	ldr	r3, [sp, #16]
 801cbc0:	9907      	ldr	r1, [sp, #28]
 801cbc2:	1ad3      	subs	r3, r2, r3
 801cbc4:	eba2 0901 	sub.w	r9, r2, r1
 801cbc8:	4599      	cmp	r9, r3
 801cbca:	bfa8      	it	ge
 801cbcc:	4699      	movge	r9, r3
 801cbce:	f1b9 0f00 	cmp.w	r9, #0
 801cbd2:	dc35      	bgt.n	801cc40 <_printf_float+0x380>
 801cbd4:	f04f 0800 	mov.w	r8, #0
 801cbd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cbdc:	f104 0a1a 	add.w	sl, r4, #26
 801cbe0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801cbe4:	1a9b      	subs	r3, r3, r2
 801cbe6:	eba3 0309 	sub.w	r3, r3, r9
 801cbea:	4543      	cmp	r3, r8
 801cbec:	f77f af75 	ble.w	801cada <_printf_float+0x21a>
 801cbf0:	2301      	movs	r3, #1
 801cbf2:	4652      	mov	r2, sl
 801cbf4:	4631      	mov	r1, r6
 801cbf6:	4628      	mov	r0, r5
 801cbf8:	47b8      	blx	r7
 801cbfa:	3001      	adds	r0, #1
 801cbfc:	f43f aeae 	beq.w	801c95c <_printf_float+0x9c>
 801cc00:	f108 0801 	add.w	r8, r8, #1
 801cc04:	e7ec      	b.n	801cbe0 <_printf_float+0x320>
 801cc06:	4613      	mov	r3, r2
 801cc08:	4631      	mov	r1, r6
 801cc0a:	4642      	mov	r2, r8
 801cc0c:	4628      	mov	r0, r5
 801cc0e:	47b8      	blx	r7
 801cc10:	3001      	adds	r0, #1
 801cc12:	d1bf      	bne.n	801cb94 <_printf_float+0x2d4>
 801cc14:	e6a2      	b.n	801c95c <_printf_float+0x9c>
 801cc16:	2301      	movs	r3, #1
 801cc18:	4631      	mov	r1, r6
 801cc1a:	4628      	mov	r0, r5
 801cc1c:	9204      	str	r2, [sp, #16]
 801cc1e:	47b8      	blx	r7
 801cc20:	3001      	adds	r0, #1
 801cc22:	f43f ae9b 	beq.w	801c95c <_printf_float+0x9c>
 801cc26:	9b05      	ldr	r3, [sp, #20]
 801cc28:	9a04      	ldr	r2, [sp, #16]
 801cc2a:	3301      	adds	r3, #1
 801cc2c:	9305      	str	r3, [sp, #20]
 801cc2e:	e7b7      	b.n	801cba0 <_printf_float+0x2e0>
 801cc30:	4653      	mov	r3, sl
 801cc32:	465a      	mov	r2, fp
 801cc34:	4631      	mov	r1, r6
 801cc36:	4628      	mov	r0, r5
 801cc38:	47b8      	blx	r7
 801cc3a:	3001      	adds	r0, #1
 801cc3c:	d1be      	bne.n	801cbbc <_printf_float+0x2fc>
 801cc3e:	e68d      	b.n	801c95c <_printf_float+0x9c>
 801cc40:	9a04      	ldr	r2, [sp, #16]
 801cc42:	464b      	mov	r3, r9
 801cc44:	4442      	add	r2, r8
 801cc46:	4631      	mov	r1, r6
 801cc48:	4628      	mov	r0, r5
 801cc4a:	47b8      	blx	r7
 801cc4c:	3001      	adds	r0, #1
 801cc4e:	d1c1      	bne.n	801cbd4 <_printf_float+0x314>
 801cc50:	e684      	b.n	801c95c <_printf_float+0x9c>
 801cc52:	9a08      	ldr	r2, [sp, #32]
 801cc54:	2a01      	cmp	r2, #1
 801cc56:	dc01      	bgt.n	801cc5c <_printf_float+0x39c>
 801cc58:	07db      	lsls	r3, r3, #31
 801cc5a:	d537      	bpl.n	801cccc <_printf_float+0x40c>
 801cc5c:	2301      	movs	r3, #1
 801cc5e:	4642      	mov	r2, r8
 801cc60:	4631      	mov	r1, r6
 801cc62:	4628      	mov	r0, r5
 801cc64:	47b8      	blx	r7
 801cc66:	3001      	adds	r0, #1
 801cc68:	f43f ae78 	beq.w	801c95c <_printf_float+0x9c>
 801cc6c:	4653      	mov	r3, sl
 801cc6e:	465a      	mov	r2, fp
 801cc70:	4631      	mov	r1, r6
 801cc72:	4628      	mov	r0, r5
 801cc74:	47b8      	blx	r7
 801cc76:	3001      	adds	r0, #1
 801cc78:	f43f ae70 	beq.w	801c95c <_printf_float+0x9c>
 801cc7c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801cc80:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc88:	d01b      	beq.n	801ccc2 <_printf_float+0x402>
 801cc8a:	9b08      	ldr	r3, [sp, #32]
 801cc8c:	f108 0201 	add.w	r2, r8, #1
 801cc90:	3b01      	subs	r3, #1
 801cc92:	4631      	mov	r1, r6
 801cc94:	4628      	mov	r0, r5
 801cc96:	47b8      	blx	r7
 801cc98:	3001      	adds	r0, #1
 801cc9a:	d10e      	bne.n	801ccba <_printf_float+0x3fa>
 801cc9c:	e65e      	b.n	801c95c <_printf_float+0x9c>
 801cc9e:	2301      	movs	r3, #1
 801cca0:	464a      	mov	r2, r9
 801cca2:	4631      	mov	r1, r6
 801cca4:	4628      	mov	r0, r5
 801cca6:	47b8      	blx	r7
 801cca8:	3001      	adds	r0, #1
 801ccaa:	f43f ae57 	beq.w	801c95c <_printf_float+0x9c>
 801ccae:	f108 0801 	add.w	r8, r8, #1
 801ccb2:	9b08      	ldr	r3, [sp, #32]
 801ccb4:	3b01      	subs	r3, #1
 801ccb6:	4543      	cmp	r3, r8
 801ccb8:	dcf1      	bgt.n	801cc9e <_printf_float+0x3de>
 801ccba:	9b04      	ldr	r3, [sp, #16]
 801ccbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801ccc0:	e6db      	b.n	801ca7a <_printf_float+0x1ba>
 801ccc2:	f04f 0800 	mov.w	r8, #0
 801ccc6:	f104 091a 	add.w	r9, r4, #26
 801ccca:	e7f2      	b.n	801ccb2 <_printf_float+0x3f2>
 801cccc:	2301      	movs	r3, #1
 801ccce:	4642      	mov	r2, r8
 801ccd0:	e7df      	b.n	801cc92 <_printf_float+0x3d2>
 801ccd2:	2301      	movs	r3, #1
 801ccd4:	464a      	mov	r2, r9
 801ccd6:	4631      	mov	r1, r6
 801ccd8:	4628      	mov	r0, r5
 801ccda:	47b8      	blx	r7
 801ccdc:	3001      	adds	r0, #1
 801ccde:	f43f ae3d 	beq.w	801c95c <_printf_float+0x9c>
 801cce2:	f108 0801 	add.w	r8, r8, #1
 801cce6:	68e3      	ldr	r3, [r4, #12]
 801cce8:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ccea:	1a5b      	subs	r3, r3, r1
 801ccec:	4543      	cmp	r3, r8
 801ccee:	dcf0      	bgt.n	801ccd2 <_printf_float+0x412>
 801ccf0:	e6f7      	b.n	801cae2 <_printf_float+0x222>
 801ccf2:	f04f 0800 	mov.w	r8, #0
 801ccf6:	f104 0919 	add.w	r9, r4, #25
 801ccfa:	e7f4      	b.n	801cce6 <_printf_float+0x426>

0801ccfc <_printf_common>:
 801ccfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd00:	4616      	mov	r6, r2
 801cd02:	4699      	mov	r9, r3
 801cd04:	688a      	ldr	r2, [r1, #8]
 801cd06:	690b      	ldr	r3, [r1, #16]
 801cd08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801cd0c:	4293      	cmp	r3, r2
 801cd0e:	bfb8      	it	lt
 801cd10:	4613      	movlt	r3, r2
 801cd12:	6033      	str	r3, [r6, #0]
 801cd14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801cd18:	4607      	mov	r7, r0
 801cd1a:	460c      	mov	r4, r1
 801cd1c:	b10a      	cbz	r2, 801cd22 <_printf_common+0x26>
 801cd1e:	3301      	adds	r3, #1
 801cd20:	6033      	str	r3, [r6, #0]
 801cd22:	6823      	ldr	r3, [r4, #0]
 801cd24:	0699      	lsls	r1, r3, #26
 801cd26:	bf42      	ittt	mi
 801cd28:	6833      	ldrmi	r3, [r6, #0]
 801cd2a:	3302      	addmi	r3, #2
 801cd2c:	6033      	strmi	r3, [r6, #0]
 801cd2e:	6825      	ldr	r5, [r4, #0]
 801cd30:	f015 0506 	ands.w	r5, r5, #6
 801cd34:	d106      	bne.n	801cd44 <_printf_common+0x48>
 801cd36:	f104 0a19 	add.w	sl, r4, #25
 801cd3a:	68e3      	ldr	r3, [r4, #12]
 801cd3c:	6832      	ldr	r2, [r6, #0]
 801cd3e:	1a9b      	subs	r3, r3, r2
 801cd40:	42ab      	cmp	r3, r5
 801cd42:	dc26      	bgt.n	801cd92 <_printf_common+0x96>
 801cd44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801cd48:	1e13      	subs	r3, r2, #0
 801cd4a:	6822      	ldr	r2, [r4, #0]
 801cd4c:	bf18      	it	ne
 801cd4e:	2301      	movne	r3, #1
 801cd50:	0692      	lsls	r2, r2, #26
 801cd52:	d42b      	bmi.n	801cdac <_printf_common+0xb0>
 801cd54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cd58:	4649      	mov	r1, r9
 801cd5a:	4638      	mov	r0, r7
 801cd5c:	47c0      	blx	r8
 801cd5e:	3001      	adds	r0, #1
 801cd60:	d01e      	beq.n	801cda0 <_printf_common+0xa4>
 801cd62:	6823      	ldr	r3, [r4, #0]
 801cd64:	68e5      	ldr	r5, [r4, #12]
 801cd66:	6832      	ldr	r2, [r6, #0]
 801cd68:	f003 0306 	and.w	r3, r3, #6
 801cd6c:	2b04      	cmp	r3, #4
 801cd6e:	bf08      	it	eq
 801cd70:	1aad      	subeq	r5, r5, r2
 801cd72:	68a3      	ldr	r3, [r4, #8]
 801cd74:	6922      	ldr	r2, [r4, #16]
 801cd76:	bf0c      	ite	eq
 801cd78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cd7c:	2500      	movne	r5, #0
 801cd7e:	4293      	cmp	r3, r2
 801cd80:	bfc4      	itt	gt
 801cd82:	1a9b      	subgt	r3, r3, r2
 801cd84:	18ed      	addgt	r5, r5, r3
 801cd86:	2600      	movs	r6, #0
 801cd88:	341a      	adds	r4, #26
 801cd8a:	42b5      	cmp	r5, r6
 801cd8c:	d11a      	bne.n	801cdc4 <_printf_common+0xc8>
 801cd8e:	2000      	movs	r0, #0
 801cd90:	e008      	b.n	801cda4 <_printf_common+0xa8>
 801cd92:	2301      	movs	r3, #1
 801cd94:	4652      	mov	r2, sl
 801cd96:	4649      	mov	r1, r9
 801cd98:	4638      	mov	r0, r7
 801cd9a:	47c0      	blx	r8
 801cd9c:	3001      	adds	r0, #1
 801cd9e:	d103      	bne.n	801cda8 <_printf_common+0xac>
 801cda0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cda4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cda8:	3501      	adds	r5, #1
 801cdaa:	e7c6      	b.n	801cd3a <_printf_common+0x3e>
 801cdac:	18e1      	adds	r1, r4, r3
 801cdae:	1c5a      	adds	r2, r3, #1
 801cdb0:	2030      	movs	r0, #48	; 0x30
 801cdb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801cdb6:	4422      	add	r2, r4
 801cdb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801cdbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801cdc0:	3302      	adds	r3, #2
 801cdc2:	e7c7      	b.n	801cd54 <_printf_common+0x58>
 801cdc4:	2301      	movs	r3, #1
 801cdc6:	4622      	mov	r2, r4
 801cdc8:	4649      	mov	r1, r9
 801cdca:	4638      	mov	r0, r7
 801cdcc:	47c0      	blx	r8
 801cdce:	3001      	adds	r0, #1
 801cdd0:	d0e6      	beq.n	801cda0 <_printf_common+0xa4>
 801cdd2:	3601      	adds	r6, #1
 801cdd4:	e7d9      	b.n	801cd8a <_printf_common+0x8e>
	...

0801cdd8 <_printf_i>:
 801cdd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801cddc:	460c      	mov	r4, r1
 801cdde:	4691      	mov	r9, r2
 801cde0:	7e27      	ldrb	r7, [r4, #24]
 801cde2:	990c      	ldr	r1, [sp, #48]	; 0x30
 801cde4:	2f78      	cmp	r7, #120	; 0x78
 801cde6:	4680      	mov	r8, r0
 801cde8:	469a      	mov	sl, r3
 801cdea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801cdee:	d807      	bhi.n	801ce00 <_printf_i+0x28>
 801cdf0:	2f62      	cmp	r7, #98	; 0x62
 801cdf2:	d80a      	bhi.n	801ce0a <_printf_i+0x32>
 801cdf4:	2f00      	cmp	r7, #0
 801cdf6:	f000 80d8 	beq.w	801cfaa <_printf_i+0x1d2>
 801cdfa:	2f58      	cmp	r7, #88	; 0x58
 801cdfc:	f000 80a3 	beq.w	801cf46 <_printf_i+0x16e>
 801ce00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801ce04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801ce08:	e03a      	b.n	801ce80 <_printf_i+0xa8>
 801ce0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801ce0e:	2b15      	cmp	r3, #21
 801ce10:	d8f6      	bhi.n	801ce00 <_printf_i+0x28>
 801ce12:	a001      	add	r0, pc, #4	; (adr r0, 801ce18 <_printf_i+0x40>)
 801ce14:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801ce18:	0801ce71 	.word	0x0801ce71
 801ce1c:	0801ce85 	.word	0x0801ce85
 801ce20:	0801ce01 	.word	0x0801ce01
 801ce24:	0801ce01 	.word	0x0801ce01
 801ce28:	0801ce01 	.word	0x0801ce01
 801ce2c:	0801ce01 	.word	0x0801ce01
 801ce30:	0801ce85 	.word	0x0801ce85
 801ce34:	0801ce01 	.word	0x0801ce01
 801ce38:	0801ce01 	.word	0x0801ce01
 801ce3c:	0801ce01 	.word	0x0801ce01
 801ce40:	0801ce01 	.word	0x0801ce01
 801ce44:	0801cf91 	.word	0x0801cf91
 801ce48:	0801ceb5 	.word	0x0801ceb5
 801ce4c:	0801cf73 	.word	0x0801cf73
 801ce50:	0801ce01 	.word	0x0801ce01
 801ce54:	0801ce01 	.word	0x0801ce01
 801ce58:	0801cfb3 	.word	0x0801cfb3
 801ce5c:	0801ce01 	.word	0x0801ce01
 801ce60:	0801ceb5 	.word	0x0801ceb5
 801ce64:	0801ce01 	.word	0x0801ce01
 801ce68:	0801ce01 	.word	0x0801ce01
 801ce6c:	0801cf7b 	.word	0x0801cf7b
 801ce70:	680b      	ldr	r3, [r1, #0]
 801ce72:	1d1a      	adds	r2, r3, #4
 801ce74:	681b      	ldr	r3, [r3, #0]
 801ce76:	600a      	str	r2, [r1, #0]
 801ce78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801ce7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ce80:	2301      	movs	r3, #1
 801ce82:	e0a3      	b.n	801cfcc <_printf_i+0x1f4>
 801ce84:	6825      	ldr	r5, [r4, #0]
 801ce86:	6808      	ldr	r0, [r1, #0]
 801ce88:	062e      	lsls	r6, r5, #24
 801ce8a:	f100 0304 	add.w	r3, r0, #4
 801ce8e:	d50a      	bpl.n	801cea6 <_printf_i+0xce>
 801ce90:	6805      	ldr	r5, [r0, #0]
 801ce92:	600b      	str	r3, [r1, #0]
 801ce94:	2d00      	cmp	r5, #0
 801ce96:	da03      	bge.n	801cea0 <_printf_i+0xc8>
 801ce98:	232d      	movs	r3, #45	; 0x2d
 801ce9a:	426d      	negs	r5, r5
 801ce9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801cea0:	485e      	ldr	r0, [pc, #376]	; (801d01c <_printf_i+0x244>)
 801cea2:	230a      	movs	r3, #10
 801cea4:	e019      	b.n	801ceda <_printf_i+0x102>
 801cea6:	f015 0f40 	tst.w	r5, #64	; 0x40
 801ceaa:	6805      	ldr	r5, [r0, #0]
 801ceac:	600b      	str	r3, [r1, #0]
 801ceae:	bf18      	it	ne
 801ceb0:	b22d      	sxthne	r5, r5
 801ceb2:	e7ef      	b.n	801ce94 <_printf_i+0xbc>
 801ceb4:	680b      	ldr	r3, [r1, #0]
 801ceb6:	6825      	ldr	r5, [r4, #0]
 801ceb8:	1d18      	adds	r0, r3, #4
 801ceba:	6008      	str	r0, [r1, #0]
 801cebc:	0628      	lsls	r0, r5, #24
 801cebe:	d501      	bpl.n	801cec4 <_printf_i+0xec>
 801cec0:	681d      	ldr	r5, [r3, #0]
 801cec2:	e002      	b.n	801ceca <_printf_i+0xf2>
 801cec4:	0669      	lsls	r1, r5, #25
 801cec6:	d5fb      	bpl.n	801cec0 <_printf_i+0xe8>
 801cec8:	881d      	ldrh	r5, [r3, #0]
 801ceca:	4854      	ldr	r0, [pc, #336]	; (801d01c <_printf_i+0x244>)
 801cecc:	2f6f      	cmp	r7, #111	; 0x6f
 801cece:	bf0c      	ite	eq
 801ced0:	2308      	moveq	r3, #8
 801ced2:	230a      	movne	r3, #10
 801ced4:	2100      	movs	r1, #0
 801ced6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801ceda:	6866      	ldr	r6, [r4, #4]
 801cedc:	60a6      	str	r6, [r4, #8]
 801cede:	2e00      	cmp	r6, #0
 801cee0:	bfa2      	ittt	ge
 801cee2:	6821      	ldrge	r1, [r4, #0]
 801cee4:	f021 0104 	bicge.w	r1, r1, #4
 801cee8:	6021      	strge	r1, [r4, #0]
 801ceea:	b90d      	cbnz	r5, 801cef0 <_printf_i+0x118>
 801ceec:	2e00      	cmp	r6, #0
 801ceee:	d04d      	beq.n	801cf8c <_printf_i+0x1b4>
 801cef0:	4616      	mov	r6, r2
 801cef2:	fbb5 f1f3 	udiv	r1, r5, r3
 801cef6:	fb03 5711 	mls	r7, r3, r1, r5
 801cefa:	5dc7      	ldrb	r7, [r0, r7]
 801cefc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cf00:	462f      	mov	r7, r5
 801cf02:	42bb      	cmp	r3, r7
 801cf04:	460d      	mov	r5, r1
 801cf06:	d9f4      	bls.n	801cef2 <_printf_i+0x11a>
 801cf08:	2b08      	cmp	r3, #8
 801cf0a:	d10b      	bne.n	801cf24 <_printf_i+0x14c>
 801cf0c:	6823      	ldr	r3, [r4, #0]
 801cf0e:	07df      	lsls	r7, r3, #31
 801cf10:	d508      	bpl.n	801cf24 <_printf_i+0x14c>
 801cf12:	6923      	ldr	r3, [r4, #16]
 801cf14:	6861      	ldr	r1, [r4, #4]
 801cf16:	4299      	cmp	r1, r3
 801cf18:	bfde      	ittt	le
 801cf1a:	2330      	movle	r3, #48	; 0x30
 801cf1c:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cf20:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 801cf24:	1b92      	subs	r2, r2, r6
 801cf26:	6122      	str	r2, [r4, #16]
 801cf28:	f8cd a000 	str.w	sl, [sp]
 801cf2c:	464b      	mov	r3, r9
 801cf2e:	aa03      	add	r2, sp, #12
 801cf30:	4621      	mov	r1, r4
 801cf32:	4640      	mov	r0, r8
 801cf34:	f7ff fee2 	bl	801ccfc <_printf_common>
 801cf38:	3001      	adds	r0, #1
 801cf3a:	d14c      	bne.n	801cfd6 <_printf_i+0x1fe>
 801cf3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cf40:	b004      	add	sp, #16
 801cf42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf46:	4835      	ldr	r0, [pc, #212]	; (801d01c <_printf_i+0x244>)
 801cf48:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801cf4c:	6823      	ldr	r3, [r4, #0]
 801cf4e:	680e      	ldr	r6, [r1, #0]
 801cf50:	061f      	lsls	r7, r3, #24
 801cf52:	f856 5b04 	ldr.w	r5, [r6], #4
 801cf56:	600e      	str	r6, [r1, #0]
 801cf58:	d514      	bpl.n	801cf84 <_printf_i+0x1ac>
 801cf5a:	07d9      	lsls	r1, r3, #31
 801cf5c:	bf44      	itt	mi
 801cf5e:	f043 0320 	orrmi.w	r3, r3, #32
 801cf62:	6023      	strmi	r3, [r4, #0]
 801cf64:	b91d      	cbnz	r5, 801cf6e <_printf_i+0x196>
 801cf66:	6823      	ldr	r3, [r4, #0]
 801cf68:	f023 0320 	bic.w	r3, r3, #32
 801cf6c:	6023      	str	r3, [r4, #0]
 801cf6e:	2310      	movs	r3, #16
 801cf70:	e7b0      	b.n	801ced4 <_printf_i+0xfc>
 801cf72:	6823      	ldr	r3, [r4, #0]
 801cf74:	f043 0320 	orr.w	r3, r3, #32
 801cf78:	6023      	str	r3, [r4, #0]
 801cf7a:	2378      	movs	r3, #120	; 0x78
 801cf7c:	4828      	ldr	r0, [pc, #160]	; (801d020 <_printf_i+0x248>)
 801cf7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801cf82:	e7e3      	b.n	801cf4c <_printf_i+0x174>
 801cf84:	065e      	lsls	r6, r3, #25
 801cf86:	bf48      	it	mi
 801cf88:	b2ad      	uxthmi	r5, r5
 801cf8a:	e7e6      	b.n	801cf5a <_printf_i+0x182>
 801cf8c:	4616      	mov	r6, r2
 801cf8e:	e7bb      	b.n	801cf08 <_printf_i+0x130>
 801cf90:	680b      	ldr	r3, [r1, #0]
 801cf92:	6826      	ldr	r6, [r4, #0]
 801cf94:	6960      	ldr	r0, [r4, #20]
 801cf96:	1d1d      	adds	r5, r3, #4
 801cf98:	600d      	str	r5, [r1, #0]
 801cf9a:	0635      	lsls	r5, r6, #24
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	d501      	bpl.n	801cfa4 <_printf_i+0x1cc>
 801cfa0:	6018      	str	r0, [r3, #0]
 801cfa2:	e002      	b.n	801cfaa <_printf_i+0x1d2>
 801cfa4:	0671      	lsls	r1, r6, #25
 801cfa6:	d5fb      	bpl.n	801cfa0 <_printf_i+0x1c8>
 801cfa8:	8018      	strh	r0, [r3, #0]
 801cfaa:	2300      	movs	r3, #0
 801cfac:	6123      	str	r3, [r4, #16]
 801cfae:	4616      	mov	r6, r2
 801cfb0:	e7ba      	b.n	801cf28 <_printf_i+0x150>
 801cfb2:	680b      	ldr	r3, [r1, #0]
 801cfb4:	1d1a      	adds	r2, r3, #4
 801cfb6:	600a      	str	r2, [r1, #0]
 801cfb8:	681e      	ldr	r6, [r3, #0]
 801cfba:	6862      	ldr	r2, [r4, #4]
 801cfbc:	2100      	movs	r1, #0
 801cfbe:	4630      	mov	r0, r6
 801cfc0:	f7e3 f996 	bl	80002f0 <memchr>
 801cfc4:	b108      	cbz	r0, 801cfca <_printf_i+0x1f2>
 801cfc6:	1b80      	subs	r0, r0, r6
 801cfc8:	6060      	str	r0, [r4, #4]
 801cfca:	6863      	ldr	r3, [r4, #4]
 801cfcc:	6123      	str	r3, [r4, #16]
 801cfce:	2300      	movs	r3, #0
 801cfd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801cfd4:	e7a8      	b.n	801cf28 <_printf_i+0x150>
 801cfd6:	6923      	ldr	r3, [r4, #16]
 801cfd8:	4632      	mov	r2, r6
 801cfda:	4649      	mov	r1, r9
 801cfdc:	4640      	mov	r0, r8
 801cfde:	47d0      	blx	sl
 801cfe0:	3001      	adds	r0, #1
 801cfe2:	d0ab      	beq.n	801cf3c <_printf_i+0x164>
 801cfe4:	6823      	ldr	r3, [r4, #0]
 801cfe6:	079b      	lsls	r3, r3, #30
 801cfe8:	d413      	bmi.n	801d012 <_printf_i+0x23a>
 801cfea:	68e0      	ldr	r0, [r4, #12]
 801cfec:	9b03      	ldr	r3, [sp, #12]
 801cfee:	4298      	cmp	r0, r3
 801cff0:	bfb8      	it	lt
 801cff2:	4618      	movlt	r0, r3
 801cff4:	e7a4      	b.n	801cf40 <_printf_i+0x168>
 801cff6:	2301      	movs	r3, #1
 801cff8:	4632      	mov	r2, r6
 801cffa:	4649      	mov	r1, r9
 801cffc:	4640      	mov	r0, r8
 801cffe:	47d0      	blx	sl
 801d000:	3001      	adds	r0, #1
 801d002:	d09b      	beq.n	801cf3c <_printf_i+0x164>
 801d004:	3501      	adds	r5, #1
 801d006:	68e3      	ldr	r3, [r4, #12]
 801d008:	9903      	ldr	r1, [sp, #12]
 801d00a:	1a5b      	subs	r3, r3, r1
 801d00c:	42ab      	cmp	r3, r5
 801d00e:	dcf2      	bgt.n	801cff6 <_printf_i+0x21e>
 801d010:	e7eb      	b.n	801cfea <_printf_i+0x212>
 801d012:	2500      	movs	r5, #0
 801d014:	f104 0619 	add.w	r6, r4, #25
 801d018:	e7f5      	b.n	801d006 <_printf_i+0x22e>
 801d01a:	bf00      	nop
 801d01c:	0802400e 	.word	0x0802400e
 801d020:	0802401f 	.word	0x0802401f

0801d024 <_scanf_float>:
 801d024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d028:	b087      	sub	sp, #28
 801d02a:	4617      	mov	r7, r2
 801d02c:	9303      	str	r3, [sp, #12]
 801d02e:	688b      	ldr	r3, [r1, #8]
 801d030:	1e5a      	subs	r2, r3, #1
 801d032:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801d036:	bf83      	ittte	hi
 801d038:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801d03c:	195b      	addhi	r3, r3, r5
 801d03e:	9302      	strhi	r3, [sp, #8]
 801d040:	2300      	movls	r3, #0
 801d042:	bf86      	itte	hi
 801d044:	f240 135d 	movwhi	r3, #349	; 0x15d
 801d048:	608b      	strhi	r3, [r1, #8]
 801d04a:	9302      	strls	r3, [sp, #8]
 801d04c:	680b      	ldr	r3, [r1, #0]
 801d04e:	468b      	mov	fp, r1
 801d050:	2500      	movs	r5, #0
 801d052:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801d056:	f84b 3b1c 	str.w	r3, [fp], #28
 801d05a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801d05e:	4680      	mov	r8, r0
 801d060:	460c      	mov	r4, r1
 801d062:	465e      	mov	r6, fp
 801d064:	46aa      	mov	sl, r5
 801d066:	46a9      	mov	r9, r5
 801d068:	9501      	str	r5, [sp, #4]
 801d06a:	68a2      	ldr	r2, [r4, #8]
 801d06c:	b152      	cbz	r2, 801d084 <_scanf_float+0x60>
 801d06e:	683b      	ldr	r3, [r7, #0]
 801d070:	781b      	ldrb	r3, [r3, #0]
 801d072:	2b4e      	cmp	r3, #78	; 0x4e
 801d074:	d864      	bhi.n	801d140 <_scanf_float+0x11c>
 801d076:	2b40      	cmp	r3, #64	; 0x40
 801d078:	d83c      	bhi.n	801d0f4 <_scanf_float+0xd0>
 801d07a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801d07e:	b2c8      	uxtb	r0, r1
 801d080:	280e      	cmp	r0, #14
 801d082:	d93a      	bls.n	801d0fa <_scanf_float+0xd6>
 801d084:	f1b9 0f00 	cmp.w	r9, #0
 801d088:	d003      	beq.n	801d092 <_scanf_float+0x6e>
 801d08a:	6823      	ldr	r3, [r4, #0]
 801d08c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801d090:	6023      	str	r3, [r4, #0]
 801d092:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801d096:	f1ba 0f01 	cmp.w	sl, #1
 801d09a:	f200 8113 	bhi.w	801d2c4 <_scanf_float+0x2a0>
 801d09e:	455e      	cmp	r6, fp
 801d0a0:	f200 8105 	bhi.w	801d2ae <_scanf_float+0x28a>
 801d0a4:	2501      	movs	r5, #1
 801d0a6:	4628      	mov	r0, r5
 801d0a8:	b007      	add	sp, #28
 801d0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d0ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801d0b2:	2a0d      	cmp	r2, #13
 801d0b4:	d8e6      	bhi.n	801d084 <_scanf_float+0x60>
 801d0b6:	a101      	add	r1, pc, #4	; (adr r1, 801d0bc <_scanf_float+0x98>)
 801d0b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d0bc:	0801d1fb 	.word	0x0801d1fb
 801d0c0:	0801d085 	.word	0x0801d085
 801d0c4:	0801d085 	.word	0x0801d085
 801d0c8:	0801d085 	.word	0x0801d085
 801d0cc:	0801d25b 	.word	0x0801d25b
 801d0d0:	0801d233 	.word	0x0801d233
 801d0d4:	0801d085 	.word	0x0801d085
 801d0d8:	0801d085 	.word	0x0801d085
 801d0dc:	0801d209 	.word	0x0801d209
 801d0e0:	0801d085 	.word	0x0801d085
 801d0e4:	0801d085 	.word	0x0801d085
 801d0e8:	0801d085 	.word	0x0801d085
 801d0ec:	0801d085 	.word	0x0801d085
 801d0f0:	0801d1c1 	.word	0x0801d1c1
 801d0f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801d0f8:	e7db      	b.n	801d0b2 <_scanf_float+0x8e>
 801d0fa:	290e      	cmp	r1, #14
 801d0fc:	d8c2      	bhi.n	801d084 <_scanf_float+0x60>
 801d0fe:	a001      	add	r0, pc, #4	; (adr r0, 801d104 <_scanf_float+0xe0>)
 801d100:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801d104:	0801d1b3 	.word	0x0801d1b3
 801d108:	0801d085 	.word	0x0801d085
 801d10c:	0801d1b3 	.word	0x0801d1b3
 801d110:	0801d247 	.word	0x0801d247
 801d114:	0801d085 	.word	0x0801d085
 801d118:	0801d161 	.word	0x0801d161
 801d11c:	0801d19d 	.word	0x0801d19d
 801d120:	0801d19d 	.word	0x0801d19d
 801d124:	0801d19d 	.word	0x0801d19d
 801d128:	0801d19d 	.word	0x0801d19d
 801d12c:	0801d19d 	.word	0x0801d19d
 801d130:	0801d19d 	.word	0x0801d19d
 801d134:	0801d19d 	.word	0x0801d19d
 801d138:	0801d19d 	.word	0x0801d19d
 801d13c:	0801d19d 	.word	0x0801d19d
 801d140:	2b6e      	cmp	r3, #110	; 0x6e
 801d142:	d809      	bhi.n	801d158 <_scanf_float+0x134>
 801d144:	2b60      	cmp	r3, #96	; 0x60
 801d146:	d8b2      	bhi.n	801d0ae <_scanf_float+0x8a>
 801d148:	2b54      	cmp	r3, #84	; 0x54
 801d14a:	d077      	beq.n	801d23c <_scanf_float+0x218>
 801d14c:	2b59      	cmp	r3, #89	; 0x59
 801d14e:	d199      	bne.n	801d084 <_scanf_float+0x60>
 801d150:	2d07      	cmp	r5, #7
 801d152:	d197      	bne.n	801d084 <_scanf_float+0x60>
 801d154:	2508      	movs	r5, #8
 801d156:	e029      	b.n	801d1ac <_scanf_float+0x188>
 801d158:	2b74      	cmp	r3, #116	; 0x74
 801d15a:	d06f      	beq.n	801d23c <_scanf_float+0x218>
 801d15c:	2b79      	cmp	r3, #121	; 0x79
 801d15e:	e7f6      	b.n	801d14e <_scanf_float+0x12a>
 801d160:	6821      	ldr	r1, [r4, #0]
 801d162:	05c8      	lsls	r0, r1, #23
 801d164:	d51a      	bpl.n	801d19c <_scanf_float+0x178>
 801d166:	9b02      	ldr	r3, [sp, #8]
 801d168:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801d16c:	6021      	str	r1, [r4, #0]
 801d16e:	f109 0901 	add.w	r9, r9, #1
 801d172:	b11b      	cbz	r3, 801d17c <_scanf_float+0x158>
 801d174:	3b01      	subs	r3, #1
 801d176:	3201      	adds	r2, #1
 801d178:	9302      	str	r3, [sp, #8]
 801d17a:	60a2      	str	r2, [r4, #8]
 801d17c:	68a3      	ldr	r3, [r4, #8]
 801d17e:	3b01      	subs	r3, #1
 801d180:	60a3      	str	r3, [r4, #8]
 801d182:	6923      	ldr	r3, [r4, #16]
 801d184:	3301      	adds	r3, #1
 801d186:	6123      	str	r3, [r4, #16]
 801d188:	687b      	ldr	r3, [r7, #4]
 801d18a:	3b01      	subs	r3, #1
 801d18c:	2b00      	cmp	r3, #0
 801d18e:	607b      	str	r3, [r7, #4]
 801d190:	f340 8084 	ble.w	801d29c <_scanf_float+0x278>
 801d194:	683b      	ldr	r3, [r7, #0]
 801d196:	3301      	adds	r3, #1
 801d198:	603b      	str	r3, [r7, #0]
 801d19a:	e766      	b.n	801d06a <_scanf_float+0x46>
 801d19c:	eb1a 0f05 	cmn.w	sl, r5
 801d1a0:	f47f af70 	bne.w	801d084 <_scanf_float+0x60>
 801d1a4:	6822      	ldr	r2, [r4, #0]
 801d1a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801d1aa:	6022      	str	r2, [r4, #0]
 801d1ac:	f806 3b01 	strb.w	r3, [r6], #1
 801d1b0:	e7e4      	b.n	801d17c <_scanf_float+0x158>
 801d1b2:	6822      	ldr	r2, [r4, #0]
 801d1b4:	0610      	lsls	r0, r2, #24
 801d1b6:	f57f af65 	bpl.w	801d084 <_scanf_float+0x60>
 801d1ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801d1be:	e7f4      	b.n	801d1aa <_scanf_float+0x186>
 801d1c0:	f1ba 0f00 	cmp.w	sl, #0
 801d1c4:	d10e      	bne.n	801d1e4 <_scanf_float+0x1c0>
 801d1c6:	f1b9 0f00 	cmp.w	r9, #0
 801d1ca:	d10e      	bne.n	801d1ea <_scanf_float+0x1c6>
 801d1cc:	6822      	ldr	r2, [r4, #0]
 801d1ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801d1d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801d1d6:	d108      	bne.n	801d1ea <_scanf_float+0x1c6>
 801d1d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801d1dc:	6022      	str	r2, [r4, #0]
 801d1de:	f04f 0a01 	mov.w	sl, #1
 801d1e2:	e7e3      	b.n	801d1ac <_scanf_float+0x188>
 801d1e4:	f1ba 0f02 	cmp.w	sl, #2
 801d1e8:	d055      	beq.n	801d296 <_scanf_float+0x272>
 801d1ea:	2d01      	cmp	r5, #1
 801d1ec:	d002      	beq.n	801d1f4 <_scanf_float+0x1d0>
 801d1ee:	2d04      	cmp	r5, #4
 801d1f0:	f47f af48 	bne.w	801d084 <_scanf_float+0x60>
 801d1f4:	3501      	adds	r5, #1
 801d1f6:	b2ed      	uxtb	r5, r5
 801d1f8:	e7d8      	b.n	801d1ac <_scanf_float+0x188>
 801d1fa:	f1ba 0f01 	cmp.w	sl, #1
 801d1fe:	f47f af41 	bne.w	801d084 <_scanf_float+0x60>
 801d202:	f04f 0a02 	mov.w	sl, #2
 801d206:	e7d1      	b.n	801d1ac <_scanf_float+0x188>
 801d208:	b97d      	cbnz	r5, 801d22a <_scanf_float+0x206>
 801d20a:	f1b9 0f00 	cmp.w	r9, #0
 801d20e:	f47f af3c 	bne.w	801d08a <_scanf_float+0x66>
 801d212:	6822      	ldr	r2, [r4, #0]
 801d214:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801d218:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801d21c:	f47f af39 	bne.w	801d092 <_scanf_float+0x6e>
 801d220:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801d224:	6022      	str	r2, [r4, #0]
 801d226:	2501      	movs	r5, #1
 801d228:	e7c0      	b.n	801d1ac <_scanf_float+0x188>
 801d22a:	2d03      	cmp	r5, #3
 801d22c:	d0e2      	beq.n	801d1f4 <_scanf_float+0x1d0>
 801d22e:	2d05      	cmp	r5, #5
 801d230:	e7de      	b.n	801d1f0 <_scanf_float+0x1cc>
 801d232:	2d02      	cmp	r5, #2
 801d234:	f47f af26 	bne.w	801d084 <_scanf_float+0x60>
 801d238:	2503      	movs	r5, #3
 801d23a:	e7b7      	b.n	801d1ac <_scanf_float+0x188>
 801d23c:	2d06      	cmp	r5, #6
 801d23e:	f47f af21 	bne.w	801d084 <_scanf_float+0x60>
 801d242:	2507      	movs	r5, #7
 801d244:	e7b2      	b.n	801d1ac <_scanf_float+0x188>
 801d246:	6822      	ldr	r2, [r4, #0]
 801d248:	0591      	lsls	r1, r2, #22
 801d24a:	f57f af1b 	bpl.w	801d084 <_scanf_float+0x60>
 801d24e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801d252:	6022      	str	r2, [r4, #0]
 801d254:	f8cd 9004 	str.w	r9, [sp, #4]
 801d258:	e7a8      	b.n	801d1ac <_scanf_float+0x188>
 801d25a:	6822      	ldr	r2, [r4, #0]
 801d25c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801d260:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801d264:	d006      	beq.n	801d274 <_scanf_float+0x250>
 801d266:	0550      	lsls	r0, r2, #21
 801d268:	f57f af0c 	bpl.w	801d084 <_scanf_float+0x60>
 801d26c:	f1b9 0f00 	cmp.w	r9, #0
 801d270:	f43f af0f 	beq.w	801d092 <_scanf_float+0x6e>
 801d274:	0591      	lsls	r1, r2, #22
 801d276:	bf58      	it	pl
 801d278:	9901      	ldrpl	r1, [sp, #4]
 801d27a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801d27e:	bf58      	it	pl
 801d280:	eba9 0101 	subpl.w	r1, r9, r1
 801d284:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801d288:	bf58      	it	pl
 801d28a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801d28e:	6022      	str	r2, [r4, #0]
 801d290:	f04f 0900 	mov.w	r9, #0
 801d294:	e78a      	b.n	801d1ac <_scanf_float+0x188>
 801d296:	f04f 0a03 	mov.w	sl, #3
 801d29a:	e787      	b.n	801d1ac <_scanf_float+0x188>
 801d29c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801d2a0:	4639      	mov	r1, r7
 801d2a2:	4640      	mov	r0, r8
 801d2a4:	4798      	blx	r3
 801d2a6:	2800      	cmp	r0, #0
 801d2a8:	f43f aedf 	beq.w	801d06a <_scanf_float+0x46>
 801d2ac:	e6ea      	b.n	801d084 <_scanf_float+0x60>
 801d2ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d2b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d2b6:	463a      	mov	r2, r7
 801d2b8:	4640      	mov	r0, r8
 801d2ba:	4798      	blx	r3
 801d2bc:	6923      	ldr	r3, [r4, #16]
 801d2be:	3b01      	subs	r3, #1
 801d2c0:	6123      	str	r3, [r4, #16]
 801d2c2:	e6ec      	b.n	801d09e <_scanf_float+0x7a>
 801d2c4:	1e6b      	subs	r3, r5, #1
 801d2c6:	2b06      	cmp	r3, #6
 801d2c8:	d825      	bhi.n	801d316 <_scanf_float+0x2f2>
 801d2ca:	2d02      	cmp	r5, #2
 801d2cc:	d836      	bhi.n	801d33c <_scanf_float+0x318>
 801d2ce:	455e      	cmp	r6, fp
 801d2d0:	f67f aee8 	bls.w	801d0a4 <_scanf_float+0x80>
 801d2d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d2d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d2dc:	463a      	mov	r2, r7
 801d2de:	4640      	mov	r0, r8
 801d2e0:	4798      	blx	r3
 801d2e2:	6923      	ldr	r3, [r4, #16]
 801d2e4:	3b01      	subs	r3, #1
 801d2e6:	6123      	str	r3, [r4, #16]
 801d2e8:	e7f1      	b.n	801d2ce <_scanf_float+0x2aa>
 801d2ea:	9802      	ldr	r0, [sp, #8]
 801d2ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d2f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801d2f4:	9002      	str	r0, [sp, #8]
 801d2f6:	463a      	mov	r2, r7
 801d2f8:	4640      	mov	r0, r8
 801d2fa:	4798      	blx	r3
 801d2fc:	6923      	ldr	r3, [r4, #16]
 801d2fe:	3b01      	subs	r3, #1
 801d300:	6123      	str	r3, [r4, #16]
 801d302:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801d306:	fa5f fa8a 	uxtb.w	sl, sl
 801d30a:	f1ba 0f02 	cmp.w	sl, #2
 801d30e:	d1ec      	bne.n	801d2ea <_scanf_float+0x2c6>
 801d310:	3d03      	subs	r5, #3
 801d312:	b2ed      	uxtb	r5, r5
 801d314:	1b76      	subs	r6, r6, r5
 801d316:	6823      	ldr	r3, [r4, #0]
 801d318:	05da      	lsls	r2, r3, #23
 801d31a:	d52f      	bpl.n	801d37c <_scanf_float+0x358>
 801d31c:	055b      	lsls	r3, r3, #21
 801d31e:	d510      	bpl.n	801d342 <_scanf_float+0x31e>
 801d320:	455e      	cmp	r6, fp
 801d322:	f67f aebf 	bls.w	801d0a4 <_scanf_float+0x80>
 801d326:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d32a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d32e:	463a      	mov	r2, r7
 801d330:	4640      	mov	r0, r8
 801d332:	4798      	blx	r3
 801d334:	6923      	ldr	r3, [r4, #16]
 801d336:	3b01      	subs	r3, #1
 801d338:	6123      	str	r3, [r4, #16]
 801d33a:	e7f1      	b.n	801d320 <_scanf_float+0x2fc>
 801d33c:	46aa      	mov	sl, r5
 801d33e:	9602      	str	r6, [sp, #8]
 801d340:	e7df      	b.n	801d302 <_scanf_float+0x2de>
 801d342:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801d346:	6923      	ldr	r3, [r4, #16]
 801d348:	2965      	cmp	r1, #101	; 0x65
 801d34a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801d34e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801d352:	6123      	str	r3, [r4, #16]
 801d354:	d00c      	beq.n	801d370 <_scanf_float+0x34c>
 801d356:	2945      	cmp	r1, #69	; 0x45
 801d358:	d00a      	beq.n	801d370 <_scanf_float+0x34c>
 801d35a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d35e:	463a      	mov	r2, r7
 801d360:	4640      	mov	r0, r8
 801d362:	4798      	blx	r3
 801d364:	6923      	ldr	r3, [r4, #16]
 801d366:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801d36a:	3b01      	subs	r3, #1
 801d36c:	1eb5      	subs	r5, r6, #2
 801d36e:	6123      	str	r3, [r4, #16]
 801d370:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d374:	463a      	mov	r2, r7
 801d376:	4640      	mov	r0, r8
 801d378:	4798      	blx	r3
 801d37a:	462e      	mov	r6, r5
 801d37c:	6825      	ldr	r5, [r4, #0]
 801d37e:	f015 0510 	ands.w	r5, r5, #16
 801d382:	d14d      	bne.n	801d420 <_scanf_float+0x3fc>
 801d384:	7035      	strb	r5, [r6, #0]
 801d386:	6823      	ldr	r3, [r4, #0]
 801d388:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801d38c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801d390:	d11a      	bne.n	801d3c8 <_scanf_float+0x3a4>
 801d392:	9b01      	ldr	r3, [sp, #4]
 801d394:	454b      	cmp	r3, r9
 801d396:	eba3 0209 	sub.w	r2, r3, r9
 801d39a:	d122      	bne.n	801d3e2 <_scanf_float+0x3be>
 801d39c:	2200      	movs	r2, #0
 801d39e:	4659      	mov	r1, fp
 801d3a0:	4640      	mov	r0, r8
 801d3a2:	f000 fed3 	bl	801e14c <_strtod_r>
 801d3a6:	9b03      	ldr	r3, [sp, #12]
 801d3a8:	6821      	ldr	r1, [r4, #0]
 801d3aa:	681b      	ldr	r3, [r3, #0]
 801d3ac:	f011 0f02 	tst.w	r1, #2
 801d3b0:	f103 0204 	add.w	r2, r3, #4
 801d3b4:	d020      	beq.n	801d3f8 <_scanf_float+0x3d4>
 801d3b6:	9903      	ldr	r1, [sp, #12]
 801d3b8:	600a      	str	r2, [r1, #0]
 801d3ba:	681b      	ldr	r3, [r3, #0]
 801d3bc:	ed83 0b00 	vstr	d0, [r3]
 801d3c0:	68e3      	ldr	r3, [r4, #12]
 801d3c2:	3301      	adds	r3, #1
 801d3c4:	60e3      	str	r3, [r4, #12]
 801d3c6:	e66e      	b.n	801d0a6 <_scanf_float+0x82>
 801d3c8:	9b04      	ldr	r3, [sp, #16]
 801d3ca:	2b00      	cmp	r3, #0
 801d3cc:	d0e6      	beq.n	801d39c <_scanf_float+0x378>
 801d3ce:	9905      	ldr	r1, [sp, #20]
 801d3d0:	230a      	movs	r3, #10
 801d3d2:	462a      	mov	r2, r5
 801d3d4:	3101      	adds	r1, #1
 801d3d6:	4640      	mov	r0, r8
 801d3d8:	f000 ff42 	bl	801e260 <_strtol_r>
 801d3dc:	9b04      	ldr	r3, [sp, #16]
 801d3de:	9e05      	ldr	r6, [sp, #20]
 801d3e0:	1ac2      	subs	r2, r0, r3
 801d3e2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801d3e6:	429e      	cmp	r6, r3
 801d3e8:	bf28      	it	cs
 801d3ea:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801d3ee:	490d      	ldr	r1, [pc, #52]	; (801d424 <_scanf_float+0x400>)
 801d3f0:	4630      	mov	r0, r6
 801d3f2:	f000 f889 	bl	801d508 <siprintf>
 801d3f6:	e7d1      	b.n	801d39c <_scanf_float+0x378>
 801d3f8:	f011 0f04 	tst.w	r1, #4
 801d3fc:	9903      	ldr	r1, [sp, #12]
 801d3fe:	600a      	str	r2, [r1, #0]
 801d400:	d1db      	bne.n	801d3ba <_scanf_float+0x396>
 801d402:	eeb4 0b40 	vcmp.f64	d0, d0
 801d406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d40a:	681e      	ldr	r6, [r3, #0]
 801d40c:	d705      	bvc.n	801d41a <_scanf_float+0x3f6>
 801d40e:	4806      	ldr	r0, [pc, #24]	; (801d428 <_scanf_float+0x404>)
 801d410:	f000 f874 	bl	801d4fc <nanf>
 801d414:	ed86 0a00 	vstr	s0, [r6]
 801d418:	e7d2      	b.n	801d3c0 <_scanf_float+0x39c>
 801d41a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801d41e:	e7f9      	b.n	801d414 <_scanf_float+0x3f0>
 801d420:	2500      	movs	r5, #0
 801d422:	e640      	b.n	801d0a6 <_scanf_float+0x82>
 801d424:	08024030 	.word	0x08024030
 801d428:	0802413b 	.word	0x0802413b

0801d42c <iprintf>:
 801d42c:	b40f      	push	{r0, r1, r2, r3}
 801d42e:	4b0a      	ldr	r3, [pc, #40]	; (801d458 <iprintf+0x2c>)
 801d430:	b513      	push	{r0, r1, r4, lr}
 801d432:	681c      	ldr	r4, [r3, #0]
 801d434:	b124      	cbz	r4, 801d440 <iprintf+0x14>
 801d436:	69a3      	ldr	r3, [r4, #24]
 801d438:	b913      	cbnz	r3, 801d440 <iprintf+0x14>
 801d43a:	4620      	mov	r0, r4
 801d43c:	f001 ff1e 	bl	801f27c <__sinit>
 801d440:	ab05      	add	r3, sp, #20
 801d442:	9a04      	ldr	r2, [sp, #16]
 801d444:	68a1      	ldr	r1, [r4, #8]
 801d446:	9301      	str	r3, [sp, #4]
 801d448:	4620      	mov	r0, r4
 801d44a:	f003 fa0f 	bl	802086c <_vfiprintf_r>
 801d44e:	b002      	add	sp, #8
 801d450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d454:	b004      	add	sp, #16
 801d456:	4770      	bx	lr
 801d458:	2400383c 	.word	0x2400383c

0801d45c <rand>:
 801d45c:	4b17      	ldr	r3, [pc, #92]	; (801d4bc <rand+0x60>)
 801d45e:	b510      	push	{r4, lr}
 801d460:	681c      	ldr	r4, [r3, #0]
 801d462:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801d464:	b9b3      	cbnz	r3, 801d494 <rand+0x38>
 801d466:	2018      	movs	r0, #24
 801d468:	f7ff f8a8 	bl	801c5bc <malloc>
 801d46c:	63a0      	str	r0, [r4, #56]	; 0x38
 801d46e:	b928      	cbnz	r0, 801d47c <rand+0x20>
 801d470:	4602      	mov	r2, r0
 801d472:	4b13      	ldr	r3, [pc, #76]	; (801d4c0 <rand+0x64>)
 801d474:	4813      	ldr	r0, [pc, #76]	; (801d4c4 <rand+0x68>)
 801d476:	214e      	movs	r1, #78	; 0x4e
 801d478:	f000 ffb4 	bl	801e3e4 <__assert_func>
 801d47c:	4a12      	ldr	r2, [pc, #72]	; (801d4c8 <rand+0x6c>)
 801d47e:	4b13      	ldr	r3, [pc, #76]	; (801d4cc <rand+0x70>)
 801d480:	e9c0 2300 	strd	r2, r3, [r0]
 801d484:	4b12      	ldr	r3, [pc, #72]	; (801d4d0 <rand+0x74>)
 801d486:	6083      	str	r3, [r0, #8]
 801d488:	230b      	movs	r3, #11
 801d48a:	8183      	strh	r3, [r0, #12]
 801d48c:	2201      	movs	r2, #1
 801d48e:	2300      	movs	r3, #0
 801d490:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801d494:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801d496:	480f      	ldr	r0, [pc, #60]	; (801d4d4 <rand+0x78>)
 801d498:	690a      	ldr	r2, [r1, #16]
 801d49a:	694b      	ldr	r3, [r1, #20]
 801d49c:	4c0e      	ldr	r4, [pc, #56]	; (801d4d8 <rand+0x7c>)
 801d49e:	4350      	muls	r0, r2
 801d4a0:	fb04 0003 	mla	r0, r4, r3, r0
 801d4a4:	fba2 3404 	umull	r3, r4, r2, r4
 801d4a8:	1c5a      	adds	r2, r3, #1
 801d4aa:	4404      	add	r4, r0
 801d4ac:	f144 0000 	adc.w	r0, r4, #0
 801d4b0:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801d4b4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801d4b8:	bd10      	pop	{r4, pc}
 801d4ba:	bf00      	nop
 801d4bc:	2400383c 	.word	0x2400383c
 801d4c0:	08024035 	.word	0x08024035
 801d4c4:	0802404c 	.word	0x0802404c
 801d4c8:	abcd330e 	.word	0xabcd330e
 801d4cc:	e66d1234 	.word	0xe66d1234
 801d4d0:	0005deec 	.word	0x0005deec
 801d4d4:	5851f42d 	.word	0x5851f42d
 801d4d8:	4c957f2d 	.word	0x4c957f2d

0801d4dc <_sbrk_r>:
 801d4dc:	b538      	push	{r3, r4, r5, lr}
 801d4de:	4d06      	ldr	r5, [pc, #24]	; (801d4f8 <_sbrk_r+0x1c>)
 801d4e0:	2300      	movs	r3, #0
 801d4e2:	4604      	mov	r4, r0
 801d4e4:	4608      	mov	r0, r1
 801d4e6:	602b      	str	r3, [r5, #0]
 801d4e8:	f7e4 feb8 	bl	800225c <_sbrk>
 801d4ec:	1c43      	adds	r3, r0, #1
 801d4ee:	d102      	bne.n	801d4f6 <_sbrk_r+0x1a>
 801d4f0:	682b      	ldr	r3, [r5, #0]
 801d4f2:	b103      	cbz	r3, 801d4f6 <_sbrk_r+0x1a>
 801d4f4:	6023      	str	r3, [r4, #0]
 801d4f6:	bd38      	pop	{r3, r4, r5, pc}
 801d4f8:	24009a6c 	.word	0x24009a6c

0801d4fc <nanf>:
 801d4fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d504 <nanf+0x8>
 801d500:	4770      	bx	lr
 801d502:	bf00      	nop
 801d504:	7fc00000 	.word	0x7fc00000

0801d508 <siprintf>:
 801d508:	b40e      	push	{r1, r2, r3}
 801d50a:	b500      	push	{lr}
 801d50c:	b09c      	sub	sp, #112	; 0x70
 801d50e:	ab1d      	add	r3, sp, #116	; 0x74
 801d510:	9002      	str	r0, [sp, #8]
 801d512:	9006      	str	r0, [sp, #24]
 801d514:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d518:	4809      	ldr	r0, [pc, #36]	; (801d540 <siprintf+0x38>)
 801d51a:	9107      	str	r1, [sp, #28]
 801d51c:	9104      	str	r1, [sp, #16]
 801d51e:	4909      	ldr	r1, [pc, #36]	; (801d544 <siprintf+0x3c>)
 801d520:	f853 2b04 	ldr.w	r2, [r3], #4
 801d524:	9105      	str	r1, [sp, #20]
 801d526:	6800      	ldr	r0, [r0, #0]
 801d528:	9301      	str	r3, [sp, #4]
 801d52a:	a902      	add	r1, sp, #8
 801d52c:	f003 f874 	bl	8020618 <_svfiprintf_r>
 801d530:	9b02      	ldr	r3, [sp, #8]
 801d532:	2200      	movs	r2, #0
 801d534:	701a      	strb	r2, [r3, #0]
 801d536:	b01c      	add	sp, #112	; 0x70
 801d538:	f85d eb04 	ldr.w	lr, [sp], #4
 801d53c:	b003      	add	sp, #12
 801d53e:	4770      	bx	lr
 801d540:	2400383c 	.word	0x2400383c
 801d544:	ffff0208 	.word	0xffff0208

0801d548 <strncmp>:
 801d548:	b510      	push	{r4, lr}
 801d54a:	b16a      	cbz	r2, 801d568 <strncmp+0x20>
 801d54c:	3901      	subs	r1, #1
 801d54e:	1884      	adds	r4, r0, r2
 801d550:	f810 3b01 	ldrb.w	r3, [r0], #1
 801d554:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801d558:	4293      	cmp	r3, r2
 801d55a:	d103      	bne.n	801d564 <strncmp+0x1c>
 801d55c:	42a0      	cmp	r0, r4
 801d55e:	d001      	beq.n	801d564 <strncmp+0x1c>
 801d560:	2b00      	cmp	r3, #0
 801d562:	d1f5      	bne.n	801d550 <strncmp+0x8>
 801d564:	1a98      	subs	r0, r3, r2
 801d566:	bd10      	pop	{r4, pc}
 801d568:	4610      	mov	r0, r2
 801d56a:	e7fc      	b.n	801d566 <strncmp+0x1e>

0801d56c <sulp>:
 801d56c:	b570      	push	{r4, r5, r6, lr}
 801d56e:	4604      	mov	r4, r0
 801d570:	460d      	mov	r5, r1
 801d572:	4616      	mov	r6, r2
 801d574:	ec45 4b10 	vmov	d0, r4, r5
 801d578:	f002 fe94 	bl	80202a4 <__ulp>
 801d57c:	b17e      	cbz	r6, 801d59e <sulp+0x32>
 801d57e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801d582:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801d586:	2b00      	cmp	r3, #0
 801d588:	dd09      	ble.n	801d59e <sulp+0x32>
 801d58a:	051b      	lsls	r3, r3, #20
 801d58c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801d590:	2000      	movs	r0, #0
 801d592:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801d596:	ec41 0b17 	vmov	d7, r0, r1
 801d59a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d59e:	bd70      	pop	{r4, r5, r6, pc}

0801d5a0 <_strtod_l>:
 801d5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5a4:	ed2d 8b0c 	vpush	{d8-d13}
 801d5a8:	b09d      	sub	sp, #116	; 0x74
 801d5aa:	461f      	mov	r7, r3
 801d5ac:	2300      	movs	r3, #0
 801d5ae:	9318      	str	r3, [sp, #96]	; 0x60
 801d5b0:	4ba6      	ldr	r3, [pc, #664]	; (801d84c <_strtod_l+0x2ac>)
 801d5b2:	9213      	str	r2, [sp, #76]	; 0x4c
 801d5b4:	681b      	ldr	r3, [r3, #0]
 801d5b6:	9308      	str	r3, [sp, #32]
 801d5b8:	4604      	mov	r4, r0
 801d5ba:	4618      	mov	r0, r3
 801d5bc:	468a      	mov	sl, r1
 801d5be:	f7e2 fe8f 	bl	80002e0 <strlen>
 801d5c2:	f04f 0800 	mov.w	r8, #0
 801d5c6:	4605      	mov	r5, r0
 801d5c8:	f04f 0900 	mov.w	r9, #0
 801d5cc:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 801d5d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d5d2:	781a      	ldrb	r2, [r3, #0]
 801d5d4:	2a2b      	cmp	r2, #43	; 0x2b
 801d5d6:	d04d      	beq.n	801d674 <_strtod_l+0xd4>
 801d5d8:	d83a      	bhi.n	801d650 <_strtod_l+0xb0>
 801d5da:	2a0d      	cmp	r2, #13
 801d5dc:	d833      	bhi.n	801d646 <_strtod_l+0xa6>
 801d5de:	2a08      	cmp	r2, #8
 801d5e0:	d833      	bhi.n	801d64a <_strtod_l+0xaa>
 801d5e2:	2a00      	cmp	r2, #0
 801d5e4:	d03d      	beq.n	801d662 <_strtod_l+0xc2>
 801d5e6:	2300      	movs	r3, #0
 801d5e8:	930b      	str	r3, [sp, #44]	; 0x2c
 801d5ea:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801d5ec:	7833      	ldrb	r3, [r6, #0]
 801d5ee:	2b30      	cmp	r3, #48	; 0x30
 801d5f0:	f040 80b6 	bne.w	801d760 <_strtod_l+0x1c0>
 801d5f4:	7873      	ldrb	r3, [r6, #1]
 801d5f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801d5fa:	2b58      	cmp	r3, #88	; 0x58
 801d5fc:	d16d      	bne.n	801d6da <_strtod_l+0x13a>
 801d5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d600:	9301      	str	r3, [sp, #4]
 801d602:	ab18      	add	r3, sp, #96	; 0x60
 801d604:	9702      	str	r7, [sp, #8]
 801d606:	9300      	str	r3, [sp, #0]
 801d608:	4a91      	ldr	r2, [pc, #580]	; (801d850 <_strtod_l+0x2b0>)
 801d60a:	ab19      	add	r3, sp, #100	; 0x64
 801d60c:	a917      	add	r1, sp, #92	; 0x5c
 801d60e:	4620      	mov	r0, r4
 801d610:	f001 ff4a 	bl	801f4a8 <__gethex>
 801d614:	f010 0507 	ands.w	r5, r0, #7
 801d618:	4607      	mov	r7, r0
 801d61a:	d005      	beq.n	801d628 <_strtod_l+0x88>
 801d61c:	2d06      	cmp	r5, #6
 801d61e:	d12b      	bne.n	801d678 <_strtod_l+0xd8>
 801d620:	3601      	adds	r6, #1
 801d622:	2300      	movs	r3, #0
 801d624:	9617      	str	r6, [sp, #92]	; 0x5c
 801d626:	930b      	str	r3, [sp, #44]	; 0x2c
 801d628:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801d62a:	2b00      	cmp	r3, #0
 801d62c:	f040 856e 	bne.w	801e10c <_strtod_l+0xb6c>
 801d630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d632:	b1e3      	cbz	r3, 801d66e <_strtod_l+0xce>
 801d634:	ec49 8b17 	vmov	d7, r8, r9
 801d638:	eeb1 0b47 	vneg.f64	d0, d7
 801d63c:	b01d      	add	sp, #116	; 0x74
 801d63e:	ecbd 8b0c 	vpop	{d8-d13}
 801d642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d646:	2a20      	cmp	r2, #32
 801d648:	d1cd      	bne.n	801d5e6 <_strtod_l+0x46>
 801d64a:	3301      	adds	r3, #1
 801d64c:	9317      	str	r3, [sp, #92]	; 0x5c
 801d64e:	e7bf      	b.n	801d5d0 <_strtod_l+0x30>
 801d650:	2a2d      	cmp	r2, #45	; 0x2d
 801d652:	d1c8      	bne.n	801d5e6 <_strtod_l+0x46>
 801d654:	2201      	movs	r2, #1
 801d656:	920b      	str	r2, [sp, #44]	; 0x2c
 801d658:	1c5a      	adds	r2, r3, #1
 801d65a:	9217      	str	r2, [sp, #92]	; 0x5c
 801d65c:	785b      	ldrb	r3, [r3, #1]
 801d65e:	2b00      	cmp	r3, #0
 801d660:	d1c3      	bne.n	801d5ea <_strtod_l+0x4a>
 801d662:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801d664:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 801d668:	2b00      	cmp	r3, #0
 801d66a:	f040 854d 	bne.w	801e108 <_strtod_l+0xb68>
 801d66e:	ec49 8b10 	vmov	d0, r8, r9
 801d672:	e7e3      	b.n	801d63c <_strtod_l+0x9c>
 801d674:	2200      	movs	r2, #0
 801d676:	e7ee      	b.n	801d656 <_strtod_l+0xb6>
 801d678:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801d67a:	b13a      	cbz	r2, 801d68c <_strtod_l+0xec>
 801d67c:	2135      	movs	r1, #53	; 0x35
 801d67e:	a81a      	add	r0, sp, #104	; 0x68
 801d680:	f002 ff1c 	bl	80204bc <__copybits>
 801d684:	9918      	ldr	r1, [sp, #96]	; 0x60
 801d686:	4620      	mov	r0, r4
 801d688:	f002 fae0 	bl	801fc4c <_Bfree>
 801d68c:	3d01      	subs	r5, #1
 801d68e:	2d05      	cmp	r5, #5
 801d690:	d807      	bhi.n	801d6a2 <_strtod_l+0x102>
 801d692:	e8df f005 	tbb	[pc, r5]
 801d696:	0b0e      	.short	0x0b0e
 801d698:	030e1d18 	.word	0x030e1d18
 801d69c:	f04f 0900 	mov.w	r9, #0
 801d6a0:	46c8      	mov	r8, r9
 801d6a2:	073b      	lsls	r3, r7, #28
 801d6a4:	d5c0      	bpl.n	801d628 <_strtod_l+0x88>
 801d6a6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 801d6aa:	e7bd      	b.n	801d628 <_strtod_l+0x88>
 801d6ac:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 801d6b0:	e7f7      	b.n	801d6a2 <_strtod_l+0x102>
 801d6b2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 801d6b6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801d6b8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801d6bc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801d6c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801d6c4:	e7ed      	b.n	801d6a2 <_strtod_l+0x102>
 801d6c6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 801d854 <_strtod_l+0x2b4>
 801d6ca:	f04f 0800 	mov.w	r8, #0
 801d6ce:	e7e8      	b.n	801d6a2 <_strtod_l+0x102>
 801d6d0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801d6d4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801d6d8:	e7e3      	b.n	801d6a2 <_strtod_l+0x102>
 801d6da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d6dc:	1c5a      	adds	r2, r3, #1
 801d6de:	9217      	str	r2, [sp, #92]	; 0x5c
 801d6e0:	785b      	ldrb	r3, [r3, #1]
 801d6e2:	2b30      	cmp	r3, #48	; 0x30
 801d6e4:	d0f9      	beq.n	801d6da <_strtod_l+0x13a>
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	d09e      	beq.n	801d628 <_strtod_l+0x88>
 801d6ea:	2301      	movs	r3, #1
 801d6ec:	9306      	str	r3, [sp, #24]
 801d6ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d6f0:	930c      	str	r3, [sp, #48]	; 0x30
 801d6f2:	2300      	movs	r3, #0
 801d6f4:	9304      	str	r3, [sp, #16]
 801d6f6:	930a      	str	r3, [sp, #40]	; 0x28
 801d6f8:	461e      	mov	r6, r3
 801d6fa:	220a      	movs	r2, #10
 801d6fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801d6fe:	f890 b000 	ldrb.w	fp, [r0]
 801d702:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 801d706:	b2d9      	uxtb	r1, r3
 801d708:	2909      	cmp	r1, #9
 801d70a:	d92b      	bls.n	801d764 <_strtod_l+0x1c4>
 801d70c:	9908      	ldr	r1, [sp, #32]
 801d70e:	462a      	mov	r2, r5
 801d710:	f7ff ff1a 	bl	801d548 <strncmp>
 801d714:	2800      	cmp	r0, #0
 801d716:	d035      	beq.n	801d784 <_strtod_l+0x1e4>
 801d718:	2000      	movs	r0, #0
 801d71a:	465a      	mov	r2, fp
 801d71c:	4633      	mov	r3, r6
 801d71e:	4683      	mov	fp, r0
 801d720:	4601      	mov	r1, r0
 801d722:	2a65      	cmp	r2, #101	; 0x65
 801d724:	d001      	beq.n	801d72a <_strtod_l+0x18a>
 801d726:	2a45      	cmp	r2, #69	; 0x45
 801d728:	d118      	bne.n	801d75c <_strtod_l+0x1bc>
 801d72a:	b91b      	cbnz	r3, 801d734 <_strtod_l+0x194>
 801d72c:	9b06      	ldr	r3, [sp, #24]
 801d72e:	4303      	orrs	r3, r0
 801d730:	d097      	beq.n	801d662 <_strtod_l+0xc2>
 801d732:	2300      	movs	r3, #0
 801d734:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 801d738:	f10a 0201 	add.w	r2, sl, #1
 801d73c:	9217      	str	r2, [sp, #92]	; 0x5c
 801d73e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801d742:	2a2b      	cmp	r2, #43	; 0x2b
 801d744:	d077      	beq.n	801d836 <_strtod_l+0x296>
 801d746:	2a2d      	cmp	r2, #45	; 0x2d
 801d748:	d07d      	beq.n	801d846 <_strtod_l+0x2a6>
 801d74a:	f04f 0e00 	mov.w	lr, #0
 801d74e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801d752:	2d09      	cmp	r5, #9
 801d754:	f240 8084 	bls.w	801d860 <_strtod_l+0x2c0>
 801d758:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 801d75c:	2500      	movs	r5, #0
 801d75e:	e09f      	b.n	801d8a0 <_strtod_l+0x300>
 801d760:	2300      	movs	r3, #0
 801d762:	e7c3      	b.n	801d6ec <_strtod_l+0x14c>
 801d764:	2e08      	cmp	r6, #8
 801d766:	bfd5      	itete	le
 801d768:	990a      	ldrle	r1, [sp, #40]	; 0x28
 801d76a:	9904      	ldrgt	r1, [sp, #16]
 801d76c:	fb02 3301 	mlale	r3, r2, r1, r3
 801d770:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d774:	f100 0001 	add.w	r0, r0, #1
 801d778:	bfd4      	ite	le
 801d77a:	930a      	strle	r3, [sp, #40]	; 0x28
 801d77c:	9304      	strgt	r3, [sp, #16]
 801d77e:	3601      	adds	r6, #1
 801d780:	9017      	str	r0, [sp, #92]	; 0x5c
 801d782:	e7bb      	b.n	801d6fc <_strtod_l+0x15c>
 801d784:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d786:	195a      	adds	r2, r3, r5
 801d788:	9217      	str	r2, [sp, #92]	; 0x5c
 801d78a:	5d5a      	ldrb	r2, [r3, r5]
 801d78c:	b3ae      	cbz	r6, 801d7fa <_strtod_l+0x25a>
 801d78e:	4683      	mov	fp, r0
 801d790:	4633      	mov	r3, r6
 801d792:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801d796:	2909      	cmp	r1, #9
 801d798:	d912      	bls.n	801d7c0 <_strtod_l+0x220>
 801d79a:	2101      	movs	r1, #1
 801d79c:	e7c1      	b.n	801d722 <_strtod_l+0x182>
 801d79e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d7a0:	1c5a      	adds	r2, r3, #1
 801d7a2:	9217      	str	r2, [sp, #92]	; 0x5c
 801d7a4:	785a      	ldrb	r2, [r3, #1]
 801d7a6:	3001      	adds	r0, #1
 801d7a8:	2a30      	cmp	r2, #48	; 0x30
 801d7aa:	d0f8      	beq.n	801d79e <_strtod_l+0x1fe>
 801d7ac:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801d7b0:	2b08      	cmp	r3, #8
 801d7b2:	f200 84b0 	bhi.w	801e116 <_strtod_l+0xb76>
 801d7b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d7b8:	930c      	str	r3, [sp, #48]	; 0x30
 801d7ba:	4683      	mov	fp, r0
 801d7bc:	2000      	movs	r0, #0
 801d7be:	4603      	mov	r3, r0
 801d7c0:	3a30      	subs	r2, #48	; 0x30
 801d7c2:	f100 0101 	add.w	r1, r0, #1
 801d7c6:	d012      	beq.n	801d7ee <_strtod_l+0x24e>
 801d7c8:	448b      	add	fp, r1
 801d7ca:	eb00 0c03 	add.w	ip, r0, r3
 801d7ce:	4619      	mov	r1, r3
 801d7d0:	250a      	movs	r5, #10
 801d7d2:	4561      	cmp	r1, ip
 801d7d4:	d113      	bne.n	801d7fe <_strtod_l+0x25e>
 801d7d6:	1819      	adds	r1, r3, r0
 801d7d8:	2908      	cmp	r1, #8
 801d7da:	f103 0301 	add.w	r3, r3, #1
 801d7de:	4403      	add	r3, r0
 801d7e0:	dc1d      	bgt.n	801d81e <_strtod_l+0x27e>
 801d7e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 801d7e4:	210a      	movs	r1, #10
 801d7e6:	fb01 2200 	mla	r2, r1, r0, r2
 801d7ea:	920a      	str	r2, [sp, #40]	; 0x28
 801d7ec:	2100      	movs	r1, #0
 801d7ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801d7f0:	1c50      	adds	r0, r2, #1
 801d7f2:	9017      	str	r0, [sp, #92]	; 0x5c
 801d7f4:	7852      	ldrb	r2, [r2, #1]
 801d7f6:	4608      	mov	r0, r1
 801d7f8:	e7cb      	b.n	801d792 <_strtod_l+0x1f2>
 801d7fa:	4630      	mov	r0, r6
 801d7fc:	e7d4      	b.n	801d7a8 <_strtod_l+0x208>
 801d7fe:	2908      	cmp	r1, #8
 801d800:	dc04      	bgt.n	801d80c <_strtod_l+0x26c>
 801d802:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801d804:	436f      	muls	r7, r5
 801d806:	970a      	str	r7, [sp, #40]	; 0x28
 801d808:	3101      	adds	r1, #1
 801d80a:	e7e2      	b.n	801d7d2 <_strtod_l+0x232>
 801d80c:	f101 0e01 	add.w	lr, r1, #1
 801d810:	f1be 0f10 	cmp.w	lr, #16
 801d814:	bfde      	ittt	le
 801d816:	9f04      	ldrle	r7, [sp, #16]
 801d818:	436f      	mulle	r7, r5
 801d81a:	9704      	strle	r7, [sp, #16]
 801d81c:	e7f4      	b.n	801d808 <_strtod_l+0x268>
 801d81e:	2b10      	cmp	r3, #16
 801d820:	bfdf      	itttt	le
 801d822:	9804      	ldrle	r0, [sp, #16]
 801d824:	210a      	movle	r1, #10
 801d826:	fb01 2200 	mlale	r2, r1, r0, r2
 801d82a:	9204      	strle	r2, [sp, #16]
 801d82c:	e7de      	b.n	801d7ec <_strtod_l+0x24c>
 801d82e:	f04f 0b00 	mov.w	fp, #0
 801d832:	2101      	movs	r1, #1
 801d834:	e77a      	b.n	801d72c <_strtod_l+0x18c>
 801d836:	f04f 0e00 	mov.w	lr, #0
 801d83a:	f10a 0202 	add.w	r2, sl, #2
 801d83e:	9217      	str	r2, [sp, #92]	; 0x5c
 801d840:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801d844:	e783      	b.n	801d74e <_strtod_l+0x1ae>
 801d846:	f04f 0e01 	mov.w	lr, #1
 801d84a:	e7f6      	b.n	801d83a <_strtod_l+0x29a>
 801d84c:	08024288 	.word	0x08024288
 801d850:	080240ac 	.word	0x080240ac
 801d854:	7ff00000 	.word	0x7ff00000
 801d858:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801d85a:	1c55      	adds	r5, r2, #1
 801d85c:	9517      	str	r5, [sp, #92]	; 0x5c
 801d85e:	7852      	ldrb	r2, [r2, #1]
 801d860:	2a30      	cmp	r2, #48	; 0x30
 801d862:	d0f9      	beq.n	801d858 <_strtod_l+0x2b8>
 801d864:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801d868:	2d08      	cmp	r5, #8
 801d86a:	f63f af77 	bhi.w	801d75c <_strtod_l+0x1bc>
 801d86e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801d872:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801d874:	9208      	str	r2, [sp, #32]
 801d876:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801d878:	1c55      	adds	r5, r2, #1
 801d87a:	9517      	str	r5, [sp, #92]	; 0x5c
 801d87c:	7852      	ldrb	r2, [r2, #1]
 801d87e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801d882:	2f09      	cmp	r7, #9
 801d884:	d937      	bls.n	801d8f6 <_strtod_l+0x356>
 801d886:	9f08      	ldr	r7, [sp, #32]
 801d888:	1bed      	subs	r5, r5, r7
 801d88a:	2d08      	cmp	r5, #8
 801d88c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801d890:	dc02      	bgt.n	801d898 <_strtod_l+0x2f8>
 801d892:	4565      	cmp	r5, ip
 801d894:	bfa8      	it	ge
 801d896:	4665      	movge	r5, ip
 801d898:	f1be 0f00 	cmp.w	lr, #0
 801d89c:	d000      	beq.n	801d8a0 <_strtod_l+0x300>
 801d89e:	426d      	negs	r5, r5
 801d8a0:	2b00      	cmp	r3, #0
 801d8a2:	d14f      	bne.n	801d944 <_strtod_l+0x3a4>
 801d8a4:	9b06      	ldr	r3, [sp, #24]
 801d8a6:	4303      	orrs	r3, r0
 801d8a8:	f47f aebe 	bne.w	801d628 <_strtod_l+0x88>
 801d8ac:	2900      	cmp	r1, #0
 801d8ae:	f47f aed8 	bne.w	801d662 <_strtod_l+0xc2>
 801d8b2:	2a69      	cmp	r2, #105	; 0x69
 801d8b4:	d027      	beq.n	801d906 <_strtod_l+0x366>
 801d8b6:	dc24      	bgt.n	801d902 <_strtod_l+0x362>
 801d8b8:	2a49      	cmp	r2, #73	; 0x49
 801d8ba:	d024      	beq.n	801d906 <_strtod_l+0x366>
 801d8bc:	2a4e      	cmp	r2, #78	; 0x4e
 801d8be:	f47f aed0 	bne.w	801d662 <_strtod_l+0xc2>
 801d8c2:	499b      	ldr	r1, [pc, #620]	; (801db30 <_strtod_l+0x590>)
 801d8c4:	a817      	add	r0, sp, #92	; 0x5c
 801d8c6:	f002 f847 	bl	801f958 <__match>
 801d8ca:	2800      	cmp	r0, #0
 801d8cc:	f43f aec9 	beq.w	801d662 <_strtod_l+0xc2>
 801d8d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d8d2:	781b      	ldrb	r3, [r3, #0]
 801d8d4:	2b28      	cmp	r3, #40	; 0x28
 801d8d6:	d12d      	bne.n	801d934 <_strtod_l+0x394>
 801d8d8:	4996      	ldr	r1, [pc, #600]	; (801db34 <_strtod_l+0x594>)
 801d8da:	aa1a      	add	r2, sp, #104	; 0x68
 801d8dc:	a817      	add	r0, sp, #92	; 0x5c
 801d8de:	f002 f84f 	bl	801f980 <__hexnan>
 801d8e2:	2805      	cmp	r0, #5
 801d8e4:	d126      	bne.n	801d934 <_strtod_l+0x394>
 801d8e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801d8e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 801d8ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801d8f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801d8f4:	e698      	b.n	801d628 <_strtod_l+0x88>
 801d8f6:	250a      	movs	r5, #10
 801d8f8:	fb05 250c 	mla	r5, r5, ip, r2
 801d8fc:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 801d900:	e7b9      	b.n	801d876 <_strtod_l+0x2d6>
 801d902:	2a6e      	cmp	r2, #110	; 0x6e
 801d904:	e7db      	b.n	801d8be <_strtod_l+0x31e>
 801d906:	498c      	ldr	r1, [pc, #560]	; (801db38 <_strtod_l+0x598>)
 801d908:	a817      	add	r0, sp, #92	; 0x5c
 801d90a:	f002 f825 	bl	801f958 <__match>
 801d90e:	2800      	cmp	r0, #0
 801d910:	f43f aea7 	beq.w	801d662 <_strtod_l+0xc2>
 801d914:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d916:	4989      	ldr	r1, [pc, #548]	; (801db3c <_strtod_l+0x59c>)
 801d918:	3b01      	subs	r3, #1
 801d91a:	a817      	add	r0, sp, #92	; 0x5c
 801d91c:	9317      	str	r3, [sp, #92]	; 0x5c
 801d91e:	f002 f81b 	bl	801f958 <__match>
 801d922:	b910      	cbnz	r0, 801d92a <_strtod_l+0x38a>
 801d924:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801d926:	3301      	adds	r3, #1
 801d928:	9317      	str	r3, [sp, #92]	; 0x5c
 801d92a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 801db50 <_strtod_l+0x5b0>
 801d92e:	f04f 0800 	mov.w	r8, #0
 801d932:	e679      	b.n	801d628 <_strtod_l+0x88>
 801d934:	4882      	ldr	r0, [pc, #520]	; (801db40 <_strtod_l+0x5a0>)
 801d936:	f003 f8cb 	bl	8020ad0 <nan>
 801d93a:	ed8d 0b04 	vstr	d0, [sp, #16]
 801d93e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801d942:	e671      	b.n	801d628 <_strtod_l+0x88>
 801d944:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 801d948:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d94c:	eba5 020b 	sub.w	r2, r5, fp
 801d950:	2e00      	cmp	r6, #0
 801d952:	bf08      	it	eq
 801d954:	461e      	moveq	r6, r3
 801d956:	2b10      	cmp	r3, #16
 801d958:	ed8d 7b08 	vstr	d7, [sp, #32]
 801d95c:	9206      	str	r2, [sp, #24]
 801d95e:	461a      	mov	r2, r3
 801d960:	bfa8      	it	ge
 801d962:	2210      	movge	r2, #16
 801d964:	2b09      	cmp	r3, #9
 801d966:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 801d96a:	dd0e      	ble.n	801d98a <_strtod_l+0x3ea>
 801d96c:	4975      	ldr	r1, [pc, #468]	; (801db44 <_strtod_l+0x5a4>)
 801d96e:	eddd 7a04 	vldr	s15, [sp, #16]
 801d972:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d976:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801d97a:	ed9d 5b08 	vldr	d5, [sp, #32]
 801d97e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d982:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d986:	ec59 8b17 	vmov	r8, r9, d7
 801d98a:	2b0f      	cmp	r3, #15
 801d98c:	dc37      	bgt.n	801d9fe <_strtod_l+0x45e>
 801d98e:	9906      	ldr	r1, [sp, #24]
 801d990:	2900      	cmp	r1, #0
 801d992:	f43f ae49 	beq.w	801d628 <_strtod_l+0x88>
 801d996:	dd23      	ble.n	801d9e0 <_strtod_l+0x440>
 801d998:	2916      	cmp	r1, #22
 801d99a:	dc0b      	bgt.n	801d9b4 <_strtod_l+0x414>
 801d99c:	4b69      	ldr	r3, [pc, #420]	; (801db44 <_strtod_l+0x5a4>)
 801d99e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801d9a2:	ed93 7b00 	vldr	d7, [r3]
 801d9a6:	ec49 8b16 	vmov	d6, r8, r9
 801d9aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d9ae:	ec59 8b17 	vmov	r8, r9, d7
 801d9b2:	e639      	b.n	801d628 <_strtod_l+0x88>
 801d9b4:	9806      	ldr	r0, [sp, #24]
 801d9b6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801d9ba:	4281      	cmp	r1, r0
 801d9bc:	db1f      	blt.n	801d9fe <_strtod_l+0x45e>
 801d9be:	4a61      	ldr	r2, [pc, #388]	; (801db44 <_strtod_l+0x5a4>)
 801d9c0:	f1c3 030f 	rsb	r3, r3, #15
 801d9c4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801d9c8:	ed91 7b00 	vldr	d7, [r1]
 801d9cc:	ec49 8b16 	vmov	d6, r8, r9
 801d9d0:	1ac3      	subs	r3, r0, r3
 801d9d2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801d9d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d9da:	ed92 6b00 	vldr	d6, [r2]
 801d9de:	e7e4      	b.n	801d9aa <_strtod_l+0x40a>
 801d9e0:	9906      	ldr	r1, [sp, #24]
 801d9e2:	3116      	adds	r1, #22
 801d9e4:	db0b      	blt.n	801d9fe <_strtod_l+0x45e>
 801d9e6:	4b57      	ldr	r3, [pc, #348]	; (801db44 <_strtod_l+0x5a4>)
 801d9e8:	ebab 0505 	sub.w	r5, fp, r5
 801d9ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801d9f0:	ed95 7b00 	vldr	d7, [r5]
 801d9f4:	ec49 8b16 	vmov	d6, r8, r9
 801d9f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801d9fc:	e7d7      	b.n	801d9ae <_strtod_l+0x40e>
 801d9fe:	9906      	ldr	r1, [sp, #24]
 801da00:	1a9a      	subs	r2, r3, r2
 801da02:	440a      	add	r2, r1
 801da04:	2a00      	cmp	r2, #0
 801da06:	dd74      	ble.n	801daf2 <_strtod_l+0x552>
 801da08:	f012 000f 	ands.w	r0, r2, #15
 801da0c:	d00a      	beq.n	801da24 <_strtod_l+0x484>
 801da0e:	494d      	ldr	r1, [pc, #308]	; (801db44 <_strtod_l+0x5a4>)
 801da10:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801da14:	ed91 7b00 	vldr	d7, [r1]
 801da18:	ec49 8b16 	vmov	d6, r8, r9
 801da1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801da20:	ec59 8b17 	vmov	r8, r9, d7
 801da24:	f032 020f 	bics.w	r2, r2, #15
 801da28:	d04f      	beq.n	801daca <_strtod_l+0x52a>
 801da2a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801da2e:	dd22      	ble.n	801da76 <_strtod_l+0x4d6>
 801da30:	2500      	movs	r5, #0
 801da32:	462e      	mov	r6, r5
 801da34:	950a      	str	r5, [sp, #40]	; 0x28
 801da36:	462f      	mov	r7, r5
 801da38:	2322      	movs	r3, #34	; 0x22
 801da3a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 801db50 <_strtod_l+0x5b0>
 801da3e:	6023      	str	r3, [r4, #0]
 801da40:	f04f 0800 	mov.w	r8, #0
 801da44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801da46:	2b00      	cmp	r3, #0
 801da48:	f43f adee 	beq.w	801d628 <_strtod_l+0x88>
 801da4c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801da4e:	4620      	mov	r0, r4
 801da50:	f002 f8fc 	bl	801fc4c <_Bfree>
 801da54:	4639      	mov	r1, r7
 801da56:	4620      	mov	r0, r4
 801da58:	f002 f8f8 	bl	801fc4c <_Bfree>
 801da5c:	4631      	mov	r1, r6
 801da5e:	4620      	mov	r0, r4
 801da60:	f002 f8f4 	bl	801fc4c <_Bfree>
 801da64:	990a      	ldr	r1, [sp, #40]	; 0x28
 801da66:	4620      	mov	r0, r4
 801da68:	f002 f8f0 	bl	801fc4c <_Bfree>
 801da6c:	4629      	mov	r1, r5
 801da6e:	4620      	mov	r0, r4
 801da70:	f002 f8ec 	bl	801fc4c <_Bfree>
 801da74:	e5d8      	b.n	801d628 <_strtod_l+0x88>
 801da76:	e9cd 8904 	strd	r8, r9, [sp, #16]
 801da7a:	2000      	movs	r0, #0
 801da7c:	4f32      	ldr	r7, [pc, #200]	; (801db48 <_strtod_l+0x5a8>)
 801da7e:	1112      	asrs	r2, r2, #4
 801da80:	4601      	mov	r1, r0
 801da82:	2a01      	cmp	r2, #1
 801da84:	dc24      	bgt.n	801dad0 <_strtod_l+0x530>
 801da86:	b108      	cbz	r0, 801da8c <_strtod_l+0x4ec>
 801da88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801da8c:	4a2e      	ldr	r2, [pc, #184]	; (801db48 <_strtod_l+0x5a8>)
 801da8e:	482f      	ldr	r0, [pc, #188]	; (801db4c <_strtod_l+0x5ac>)
 801da90:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 801da94:	ed91 7b00 	vldr	d7, [r1]
 801da98:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801da9c:	ec49 8b16 	vmov	d6, r8, r9
 801daa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801daa4:	ed8d 7b04 	vstr	d7, [sp, #16]
 801daa8:	9905      	ldr	r1, [sp, #20]
 801daaa:	4a29      	ldr	r2, [pc, #164]	; (801db50 <_strtod_l+0x5b0>)
 801daac:	400a      	ands	r2, r1
 801daae:	4282      	cmp	r2, r0
 801dab0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801dab4:	d8bc      	bhi.n	801da30 <_strtod_l+0x490>
 801dab6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801daba:	4282      	cmp	r2, r0
 801dabc:	bf86      	itte	hi
 801dabe:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 801db54 <_strtod_l+0x5b4>
 801dac2:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 801dac6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801daca:	2200      	movs	r2, #0
 801dacc:	9204      	str	r2, [sp, #16]
 801dace:	e07f      	b.n	801dbd0 <_strtod_l+0x630>
 801dad0:	f012 0f01 	tst.w	r2, #1
 801dad4:	d00a      	beq.n	801daec <_strtod_l+0x54c>
 801dad6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 801dada:	ed90 7b00 	vldr	d7, [r0]
 801dade:	ed9d 6b04 	vldr	d6, [sp, #16]
 801dae2:	ee26 7b07 	vmul.f64	d7, d6, d7
 801dae6:	ed8d 7b04 	vstr	d7, [sp, #16]
 801daea:	2001      	movs	r0, #1
 801daec:	3101      	adds	r1, #1
 801daee:	1052      	asrs	r2, r2, #1
 801daf0:	e7c7      	b.n	801da82 <_strtod_l+0x4e2>
 801daf2:	d0ea      	beq.n	801daca <_strtod_l+0x52a>
 801daf4:	4252      	negs	r2, r2
 801daf6:	f012 000f 	ands.w	r0, r2, #15
 801dafa:	d00a      	beq.n	801db12 <_strtod_l+0x572>
 801dafc:	4911      	ldr	r1, [pc, #68]	; (801db44 <_strtod_l+0x5a4>)
 801dafe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801db02:	ed91 7b00 	vldr	d7, [r1]
 801db06:	ec49 8b16 	vmov	d6, r8, r9
 801db0a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801db0e:	ec59 8b17 	vmov	r8, r9, d7
 801db12:	1112      	asrs	r2, r2, #4
 801db14:	d0d9      	beq.n	801daca <_strtod_l+0x52a>
 801db16:	2a1f      	cmp	r2, #31
 801db18:	dd1e      	ble.n	801db58 <_strtod_l+0x5b8>
 801db1a:	2500      	movs	r5, #0
 801db1c:	462e      	mov	r6, r5
 801db1e:	950a      	str	r5, [sp, #40]	; 0x28
 801db20:	462f      	mov	r7, r5
 801db22:	2322      	movs	r3, #34	; 0x22
 801db24:	f04f 0800 	mov.w	r8, #0
 801db28:	f04f 0900 	mov.w	r9, #0
 801db2c:	6023      	str	r3, [r4, #0]
 801db2e:	e789      	b.n	801da44 <_strtod_l+0x4a4>
 801db30:	08024009 	.word	0x08024009
 801db34:	080240c0 	.word	0x080240c0
 801db38:	08024001 	.word	0x08024001
 801db3c:	0802413f 	.word	0x0802413f
 801db40:	0802413b 	.word	0x0802413b
 801db44:	08024328 	.word	0x08024328
 801db48:	08024300 	.word	0x08024300
 801db4c:	7ca00000 	.word	0x7ca00000
 801db50:	7ff00000 	.word	0x7ff00000
 801db54:	7fefffff 	.word	0x7fefffff
 801db58:	f012 0110 	ands.w	r1, r2, #16
 801db5c:	bf18      	it	ne
 801db5e:	216a      	movne	r1, #106	; 0x6a
 801db60:	e9cd 8908 	strd	r8, r9, [sp, #32]
 801db64:	9104      	str	r1, [sp, #16]
 801db66:	49c0      	ldr	r1, [pc, #768]	; (801de68 <_strtod_l+0x8c8>)
 801db68:	2000      	movs	r0, #0
 801db6a:	07d7      	lsls	r7, r2, #31
 801db6c:	d508      	bpl.n	801db80 <_strtod_l+0x5e0>
 801db6e:	ed9d 6b08 	vldr	d6, [sp, #32]
 801db72:	ed91 7b00 	vldr	d7, [r1]
 801db76:	ee26 7b07 	vmul.f64	d7, d6, d7
 801db7a:	ed8d 7b08 	vstr	d7, [sp, #32]
 801db7e:	2001      	movs	r0, #1
 801db80:	1052      	asrs	r2, r2, #1
 801db82:	f101 0108 	add.w	r1, r1, #8
 801db86:	d1f0      	bne.n	801db6a <_strtod_l+0x5ca>
 801db88:	b108      	cbz	r0, 801db8e <_strtod_l+0x5ee>
 801db8a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 801db8e:	9a04      	ldr	r2, [sp, #16]
 801db90:	b1ba      	cbz	r2, 801dbc2 <_strtod_l+0x622>
 801db92:	f3c9 520a 	ubfx	r2, r9, #20, #11
 801db96:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 801db9a:	2a00      	cmp	r2, #0
 801db9c:	4649      	mov	r1, r9
 801db9e:	dd10      	ble.n	801dbc2 <_strtod_l+0x622>
 801dba0:	2a1f      	cmp	r2, #31
 801dba2:	f340 8132 	ble.w	801de0a <_strtod_l+0x86a>
 801dba6:	2a34      	cmp	r2, #52	; 0x34
 801dba8:	bfde      	ittt	le
 801dbaa:	3a20      	suble	r2, #32
 801dbac:	f04f 30ff 	movle.w	r0, #4294967295	; 0xffffffff
 801dbb0:	fa00 f202 	lslle.w	r2, r0, r2
 801dbb4:	f04f 0800 	mov.w	r8, #0
 801dbb8:	bfcc      	ite	gt
 801dbba:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801dbbe:	ea02 0901 	andle.w	r9, r2, r1
 801dbc2:	ec49 8b17 	vmov	d7, r8, r9
 801dbc6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dbca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dbce:	d0a4      	beq.n	801db1a <_strtod_l+0x57a>
 801dbd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801dbd2:	9200      	str	r2, [sp, #0]
 801dbd4:	990c      	ldr	r1, [sp, #48]	; 0x30
 801dbd6:	4632      	mov	r2, r6
 801dbd8:	4620      	mov	r0, r4
 801dbda:	f002 f8a3 	bl	801fd24 <__s2b>
 801dbde:	900a      	str	r0, [sp, #40]	; 0x28
 801dbe0:	2800      	cmp	r0, #0
 801dbe2:	f43f af25 	beq.w	801da30 <_strtod_l+0x490>
 801dbe6:	9b06      	ldr	r3, [sp, #24]
 801dbe8:	ebab 0505 	sub.w	r5, fp, r5
 801dbec:	2b00      	cmp	r3, #0
 801dbee:	bfb4      	ite	lt
 801dbf0:	462b      	movlt	r3, r5
 801dbf2:	2300      	movge	r3, #0
 801dbf4:	930c      	str	r3, [sp, #48]	; 0x30
 801dbf6:	9b06      	ldr	r3, [sp, #24]
 801dbf8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 801de50 <_strtod_l+0x8b0>
 801dbfc:	ed9f ab96 	vldr	d10, [pc, #600]	; 801de58 <_strtod_l+0x8b8>
 801dc00:	ed9f bb97 	vldr	d11, [pc, #604]	; 801de60 <_strtod_l+0x8c0>
 801dc04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801dc08:	2500      	movs	r5, #0
 801dc0a:	9312      	str	r3, [sp, #72]	; 0x48
 801dc0c:	462e      	mov	r6, r5
 801dc0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dc10:	4620      	mov	r0, r4
 801dc12:	6859      	ldr	r1, [r3, #4]
 801dc14:	f001 ffda 	bl	801fbcc <_Balloc>
 801dc18:	4607      	mov	r7, r0
 801dc1a:	2800      	cmp	r0, #0
 801dc1c:	f43f af0c 	beq.w	801da38 <_strtod_l+0x498>
 801dc20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dc22:	691a      	ldr	r2, [r3, #16]
 801dc24:	3202      	adds	r2, #2
 801dc26:	f103 010c 	add.w	r1, r3, #12
 801dc2a:	0092      	lsls	r2, r2, #2
 801dc2c:	300c      	adds	r0, #12
 801dc2e:	f7fe fcdb 	bl	801c5e8 <memcpy>
 801dc32:	ec49 8b10 	vmov	d0, r8, r9
 801dc36:	aa1a      	add	r2, sp, #104	; 0x68
 801dc38:	a919      	add	r1, sp, #100	; 0x64
 801dc3a:	4620      	mov	r0, r4
 801dc3c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 801dc40:	f002 fbac 	bl	802039c <__d2b>
 801dc44:	9018      	str	r0, [sp, #96]	; 0x60
 801dc46:	2800      	cmp	r0, #0
 801dc48:	f43f aef6 	beq.w	801da38 <_strtod_l+0x498>
 801dc4c:	2101      	movs	r1, #1
 801dc4e:	4620      	mov	r0, r4
 801dc50:	f002 f902 	bl	801fe58 <__i2b>
 801dc54:	4606      	mov	r6, r0
 801dc56:	2800      	cmp	r0, #0
 801dc58:	f43f aeee 	beq.w	801da38 <_strtod_l+0x498>
 801dc5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801dc5e:	991a      	ldr	r1, [sp, #104]	; 0x68
 801dc60:	2b00      	cmp	r3, #0
 801dc62:	bfab      	itete	ge
 801dc64:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801dc66:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 801dc68:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 801dc6c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 801dc70:	bfac      	ite	ge
 801dc72:	eb03 0b02 	addge.w	fp, r3, r2
 801dc76:	eba2 0a03 	sublt.w	sl, r2, r3
 801dc7a:	9a04      	ldr	r2, [sp, #16]
 801dc7c:	1a9b      	subs	r3, r3, r2
 801dc7e:	440b      	add	r3, r1
 801dc80:	4a7a      	ldr	r2, [pc, #488]	; (801de6c <_strtod_l+0x8cc>)
 801dc82:	3b01      	subs	r3, #1
 801dc84:	4293      	cmp	r3, r2
 801dc86:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801dc8a:	f280 80d1 	bge.w	801de30 <_strtod_l+0x890>
 801dc8e:	1ad2      	subs	r2, r2, r3
 801dc90:	2a1f      	cmp	r2, #31
 801dc92:	eba1 0102 	sub.w	r1, r1, r2
 801dc96:	f04f 0001 	mov.w	r0, #1
 801dc9a:	f300 80bd 	bgt.w	801de18 <_strtod_l+0x878>
 801dc9e:	fa00 f302 	lsl.w	r3, r0, r2
 801dca2:	930e      	str	r3, [sp, #56]	; 0x38
 801dca4:	2300      	movs	r3, #0
 801dca6:	930d      	str	r3, [sp, #52]	; 0x34
 801dca8:	eb0b 0301 	add.w	r3, fp, r1
 801dcac:	9a04      	ldr	r2, [sp, #16]
 801dcae:	459b      	cmp	fp, r3
 801dcb0:	448a      	add	sl, r1
 801dcb2:	4492      	add	sl, r2
 801dcb4:	465a      	mov	r2, fp
 801dcb6:	bfa8      	it	ge
 801dcb8:	461a      	movge	r2, r3
 801dcba:	4552      	cmp	r2, sl
 801dcbc:	bfa8      	it	ge
 801dcbe:	4652      	movge	r2, sl
 801dcc0:	2a00      	cmp	r2, #0
 801dcc2:	bfc2      	ittt	gt
 801dcc4:	1a9b      	subgt	r3, r3, r2
 801dcc6:	ebaa 0a02 	subgt.w	sl, sl, r2
 801dcca:	ebab 0b02 	subgt.w	fp, fp, r2
 801dcce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801dcd0:	2a00      	cmp	r2, #0
 801dcd2:	dd18      	ble.n	801dd06 <_strtod_l+0x766>
 801dcd4:	4631      	mov	r1, r6
 801dcd6:	4620      	mov	r0, r4
 801dcd8:	9315      	str	r3, [sp, #84]	; 0x54
 801dcda:	f002 f979 	bl	801ffd0 <__pow5mult>
 801dcde:	4606      	mov	r6, r0
 801dce0:	2800      	cmp	r0, #0
 801dce2:	f43f aea9 	beq.w	801da38 <_strtod_l+0x498>
 801dce6:	4601      	mov	r1, r0
 801dce8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801dcea:	4620      	mov	r0, r4
 801dcec:	f002 f8ca 	bl	801fe84 <__multiply>
 801dcf0:	9014      	str	r0, [sp, #80]	; 0x50
 801dcf2:	2800      	cmp	r0, #0
 801dcf4:	f43f aea0 	beq.w	801da38 <_strtod_l+0x498>
 801dcf8:	9918      	ldr	r1, [sp, #96]	; 0x60
 801dcfa:	4620      	mov	r0, r4
 801dcfc:	f001 ffa6 	bl	801fc4c <_Bfree>
 801dd00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801dd02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801dd04:	9218      	str	r2, [sp, #96]	; 0x60
 801dd06:	2b00      	cmp	r3, #0
 801dd08:	f300 8097 	bgt.w	801de3a <_strtod_l+0x89a>
 801dd0c:	9b06      	ldr	r3, [sp, #24]
 801dd0e:	2b00      	cmp	r3, #0
 801dd10:	dd08      	ble.n	801dd24 <_strtod_l+0x784>
 801dd12:	4639      	mov	r1, r7
 801dd14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801dd16:	4620      	mov	r0, r4
 801dd18:	f002 f95a 	bl	801ffd0 <__pow5mult>
 801dd1c:	4607      	mov	r7, r0
 801dd1e:	2800      	cmp	r0, #0
 801dd20:	f43f ae8a 	beq.w	801da38 <_strtod_l+0x498>
 801dd24:	f1ba 0f00 	cmp.w	sl, #0
 801dd28:	dd08      	ble.n	801dd3c <_strtod_l+0x79c>
 801dd2a:	4639      	mov	r1, r7
 801dd2c:	4652      	mov	r2, sl
 801dd2e:	4620      	mov	r0, r4
 801dd30:	f002 f9a8 	bl	8020084 <__lshift>
 801dd34:	4607      	mov	r7, r0
 801dd36:	2800      	cmp	r0, #0
 801dd38:	f43f ae7e 	beq.w	801da38 <_strtod_l+0x498>
 801dd3c:	f1bb 0f00 	cmp.w	fp, #0
 801dd40:	dd08      	ble.n	801dd54 <_strtod_l+0x7b4>
 801dd42:	4631      	mov	r1, r6
 801dd44:	465a      	mov	r2, fp
 801dd46:	4620      	mov	r0, r4
 801dd48:	f002 f99c 	bl	8020084 <__lshift>
 801dd4c:	4606      	mov	r6, r0
 801dd4e:	2800      	cmp	r0, #0
 801dd50:	f43f ae72 	beq.w	801da38 <_strtod_l+0x498>
 801dd54:	9918      	ldr	r1, [sp, #96]	; 0x60
 801dd56:	463a      	mov	r2, r7
 801dd58:	4620      	mov	r0, r4
 801dd5a:	f002 fa1b 	bl	8020194 <__mdiff>
 801dd5e:	4605      	mov	r5, r0
 801dd60:	2800      	cmp	r0, #0
 801dd62:	f43f ae69 	beq.w	801da38 <_strtod_l+0x498>
 801dd66:	2300      	movs	r3, #0
 801dd68:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801dd6c:	60c3      	str	r3, [r0, #12]
 801dd6e:	4631      	mov	r1, r6
 801dd70:	f002 f9f4 	bl	802015c <__mcmp>
 801dd74:	2800      	cmp	r0, #0
 801dd76:	da7f      	bge.n	801de78 <_strtod_l+0x8d8>
 801dd78:	ea5a 0308 	orrs.w	r3, sl, r8
 801dd7c:	f040 80a5 	bne.w	801deca <_strtod_l+0x92a>
 801dd80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dd84:	2b00      	cmp	r3, #0
 801dd86:	f040 80a0 	bne.w	801deca <_strtod_l+0x92a>
 801dd8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801dd8e:	0d1b      	lsrs	r3, r3, #20
 801dd90:	051b      	lsls	r3, r3, #20
 801dd92:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801dd96:	f240 8098 	bls.w	801deca <_strtod_l+0x92a>
 801dd9a:	696b      	ldr	r3, [r5, #20]
 801dd9c:	b91b      	cbnz	r3, 801dda6 <_strtod_l+0x806>
 801dd9e:	692b      	ldr	r3, [r5, #16]
 801dda0:	2b01      	cmp	r3, #1
 801dda2:	f340 8092 	ble.w	801deca <_strtod_l+0x92a>
 801dda6:	4629      	mov	r1, r5
 801dda8:	2201      	movs	r2, #1
 801ddaa:	4620      	mov	r0, r4
 801ddac:	f002 f96a 	bl	8020084 <__lshift>
 801ddb0:	4631      	mov	r1, r6
 801ddb2:	4605      	mov	r5, r0
 801ddb4:	f002 f9d2 	bl	802015c <__mcmp>
 801ddb8:	2800      	cmp	r0, #0
 801ddba:	f340 8086 	ble.w	801deca <_strtod_l+0x92a>
 801ddbe:	9904      	ldr	r1, [sp, #16]
 801ddc0:	4a2b      	ldr	r2, [pc, #172]	; (801de70 <_strtod_l+0x8d0>)
 801ddc2:	464b      	mov	r3, r9
 801ddc4:	2900      	cmp	r1, #0
 801ddc6:	f000 80a1 	beq.w	801df0c <_strtod_l+0x96c>
 801ddca:	ea02 0109 	and.w	r1, r2, r9
 801ddce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801ddd2:	f300 809b 	bgt.w	801df0c <_strtod_l+0x96c>
 801ddd6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801ddda:	f77f aea2 	ble.w	801db22 <_strtod_l+0x582>
 801ddde:	4a25      	ldr	r2, [pc, #148]	; (801de74 <_strtod_l+0x8d4>)
 801dde0:	2300      	movs	r3, #0
 801dde2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 801dde6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 801ddea:	ec49 8b17 	vmov	d7, r8, r9
 801ddee:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ddf2:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ddf6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801ddfa:	4313      	orrs	r3, r2
 801ddfc:	bf08      	it	eq
 801ddfe:	2322      	moveq	r3, #34	; 0x22
 801de00:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801de04:	bf08      	it	eq
 801de06:	6023      	streq	r3, [r4, #0]
 801de08:	e620      	b.n	801da4c <_strtod_l+0x4ac>
 801de0a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801de0e:	fa01 f202 	lsl.w	r2, r1, r2
 801de12:	ea02 0808 	and.w	r8, r2, r8
 801de16:	e6d4      	b.n	801dbc2 <_strtod_l+0x622>
 801de18:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801de1c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801de20:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801de24:	33e2      	adds	r3, #226	; 0xe2
 801de26:	fa00 f303 	lsl.w	r3, r0, r3
 801de2a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 801de2e:	e73b      	b.n	801dca8 <_strtod_l+0x708>
 801de30:	2000      	movs	r0, #0
 801de32:	2301      	movs	r3, #1
 801de34:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 801de38:	e736      	b.n	801dca8 <_strtod_l+0x708>
 801de3a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801de3c:	461a      	mov	r2, r3
 801de3e:	4620      	mov	r0, r4
 801de40:	f002 f920 	bl	8020084 <__lshift>
 801de44:	9018      	str	r0, [sp, #96]	; 0x60
 801de46:	2800      	cmp	r0, #0
 801de48:	f47f af60 	bne.w	801dd0c <_strtod_l+0x76c>
 801de4c:	e5f4      	b.n	801da38 <_strtod_l+0x498>
 801de4e:	bf00      	nop
 801de50:	94a03595 	.word	0x94a03595
 801de54:	3fcfffff 	.word	0x3fcfffff
 801de58:	94a03595 	.word	0x94a03595
 801de5c:	3fdfffff 	.word	0x3fdfffff
 801de60:	35afe535 	.word	0x35afe535
 801de64:	3fe00000 	.word	0x3fe00000
 801de68:	080240d8 	.word	0x080240d8
 801de6c:	fffffc02 	.word	0xfffffc02
 801de70:	7ff00000 	.word	0x7ff00000
 801de74:	39500000 	.word	0x39500000
 801de78:	46cb      	mov	fp, r9
 801de7a:	d165      	bne.n	801df48 <_strtod_l+0x9a8>
 801de7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801de80:	f1ba 0f00 	cmp.w	sl, #0
 801de84:	d02a      	beq.n	801dedc <_strtod_l+0x93c>
 801de86:	4aaa      	ldr	r2, [pc, #680]	; (801e130 <_strtod_l+0xb90>)
 801de88:	4293      	cmp	r3, r2
 801de8a:	d12b      	bne.n	801dee4 <_strtod_l+0x944>
 801de8c:	9b04      	ldr	r3, [sp, #16]
 801de8e:	4641      	mov	r1, r8
 801de90:	b1fb      	cbz	r3, 801ded2 <_strtod_l+0x932>
 801de92:	4aa8      	ldr	r2, [pc, #672]	; (801e134 <_strtod_l+0xb94>)
 801de94:	ea09 0202 	and.w	r2, r9, r2
 801de98:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801de9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801dea0:	d81a      	bhi.n	801ded8 <_strtod_l+0x938>
 801dea2:	0d12      	lsrs	r2, r2, #20
 801dea4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801dea8:	fa00 f303 	lsl.w	r3, r0, r3
 801deac:	4299      	cmp	r1, r3
 801deae:	d119      	bne.n	801dee4 <_strtod_l+0x944>
 801deb0:	4ba1      	ldr	r3, [pc, #644]	; (801e138 <_strtod_l+0xb98>)
 801deb2:	459b      	cmp	fp, r3
 801deb4:	d102      	bne.n	801debc <_strtod_l+0x91c>
 801deb6:	3101      	adds	r1, #1
 801deb8:	f43f adbe 	beq.w	801da38 <_strtod_l+0x498>
 801debc:	4b9d      	ldr	r3, [pc, #628]	; (801e134 <_strtod_l+0xb94>)
 801debe:	ea0b 0303 	and.w	r3, fp, r3
 801dec2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801dec6:	f04f 0800 	mov.w	r8, #0
 801deca:	9b04      	ldr	r3, [sp, #16]
 801decc:	2b00      	cmp	r3, #0
 801dece:	d186      	bne.n	801ddde <_strtod_l+0x83e>
 801ded0:	e5bc      	b.n	801da4c <_strtod_l+0x4ac>
 801ded2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ded6:	e7e9      	b.n	801deac <_strtod_l+0x90c>
 801ded8:	4603      	mov	r3, r0
 801deda:	e7e7      	b.n	801deac <_strtod_l+0x90c>
 801dedc:	ea53 0308 	orrs.w	r3, r3, r8
 801dee0:	f43f af6d 	beq.w	801ddbe <_strtod_l+0x81e>
 801dee4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801dee6:	b1db      	cbz	r3, 801df20 <_strtod_l+0x980>
 801dee8:	ea13 0f0b 	tst.w	r3, fp
 801deec:	d0ed      	beq.n	801deca <_strtod_l+0x92a>
 801deee:	9a04      	ldr	r2, [sp, #16]
 801def0:	4640      	mov	r0, r8
 801def2:	4649      	mov	r1, r9
 801def4:	f1ba 0f00 	cmp.w	sl, #0
 801def8:	d016      	beq.n	801df28 <_strtod_l+0x988>
 801defa:	f7ff fb37 	bl	801d56c <sulp>
 801defe:	ed9d 7b08 	vldr	d7, [sp, #32]
 801df02:	ee37 7b00 	vadd.f64	d7, d7, d0
 801df06:	ec59 8b17 	vmov	r8, r9, d7
 801df0a:	e7de      	b.n	801deca <_strtod_l+0x92a>
 801df0c:	4013      	ands	r3, r2
 801df0e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801df12:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801df16:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801df1a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801df1e:	e7d4      	b.n	801deca <_strtod_l+0x92a>
 801df20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801df22:	ea13 0f08 	tst.w	r3, r8
 801df26:	e7e1      	b.n	801deec <_strtod_l+0x94c>
 801df28:	f7ff fb20 	bl	801d56c <sulp>
 801df2c:	ed9d 7b08 	vldr	d7, [sp, #32]
 801df30:	ee37 7b40 	vsub.f64	d7, d7, d0
 801df34:	ed8d 7b06 	vstr	d7, [sp, #24]
 801df38:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801df3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df40:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 801df44:	d1c1      	bne.n	801deca <_strtod_l+0x92a>
 801df46:	e5ec      	b.n	801db22 <_strtod_l+0x582>
 801df48:	4631      	mov	r1, r6
 801df4a:	4628      	mov	r0, r5
 801df4c:	f002 fa82 	bl	8020454 <__ratio>
 801df50:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801df54:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801df58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df5c:	d867      	bhi.n	801e02e <_strtod_l+0xa8e>
 801df5e:	f1ba 0f00 	cmp.w	sl, #0
 801df62:	d044      	beq.n	801dfee <_strtod_l+0xa4e>
 801df64:	4b75      	ldr	r3, [pc, #468]	; (801e13c <_strtod_l+0xb9c>)
 801df66:	2200      	movs	r2, #0
 801df68:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801df6c:	4971      	ldr	r1, [pc, #452]	; (801e134 <_strtod_l+0xb94>)
 801df6e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 801e148 <_strtod_l+0xba8>
 801df72:	ea0b 0001 	and.w	r0, fp, r1
 801df76:	4560      	cmp	r0, ip
 801df78:	900d      	str	r0, [sp, #52]	; 0x34
 801df7a:	f040 808b 	bne.w	801e094 <_strtod_l+0xaf4>
 801df7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801df82:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801df86:	ec49 8b10 	vmov	d0, r8, r9
 801df8a:	ec43 2b1c 	vmov	d12, r2, r3
 801df8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801df92:	f002 f987 	bl	80202a4 <__ulp>
 801df96:	ec49 8b1d 	vmov	d13, r8, r9
 801df9a:	eeac db00 	vfma.f64	d13, d12, d0
 801df9e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 801dfa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801dfa4:	4963      	ldr	r1, [pc, #396]	; (801e134 <_strtod_l+0xb94>)
 801dfa6:	4a66      	ldr	r2, [pc, #408]	; (801e140 <_strtod_l+0xba0>)
 801dfa8:	4019      	ands	r1, r3
 801dfaa:	4291      	cmp	r1, r2
 801dfac:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 801dfb0:	d947      	bls.n	801e042 <_strtod_l+0xaa2>
 801dfb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dfb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801dfb8:	4293      	cmp	r3, r2
 801dfba:	d103      	bne.n	801dfc4 <_strtod_l+0xa24>
 801dfbc:	9b08      	ldr	r3, [sp, #32]
 801dfbe:	3301      	adds	r3, #1
 801dfc0:	f43f ad3a 	beq.w	801da38 <_strtod_l+0x498>
 801dfc4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 801e138 <_strtod_l+0xb98>
 801dfc8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801dfcc:	9918      	ldr	r1, [sp, #96]	; 0x60
 801dfce:	4620      	mov	r0, r4
 801dfd0:	f001 fe3c 	bl	801fc4c <_Bfree>
 801dfd4:	4639      	mov	r1, r7
 801dfd6:	4620      	mov	r0, r4
 801dfd8:	f001 fe38 	bl	801fc4c <_Bfree>
 801dfdc:	4631      	mov	r1, r6
 801dfde:	4620      	mov	r0, r4
 801dfe0:	f001 fe34 	bl	801fc4c <_Bfree>
 801dfe4:	4629      	mov	r1, r5
 801dfe6:	4620      	mov	r0, r4
 801dfe8:	f001 fe30 	bl	801fc4c <_Bfree>
 801dfec:	e60f      	b.n	801dc0e <_strtod_l+0x66e>
 801dfee:	f1b8 0f00 	cmp.w	r8, #0
 801dff2:	d112      	bne.n	801e01a <_strtod_l+0xa7a>
 801dff4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dff8:	b9b3      	cbnz	r3, 801e028 <_strtod_l+0xa88>
 801dffa:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801dffe:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801e002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e006:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801e00a:	d401      	bmi.n	801e010 <_strtod_l+0xa70>
 801e00c:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e010:	eeb1 7b48 	vneg.f64	d7, d8
 801e014:	ec53 2b17 	vmov	r2, r3, d7
 801e018:	e7a8      	b.n	801df6c <_strtod_l+0x9cc>
 801e01a:	f1b8 0f01 	cmp.w	r8, #1
 801e01e:	d103      	bne.n	801e028 <_strtod_l+0xa88>
 801e020:	f1b9 0f00 	cmp.w	r9, #0
 801e024:	f43f ad7d 	beq.w	801db22 <_strtod_l+0x582>
 801e028:	4b46      	ldr	r3, [pc, #280]	; (801e144 <_strtod_l+0xba4>)
 801e02a:	2200      	movs	r2, #0
 801e02c:	e79c      	b.n	801df68 <_strtod_l+0x9c8>
 801e02e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801e032:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e036:	f1ba 0f00 	cmp.w	sl, #0
 801e03a:	d0e9      	beq.n	801e010 <_strtod_l+0xa70>
 801e03c:	ec53 2b18 	vmov	r2, r3, d8
 801e040:	e794      	b.n	801df6c <_strtod_l+0x9cc>
 801e042:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801e046:	9b04      	ldr	r3, [sp, #16]
 801e048:	2b00      	cmp	r3, #0
 801e04a:	d1bf      	bne.n	801dfcc <_strtod_l+0xa2c>
 801e04c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801e050:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801e052:	0d1b      	lsrs	r3, r3, #20
 801e054:	051b      	lsls	r3, r3, #20
 801e056:	429a      	cmp	r2, r3
 801e058:	d1b8      	bne.n	801dfcc <_strtod_l+0xa2c>
 801e05a:	ec51 0b18 	vmov	r0, r1, d8
 801e05e:	f7e2 fb6b 	bl	8000738 <__aeabi_d2lz>
 801e062:	f7e2 fb23 	bl	80006ac <__aeabi_l2d>
 801e066:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e06a:	ec41 0b17 	vmov	d7, r0, r1
 801e06e:	ea43 0308 	orr.w	r3, r3, r8
 801e072:	ea53 030a 	orrs.w	r3, r3, sl
 801e076:	ee38 8b47 	vsub.f64	d8, d8, d7
 801e07a:	d03e      	beq.n	801e0fa <_strtod_l+0xb5a>
 801e07c:	eeb4 8bca 	vcmpe.f64	d8, d10
 801e080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e084:	f53f ace2 	bmi.w	801da4c <_strtod_l+0x4ac>
 801e088:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801e08c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e090:	dd9c      	ble.n	801dfcc <_strtod_l+0xa2c>
 801e092:	e4db      	b.n	801da4c <_strtod_l+0x4ac>
 801e094:	9904      	ldr	r1, [sp, #16]
 801e096:	b301      	cbz	r1, 801e0da <_strtod_l+0xb3a>
 801e098:	990d      	ldr	r1, [sp, #52]	; 0x34
 801e09a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801e09e:	d81c      	bhi.n	801e0da <_strtod_l+0xb3a>
 801e0a0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801e128 <_strtod_l+0xb88>
 801e0a4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e0a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0ac:	d811      	bhi.n	801e0d2 <_strtod_l+0xb32>
 801e0ae:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801e0b2:	ee18 3a10 	vmov	r3, s16
 801e0b6:	2b01      	cmp	r3, #1
 801e0b8:	bf38      	it	cc
 801e0ba:	2301      	movcc	r3, #1
 801e0bc:	ee08 3a10 	vmov	s16, r3
 801e0c0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801e0c4:	f1ba 0f00 	cmp.w	sl, #0
 801e0c8:	d114      	bne.n	801e0f4 <_strtod_l+0xb54>
 801e0ca:	eeb1 7b48 	vneg.f64	d7, d8
 801e0ce:	ec53 2b17 	vmov	r2, r3, d7
 801e0d2:	980d      	ldr	r0, [sp, #52]	; 0x34
 801e0d4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 801e0d8:	1a0b      	subs	r3, r1, r0
 801e0da:	ed9d 0b08 	vldr	d0, [sp, #32]
 801e0de:	ec43 2b1c 	vmov	d12, r2, r3
 801e0e2:	f002 f8df 	bl	80202a4 <__ulp>
 801e0e6:	ed9d 7b08 	vldr	d7, [sp, #32]
 801e0ea:	eeac 7b00 	vfma.f64	d7, d12, d0
 801e0ee:	ec59 8b17 	vmov	r8, r9, d7
 801e0f2:	e7a8      	b.n	801e046 <_strtod_l+0xaa6>
 801e0f4:	ec53 2b18 	vmov	r2, r3, d8
 801e0f8:	e7eb      	b.n	801e0d2 <_strtod_l+0xb32>
 801e0fa:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801e0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e102:	f57f af63 	bpl.w	801dfcc <_strtod_l+0xa2c>
 801e106:	e4a1      	b.n	801da4c <_strtod_l+0x4ac>
 801e108:	2300      	movs	r3, #0
 801e10a:	930b      	str	r3, [sp, #44]	; 0x2c
 801e10c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801e10e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801e110:	6013      	str	r3, [r2, #0]
 801e112:	f7ff ba8d 	b.w	801d630 <_strtod_l+0x90>
 801e116:	2a65      	cmp	r2, #101	; 0x65
 801e118:	f43f ab89 	beq.w	801d82e <_strtod_l+0x28e>
 801e11c:	2a45      	cmp	r2, #69	; 0x45
 801e11e:	f43f ab86 	beq.w	801d82e <_strtod_l+0x28e>
 801e122:	2101      	movs	r1, #1
 801e124:	f7ff bbbe 	b.w	801d8a4 <_strtod_l+0x304>
 801e128:	ffc00000 	.word	0xffc00000
 801e12c:	41dfffff 	.word	0x41dfffff
 801e130:	000fffff 	.word	0x000fffff
 801e134:	7ff00000 	.word	0x7ff00000
 801e138:	7fefffff 	.word	0x7fefffff
 801e13c:	3ff00000 	.word	0x3ff00000
 801e140:	7c9fffff 	.word	0x7c9fffff
 801e144:	bff00000 	.word	0xbff00000
 801e148:	7fe00000 	.word	0x7fe00000

0801e14c <_strtod_r>:
 801e14c:	4b01      	ldr	r3, [pc, #4]	; (801e154 <_strtod_r+0x8>)
 801e14e:	f7ff ba27 	b.w	801d5a0 <_strtod_l>
 801e152:	bf00      	nop
 801e154:	240038a4 	.word	0x240038a4

0801e158 <_strtol_l.isra.0>:
 801e158:	2b01      	cmp	r3, #1
 801e15a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e15e:	d001      	beq.n	801e164 <_strtol_l.isra.0+0xc>
 801e160:	2b24      	cmp	r3, #36	; 0x24
 801e162:	d906      	bls.n	801e172 <_strtol_l.isra.0+0x1a>
 801e164:	f000 ff6a 	bl	801f03c <__errno>
 801e168:	2316      	movs	r3, #22
 801e16a:	6003      	str	r3, [r0, #0]
 801e16c:	2000      	movs	r0, #0
 801e16e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e172:	4f3a      	ldr	r7, [pc, #232]	; (801e25c <_strtol_l.isra.0+0x104>)
 801e174:	468e      	mov	lr, r1
 801e176:	4676      	mov	r6, lr
 801e178:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801e17c:	5de5      	ldrb	r5, [r4, r7]
 801e17e:	f015 0508 	ands.w	r5, r5, #8
 801e182:	d1f8      	bne.n	801e176 <_strtol_l.isra.0+0x1e>
 801e184:	2c2d      	cmp	r4, #45	; 0x2d
 801e186:	d134      	bne.n	801e1f2 <_strtol_l.isra.0+0x9a>
 801e188:	f89e 4000 	ldrb.w	r4, [lr]
 801e18c:	f04f 0801 	mov.w	r8, #1
 801e190:	f106 0e02 	add.w	lr, r6, #2
 801e194:	2b00      	cmp	r3, #0
 801e196:	d05c      	beq.n	801e252 <_strtol_l.isra.0+0xfa>
 801e198:	2b10      	cmp	r3, #16
 801e19a:	d10c      	bne.n	801e1b6 <_strtol_l.isra.0+0x5e>
 801e19c:	2c30      	cmp	r4, #48	; 0x30
 801e19e:	d10a      	bne.n	801e1b6 <_strtol_l.isra.0+0x5e>
 801e1a0:	f89e 4000 	ldrb.w	r4, [lr]
 801e1a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801e1a8:	2c58      	cmp	r4, #88	; 0x58
 801e1aa:	d14d      	bne.n	801e248 <_strtol_l.isra.0+0xf0>
 801e1ac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801e1b0:	2310      	movs	r3, #16
 801e1b2:	f10e 0e02 	add.w	lr, lr, #2
 801e1b6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801e1ba:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 801e1be:	2600      	movs	r6, #0
 801e1c0:	fbbc f9f3 	udiv	r9, ip, r3
 801e1c4:	4635      	mov	r5, r6
 801e1c6:	fb03 ca19 	mls	sl, r3, r9, ip
 801e1ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801e1ce:	2f09      	cmp	r7, #9
 801e1d0:	d818      	bhi.n	801e204 <_strtol_l.isra.0+0xac>
 801e1d2:	463c      	mov	r4, r7
 801e1d4:	42a3      	cmp	r3, r4
 801e1d6:	dd24      	ble.n	801e222 <_strtol_l.isra.0+0xca>
 801e1d8:	2e00      	cmp	r6, #0
 801e1da:	db1f      	blt.n	801e21c <_strtol_l.isra.0+0xc4>
 801e1dc:	45a9      	cmp	r9, r5
 801e1de:	d31d      	bcc.n	801e21c <_strtol_l.isra.0+0xc4>
 801e1e0:	d101      	bne.n	801e1e6 <_strtol_l.isra.0+0x8e>
 801e1e2:	45a2      	cmp	sl, r4
 801e1e4:	db1a      	blt.n	801e21c <_strtol_l.isra.0+0xc4>
 801e1e6:	fb05 4503 	mla	r5, r5, r3, r4
 801e1ea:	2601      	movs	r6, #1
 801e1ec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801e1f0:	e7eb      	b.n	801e1ca <_strtol_l.isra.0+0x72>
 801e1f2:	2c2b      	cmp	r4, #43	; 0x2b
 801e1f4:	bf08      	it	eq
 801e1f6:	f89e 4000 	ldrbeq.w	r4, [lr]
 801e1fa:	46a8      	mov	r8, r5
 801e1fc:	bf08      	it	eq
 801e1fe:	f106 0e02 	addeq.w	lr, r6, #2
 801e202:	e7c7      	b.n	801e194 <_strtol_l.isra.0+0x3c>
 801e204:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801e208:	2f19      	cmp	r7, #25
 801e20a:	d801      	bhi.n	801e210 <_strtol_l.isra.0+0xb8>
 801e20c:	3c37      	subs	r4, #55	; 0x37
 801e20e:	e7e1      	b.n	801e1d4 <_strtol_l.isra.0+0x7c>
 801e210:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801e214:	2f19      	cmp	r7, #25
 801e216:	d804      	bhi.n	801e222 <_strtol_l.isra.0+0xca>
 801e218:	3c57      	subs	r4, #87	; 0x57
 801e21a:	e7db      	b.n	801e1d4 <_strtol_l.isra.0+0x7c>
 801e21c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 801e220:	e7e4      	b.n	801e1ec <_strtol_l.isra.0+0x94>
 801e222:	2e00      	cmp	r6, #0
 801e224:	da05      	bge.n	801e232 <_strtol_l.isra.0+0xda>
 801e226:	2322      	movs	r3, #34	; 0x22
 801e228:	6003      	str	r3, [r0, #0]
 801e22a:	4665      	mov	r5, ip
 801e22c:	b942      	cbnz	r2, 801e240 <_strtol_l.isra.0+0xe8>
 801e22e:	4628      	mov	r0, r5
 801e230:	e79d      	b.n	801e16e <_strtol_l.isra.0+0x16>
 801e232:	f1b8 0f00 	cmp.w	r8, #0
 801e236:	d000      	beq.n	801e23a <_strtol_l.isra.0+0xe2>
 801e238:	426d      	negs	r5, r5
 801e23a:	2a00      	cmp	r2, #0
 801e23c:	d0f7      	beq.n	801e22e <_strtol_l.isra.0+0xd6>
 801e23e:	b10e      	cbz	r6, 801e244 <_strtol_l.isra.0+0xec>
 801e240:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 801e244:	6011      	str	r1, [r2, #0]
 801e246:	e7f2      	b.n	801e22e <_strtol_l.isra.0+0xd6>
 801e248:	2430      	movs	r4, #48	; 0x30
 801e24a:	2b00      	cmp	r3, #0
 801e24c:	d1b3      	bne.n	801e1b6 <_strtol_l.isra.0+0x5e>
 801e24e:	2308      	movs	r3, #8
 801e250:	e7b1      	b.n	801e1b6 <_strtol_l.isra.0+0x5e>
 801e252:	2c30      	cmp	r4, #48	; 0x30
 801e254:	d0a4      	beq.n	801e1a0 <_strtol_l.isra.0+0x48>
 801e256:	230a      	movs	r3, #10
 801e258:	e7ad      	b.n	801e1b6 <_strtol_l.isra.0+0x5e>
 801e25a:	bf00      	nop
 801e25c:	08023ef5 	.word	0x08023ef5

0801e260 <_strtol_r>:
 801e260:	f7ff bf7a 	b.w	801e158 <_strtol_l.isra.0>

0801e264 <__swbuf_r>:
 801e264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e266:	460e      	mov	r6, r1
 801e268:	4614      	mov	r4, r2
 801e26a:	4605      	mov	r5, r0
 801e26c:	b118      	cbz	r0, 801e276 <__swbuf_r+0x12>
 801e26e:	6983      	ldr	r3, [r0, #24]
 801e270:	b90b      	cbnz	r3, 801e276 <__swbuf_r+0x12>
 801e272:	f001 f803 	bl	801f27c <__sinit>
 801e276:	4b21      	ldr	r3, [pc, #132]	; (801e2fc <__swbuf_r+0x98>)
 801e278:	429c      	cmp	r4, r3
 801e27a:	d12b      	bne.n	801e2d4 <__swbuf_r+0x70>
 801e27c:	686c      	ldr	r4, [r5, #4]
 801e27e:	69a3      	ldr	r3, [r4, #24]
 801e280:	60a3      	str	r3, [r4, #8]
 801e282:	89a3      	ldrh	r3, [r4, #12]
 801e284:	071a      	lsls	r2, r3, #28
 801e286:	d52f      	bpl.n	801e2e8 <__swbuf_r+0x84>
 801e288:	6923      	ldr	r3, [r4, #16]
 801e28a:	b36b      	cbz	r3, 801e2e8 <__swbuf_r+0x84>
 801e28c:	6923      	ldr	r3, [r4, #16]
 801e28e:	6820      	ldr	r0, [r4, #0]
 801e290:	1ac0      	subs	r0, r0, r3
 801e292:	6963      	ldr	r3, [r4, #20]
 801e294:	b2f6      	uxtb	r6, r6
 801e296:	4283      	cmp	r3, r0
 801e298:	4637      	mov	r7, r6
 801e29a:	dc04      	bgt.n	801e2a6 <__swbuf_r+0x42>
 801e29c:	4621      	mov	r1, r4
 801e29e:	4628      	mov	r0, r5
 801e2a0:	f000 ff58 	bl	801f154 <_fflush_r>
 801e2a4:	bb30      	cbnz	r0, 801e2f4 <__swbuf_r+0x90>
 801e2a6:	68a3      	ldr	r3, [r4, #8]
 801e2a8:	3b01      	subs	r3, #1
 801e2aa:	60a3      	str	r3, [r4, #8]
 801e2ac:	6823      	ldr	r3, [r4, #0]
 801e2ae:	1c5a      	adds	r2, r3, #1
 801e2b0:	6022      	str	r2, [r4, #0]
 801e2b2:	701e      	strb	r6, [r3, #0]
 801e2b4:	6963      	ldr	r3, [r4, #20]
 801e2b6:	3001      	adds	r0, #1
 801e2b8:	4283      	cmp	r3, r0
 801e2ba:	d004      	beq.n	801e2c6 <__swbuf_r+0x62>
 801e2bc:	89a3      	ldrh	r3, [r4, #12]
 801e2be:	07db      	lsls	r3, r3, #31
 801e2c0:	d506      	bpl.n	801e2d0 <__swbuf_r+0x6c>
 801e2c2:	2e0a      	cmp	r6, #10
 801e2c4:	d104      	bne.n	801e2d0 <__swbuf_r+0x6c>
 801e2c6:	4621      	mov	r1, r4
 801e2c8:	4628      	mov	r0, r5
 801e2ca:	f000 ff43 	bl	801f154 <_fflush_r>
 801e2ce:	b988      	cbnz	r0, 801e2f4 <__swbuf_r+0x90>
 801e2d0:	4638      	mov	r0, r7
 801e2d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e2d4:	4b0a      	ldr	r3, [pc, #40]	; (801e300 <__swbuf_r+0x9c>)
 801e2d6:	429c      	cmp	r4, r3
 801e2d8:	d101      	bne.n	801e2de <__swbuf_r+0x7a>
 801e2da:	68ac      	ldr	r4, [r5, #8]
 801e2dc:	e7cf      	b.n	801e27e <__swbuf_r+0x1a>
 801e2de:	4b09      	ldr	r3, [pc, #36]	; (801e304 <__swbuf_r+0xa0>)
 801e2e0:	429c      	cmp	r4, r3
 801e2e2:	bf08      	it	eq
 801e2e4:	68ec      	ldreq	r4, [r5, #12]
 801e2e6:	e7ca      	b.n	801e27e <__swbuf_r+0x1a>
 801e2e8:	4621      	mov	r1, r4
 801e2ea:	4628      	mov	r0, r5
 801e2ec:	f000 f80c 	bl	801e308 <__swsetup_r>
 801e2f0:	2800      	cmp	r0, #0
 801e2f2:	d0cb      	beq.n	801e28c <__swbuf_r+0x28>
 801e2f4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801e2f8:	e7ea      	b.n	801e2d0 <__swbuf_r+0x6c>
 801e2fa:	bf00      	nop
 801e2fc:	080241dc 	.word	0x080241dc
 801e300:	080241fc 	.word	0x080241fc
 801e304:	080241bc 	.word	0x080241bc

0801e308 <__swsetup_r>:
 801e308:	4b32      	ldr	r3, [pc, #200]	; (801e3d4 <__swsetup_r+0xcc>)
 801e30a:	b570      	push	{r4, r5, r6, lr}
 801e30c:	681d      	ldr	r5, [r3, #0]
 801e30e:	4606      	mov	r6, r0
 801e310:	460c      	mov	r4, r1
 801e312:	b125      	cbz	r5, 801e31e <__swsetup_r+0x16>
 801e314:	69ab      	ldr	r3, [r5, #24]
 801e316:	b913      	cbnz	r3, 801e31e <__swsetup_r+0x16>
 801e318:	4628      	mov	r0, r5
 801e31a:	f000 ffaf 	bl	801f27c <__sinit>
 801e31e:	4b2e      	ldr	r3, [pc, #184]	; (801e3d8 <__swsetup_r+0xd0>)
 801e320:	429c      	cmp	r4, r3
 801e322:	d10f      	bne.n	801e344 <__swsetup_r+0x3c>
 801e324:	686c      	ldr	r4, [r5, #4]
 801e326:	89a3      	ldrh	r3, [r4, #12]
 801e328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e32c:	0719      	lsls	r1, r3, #28
 801e32e:	d42c      	bmi.n	801e38a <__swsetup_r+0x82>
 801e330:	06dd      	lsls	r5, r3, #27
 801e332:	d411      	bmi.n	801e358 <__swsetup_r+0x50>
 801e334:	2309      	movs	r3, #9
 801e336:	6033      	str	r3, [r6, #0]
 801e338:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801e33c:	81a3      	strh	r3, [r4, #12]
 801e33e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e342:	e03e      	b.n	801e3c2 <__swsetup_r+0xba>
 801e344:	4b25      	ldr	r3, [pc, #148]	; (801e3dc <__swsetup_r+0xd4>)
 801e346:	429c      	cmp	r4, r3
 801e348:	d101      	bne.n	801e34e <__swsetup_r+0x46>
 801e34a:	68ac      	ldr	r4, [r5, #8]
 801e34c:	e7eb      	b.n	801e326 <__swsetup_r+0x1e>
 801e34e:	4b24      	ldr	r3, [pc, #144]	; (801e3e0 <__swsetup_r+0xd8>)
 801e350:	429c      	cmp	r4, r3
 801e352:	bf08      	it	eq
 801e354:	68ec      	ldreq	r4, [r5, #12]
 801e356:	e7e6      	b.n	801e326 <__swsetup_r+0x1e>
 801e358:	0758      	lsls	r0, r3, #29
 801e35a:	d512      	bpl.n	801e382 <__swsetup_r+0x7a>
 801e35c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e35e:	b141      	cbz	r1, 801e372 <__swsetup_r+0x6a>
 801e360:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e364:	4299      	cmp	r1, r3
 801e366:	d002      	beq.n	801e36e <__swsetup_r+0x66>
 801e368:	4630      	mov	r0, r6
 801e36a:	f7fe f96d 	bl	801c648 <_free_r>
 801e36e:	2300      	movs	r3, #0
 801e370:	6363      	str	r3, [r4, #52]	; 0x34
 801e372:	89a3      	ldrh	r3, [r4, #12]
 801e374:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801e378:	81a3      	strh	r3, [r4, #12]
 801e37a:	2300      	movs	r3, #0
 801e37c:	6063      	str	r3, [r4, #4]
 801e37e:	6923      	ldr	r3, [r4, #16]
 801e380:	6023      	str	r3, [r4, #0]
 801e382:	89a3      	ldrh	r3, [r4, #12]
 801e384:	f043 0308 	orr.w	r3, r3, #8
 801e388:	81a3      	strh	r3, [r4, #12]
 801e38a:	6923      	ldr	r3, [r4, #16]
 801e38c:	b94b      	cbnz	r3, 801e3a2 <__swsetup_r+0x9a>
 801e38e:	89a3      	ldrh	r3, [r4, #12]
 801e390:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801e394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e398:	d003      	beq.n	801e3a2 <__swsetup_r+0x9a>
 801e39a:	4621      	mov	r1, r4
 801e39c:	4630      	mov	r0, r6
 801e39e:	f001 fbb7 	bl	801fb10 <__smakebuf_r>
 801e3a2:	89a0      	ldrh	r0, [r4, #12]
 801e3a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e3a8:	f010 0301 	ands.w	r3, r0, #1
 801e3ac:	d00a      	beq.n	801e3c4 <__swsetup_r+0xbc>
 801e3ae:	2300      	movs	r3, #0
 801e3b0:	60a3      	str	r3, [r4, #8]
 801e3b2:	6963      	ldr	r3, [r4, #20]
 801e3b4:	425b      	negs	r3, r3
 801e3b6:	61a3      	str	r3, [r4, #24]
 801e3b8:	6923      	ldr	r3, [r4, #16]
 801e3ba:	b943      	cbnz	r3, 801e3ce <__swsetup_r+0xc6>
 801e3bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801e3c0:	d1ba      	bne.n	801e338 <__swsetup_r+0x30>
 801e3c2:	bd70      	pop	{r4, r5, r6, pc}
 801e3c4:	0781      	lsls	r1, r0, #30
 801e3c6:	bf58      	it	pl
 801e3c8:	6963      	ldrpl	r3, [r4, #20]
 801e3ca:	60a3      	str	r3, [r4, #8]
 801e3cc:	e7f4      	b.n	801e3b8 <__swsetup_r+0xb0>
 801e3ce:	2000      	movs	r0, #0
 801e3d0:	e7f7      	b.n	801e3c2 <__swsetup_r+0xba>
 801e3d2:	bf00      	nop
 801e3d4:	2400383c 	.word	0x2400383c
 801e3d8:	080241dc 	.word	0x080241dc
 801e3dc:	080241fc 	.word	0x080241fc
 801e3e0:	080241bc 	.word	0x080241bc

0801e3e4 <__assert_func>:
 801e3e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e3e6:	4614      	mov	r4, r2
 801e3e8:	461a      	mov	r2, r3
 801e3ea:	4b09      	ldr	r3, [pc, #36]	; (801e410 <__assert_func+0x2c>)
 801e3ec:	681b      	ldr	r3, [r3, #0]
 801e3ee:	4605      	mov	r5, r0
 801e3f0:	68d8      	ldr	r0, [r3, #12]
 801e3f2:	b14c      	cbz	r4, 801e408 <__assert_func+0x24>
 801e3f4:	4b07      	ldr	r3, [pc, #28]	; (801e414 <__assert_func+0x30>)
 801e3f6:	9100      	str	r1, [sp, #0]
 801e3f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e3fc:	4906      	ldr	r1, [pc, #24]	; (801e418 <__assert_func+0x34>)
 801e3fe:	462b      	mov	r3, r5
 801e400:	f000 ffba 	bl	801f378 <fiprintf>
 801e404:	f002 fbce 	bl	8020ba4 <abort>
 801e408:	4b04      	ldr	r3, [pc, #16]	; (801e41c <__assert_func+0x38>)
 801e40a:	461c      	mov	r4, r3
 801e40c:	e7f3      	b.n	801e3f6 <__assert_func+0x12>
 801e40e:	bf00      	nop
 801e410:	2400383c 	.word	0x2400383c
 801e414:	08024100 	.word	0x08024100
 801e418:	0802410d 	.word	0x0802410d
 801e41c:	0802413b 	.word	0x0802413b

0801e420 <quorem>:
 801e420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e424:	6903      	ldr	r3, [r0, #16]
 801e426:	690c      	ldr	r4, [r1, #16]
 801e428:	42a3      	cmp	r3, r4
 801e42a:	4607      	mov	r7, r0
 801e42c:	f2c0 8081 	blt.w	801e532 <quorem+0x112>
 801e430:	3c01      	subs	r4, #1
 801e432:	f101 0814 	add.w	r8, r1, #20
 801e436:	f100 0514 	add.w	r5, r0, #20
 801e43a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e43e:	9301      	str	r3, [sp, #4]
 801e440:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801e444:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e448:	3301      	adds	r3, #1
 801e44a:	429a      	cmp	r2, r3
 801e44c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801e450:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801e454:	fbb2 f6f3 	udiv	r6, r2, r3
 801e458:	d331      	bcc.n	801e4be <quorem+0x9e>
 801e45a:	f04f 0e00 	mov.w	lr, #0
 801e45e:	4640      	mov	r0, r8
 801e460:	46ac      	mov	ip, r5
 801e462:	46f2      	mov	sl, lr
 801e464:	f850 2b04 	ldr.w	r2, [r0], #4
 801e468:	b293      	uxth	r3, r2
 801e46a:	fb06 e303 	mla	r3, r6, r3, lr
 801e46e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801e472:	b29b      	uxth	r3, r3
 801e474:	ebaa 0303 	sub.w	r3, sl, r3
 801e478:	0c12      	lsrs	r2, r2, #16
 801e47a:	f8dc a000 	ldr.w	sl, [ip]
 801e47e:	fb06 e202 	mla	r2, r6, r2, lr
 801e482:	fa13 f38a 	uxtah	r3, r3, sl
 801e486:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801e48a:	fa1f fa82 	uxth.w	sl, r2
 801e48e:	f8dc 2000 	ldr.w	r2, [ip]
 801e492:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801e496:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e49a:	b29b      	uxth	r3, r3
 801e49c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e4a0:	4581      	cmp	r9, r0
 801e4a2:	f84c 3b04 	str.w	r3, [ip], #4
 801e4a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801e4aa:	d2db      	bcs.n	801e464 <quorem+0x44>
 801e4ac:	f855 300b 	ldr.w	r3, [r5, fp]
 801e4b0:	b92b      	cbnz	r3, 801e4be <quorem+0x9e>
 801e4b2:	9b01      	ldr	r3, [sp, #4]
 801e4b4:	3b04      	subs	r3, #4
 801e4b6:	429d      	cmp	r5, r3
 801e4b8:	461a      	mov	r2, r3
 801e4ba:	d32e      	bcc.n	801e51a <quorem+0xfa>
 801e4bc:	613c      	str	r4, [r7, #16]
 801e4be:	4638      	mov	r0, r7
 801e4c0:	f001 fe4c 	bl	802015c <__mcmp>
 801e4c4:	2800      	cmp	r0, #0
 801e4c6:	db24      	blt.n	801e512 <quorem+0xf2>
 801e4c8:	3601      	adds	r6, #1
 801e4ca:	4628      	mov	r0, r5
 801e4cc:	f04f 0c00 	mov.w	ip, #0
 801e4d0:	f858 2b04 	ldr.w	r2, [r8], #4
 801e4d4:	f8d0 e000 	ldr.w	lr, [r0]
 801e4d8:	b293      	uxth	r3, r2
 801e4da:	ebac 0303 	sub.w	r3, ip, r3
 801e4de:	0c12      	lsrs	r2, r2, #16
 801e4e0:	fa13 f38e 	uxtah	r3, r3, lr
 801e4e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801e4e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e4ec:	b29b      	uxth	r3, r3
 801e4ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e4f2:	45c1      	cmp	r9, r8
 801e4f4:	f840 3b04 	str.w	r3, [r0], #4
 801e4f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801e4fc:	d2e8      	bcs.n	801e4d0 <quorem+0xb0>
 801e4fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e506:	b922      	cbnz	r2, 801e512 <quorem+0xf2>
 801e508:	3b04      	subs	r3, #4
 801e50a:	429d      	cmp	r5, r3
 801e50c:	461a      	mov	r2, r3
 801e50e:	d30a      	bcc.n	801e526 <quorem+0x106>
 801e510:	613c      	str	r4, [r7, #16]
 801e512:	4630      	mov	r0, r6
 801e514:	b003      	add	sp, #12
 801e516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e51a:	6812      	ldr	r2, [r2, #0]
 801e51c:	3b04      	subs	r3, #4
 801e51e:	2a00      	cmp	r2, #0
 801e520:	d1cc      	bne.n	801e4bc <quorem+0x9c>
 801e522:	3c01      	subs	r4, #1
 801e524:	e7c7      	b.n	801e4b6 <quorem+0x96>
 801e526:	6812      	ldr	r2, [r2, #0]
 801e528:	3b04      	subs	r3, #4
 801e52a:	2a00      	cmp	r2, #0
 801e52c:	d1f0      	bne.n	801e510 <quorem+0xf0>
 801e52e:	3c01      	subs	r4, #1
 801e530:	e7eb      	b.n	801e50a <quorem+0xea>
 801e532:	2000      	movs	r0, #0
 801e534:	e7ee      	b.n	801e514 <quorem+0xf4>
	...

0801e538 <_dtoa_r>:
 801e538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e53c:	ec59 8b10 	vmov	r8, r9, d0
 801e540:	b095      	sub	sp, #84	; 0x54
 801e542:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801e544:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801e546:	9107      	str	r1, [sp, #28]
 801e548:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801e54c:	4606      	mov	r6, r0
 801e54e:	9209      	str	r2, [sp, #36]	; 0x24
 801e550:	9310      	str	r3, [sp, #64]	; 0x40
 801e552:	b975      	cbnz	r5, 801e572 <_dtoa_r+0x3a>
 801e554:	2010      	movs	r0, #16
 801e556:	f7fe f831 	bl	801c5bc <malloc>
 801e55a:	4602      	mov	r2, r0
 801e55c:	6270      	str	r0, [r6, #36]	; 0x24
 801e55e:	b920      	cbnz	r0, 801e56a <_dtoa_r+0x32>
 801e560:	4bab      	ldr	r3, [pc, #684]	; (801e810 <_dtoa_r+0x2d8>)
 801e562:	21ea      	movs	r1, #234	; 0xea
 801e564:	48ab      	ldr	r0, [pc, #684]	; (801e814 <_dtoa_r+0x2dc>)
 801e566:	f7ff ff3d 	bl	801e3e4 <__assert_func>
 801e56a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801e56e:	6005      	str	r5, [r0, #0]
 801e570:	60c5      	str	r5, [r0, #12]
 801e572:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801e574:	6819      	ldr	r1, [r3, #0]
 801e576:	b151      	cbz	r1, 801e58e <_dtoa_r+0x56>
 801e578:	685a      	ldr	r2, [r3, #4]
 801e57a:	604a      	str	r2, [r1, #4]
 801e57c:	2301      	movs	r3, #1
 801e57e:	4093      	lsls	r3, r2
 801e580:	608b      	str	r3, [r1, #8]
 801e582:	4630      	mov	r0, r6
 801e584:	f001 fb62 	bl	801fc4c <_Bfree>
 801e588:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801e58a:	2200      	movs	r2, #0
 801e58c:	601a      	str	r2, [r3, #0]
 801e58e:	f1b9 0300 	subs.w	r3, r9, #0
 801e592:	bfbb      	ittet	lt
 801e594:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801e598:	9303      	strlt	r3, [sp, #12]
 801e59a:	2300      	movge	r3, #0
 801e59c:	2201      	movlt	r2, #1
 801e59e:	bfac      	ite	ge
 801e5a0:	6023      	strge	r3, [r4, #0]
 801e5a2:	6022      	strlt	r2, [r4, #0]
 801e5a4:	4b9c      	ldr	r3, [pc, #624]	; (801e818 <_dtoa_r+0x2e0>)
 801e5a6:	9c03      	ldr	r4, [sp, #12]
 801e5a8:	43a3      	bics	r3, r4
 801e5aa:	d11a      	bne.n	801e5e2 <_dtoa_r+0xaa>
 801e5ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e5ae:	f242 730f 	movw	r3, #9999	; 0x270f
 801e5b2:	6013      	str	r3, [r2, #0]
 801e5b4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801e5b8:	ea53 0308 	orrs.w	r3, r3, r8
 801e5bc:	f000 8512 	beq.w	801efe4 <_dtoa_r+0xaac>
 801e5c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e5c2:	b953      	cbnz	r3, 801e5da <_dtoa_r+0xa2>
 801e5c4:	4b95      	ldr	r3, [pc, #596]	; (801e81c <_dtoa_r+0x2e4>)
 801e5c6:	e01f      	b.n	801e608 <_dtoa_r+0xd0>
 801e5c8:	4b95      	ldr	r3, [pc, #596]	; (801e820 <_dtoa_r+0x2e8>)
 801e5ca:	9300      	str	r3, [sp, #0]
 801e5cc:	3308      	adds	r3, #8
 801e5ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801e5d0:	6013      	str	r3, [r2, #0]
 801e5d2:	9800      	ldr	r0, [sp, #0]
 801e5d4:	b015      	add	sp, #84	; 0x54
 801e5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e5da:	4b90      	ldr	r3, [pc, #576]	; (801e81c <_dtoa_r+0x2e4>)
 801e5dc:	9300      	str	r3, [sp, #0]
 801e5de:	3303      	adds	r3, #3
 801e5e0:	e7f5      	b.n	801e5ce <_dtoa_r+0x96>
 801e5e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e5e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e5ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e5ee:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801e5f2:	d10b      	bne.n	801e60c <_dtoa_r+0xd4>
 801e5f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e5f6:	2301      	movs	r3, #1
 801e5f8:	6013      	str	r3, [r2, #0]
 801e5fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e5fc:	2b00      	cmp	r3, #0
 801e5fe:	f000 84ee 	beq.w	801efde <_dtoa_r+0xaa6>
 801e602:	4888      	ldr	r0, [pc, #544]	; (801e824 <_dtoa_r+0x2ec>)
 801e604:	6018      	str	r0, [r3, #0]
 801e606:	1e43      	subs	r3, r0, #1
 801e608:	9300      	str	r3, [sp, #0]
 801e60a:	e7e2      	b.n	801e5d2 <_dtoa_r+0x9a>
 801e60c:	a913      	add	r1, sp, #76	; 0x4c
 801e60e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801e612:	aa12      	add	r2, sp, #72	; 0x48
 801e614:	4630      	mov	r0, r6
 801e616:	f001 fec1 	bl	802039c <__d2b>
 801e61a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 801e61e:	4605      	mov	r5, r0
 801e620:	9812      	ldr	r0, [sp, #72]	; 0x48
 801e622:	2900      	cmp	r1, #0
 801e624:	d047      	beq.n	801e6b6 <_dtoa_r+0x17e>
 801e626:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801e628:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801e62c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e630:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801e634:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801e638:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801e63c:	2400      	movs	r4, #0
 801e63e:	ec43 2b16 	vmov	d6, r2, r3
 801e642:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801e646:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 801e7f8 <_dtoa_r+0x2c0>
 801e64a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801e64e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 801e800 <_dtoa_r+0x2c8>
 801e652:	eea7 6b05 	vfma.f64	d6, d7, d5
 801e656:	eeb0 7b46 	vmov.f64	d7, d6
 801e65a:	ee06 1a90 	vmov	s13, r1
 801e65e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801e662:	ed9f 6b69 	vldr	d6, [pc, #420]	; 801e808 <_dtoa_r+0x2d0>
 801e666:	eea5 7b06 	vfma.f64	d7, d5, d6
 801e66a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801e66e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801e672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e676:	ee16 ba90 	vmov	fp, s13
 801e67a:	9411      	str	r4, [sp, #68]	; 0x44
 801e67c:	d508      	bpl.n	801e690 <_dtoa_r+0x158>
 801e67e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801e682:	eeb4 6b47 	vcmp.f64	d6, d7
 801e686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e68a:	bf18      	it	ne
 801e68c:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 801e690:	f1bb 0f16 	cmp.w	fp, #22
 801e694:	d832      	bhi.n	801e6fc <_dtoa_r+0x1c4>
 801e696:	4b64      	ldr	r3, [pc, #400]	; (801e828 <_dtoa_r+0x2f0>)
 801e698:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801e69c:	ed93 7b00 	vldr	d7, [r3]
 801e6a0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801e6a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e6ac:	d501      	bpl.n	801e6b2 <_dtoa_r+0x17a>
 801e6ae:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801e6b2:	2300      	movs	r3, #0
 801e6b4:	e023      	b.n	801e6fe <_dtoa_r+0x1c6>
 801e6b6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801e6b8:	4401      	add	r1, r0
 801e6ba:	f201 4332 	addw	r3, r1, #1074	; 0x432
 801e6be:	2b20      	cmp	r3, #32
 801e6c0:	bfc3      	ittte	gt
 801e6c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801e6c6:	fa04 f303 	lslgt.w	r3, r4, r3
 801e6ca:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 801e6ce:	f1c3 0320 	rsble	r3, r3, #32
 801e6d2:	bfc6      	itte	gt
 801e6d4:	fa28 f804 	lsrgt.w	r8, r8, r4
 801e6d8:	ea43 0308 	orrgt.w	r3, r3, r8
 801e6dc:	fa08 f303 	lslle.w	r3, r8, r3
 801e6e0:	ee07 3a90 	vmov	s15, r3
 801e6e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801e6e8:	3901      	subs	r1, #1
 801e6ea:	ed8d 7b00 	vstr	d7, [sp]
 801e6ee:	9c01      	ldr	r4, [sp, #4]
 801e6f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e6f4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 801e6f8:	2401      	movs	r4, #1
 801e6fa:	e7a0      	b.n	801e63e <_dtoa_r+0x106>
 801e6fc:	2301      	movs	r3, #1
 801e6fe:	930f      	str	r3, [sp, #60]	; 0x3c
 801e700:	1a43      	subs	r3, r0, r1
 801e702:	1e5a      	subs	r2, r3, #1
 801e704:	bf45      	ittet	mi
 801e706:	f1c3 0301 	rsbmi	r3, r3, #1
 801e70a:	9305      	strmi	r3, [sp, #20]
 801e70c:	2300      	movpl	r3, #0
 801e70e:	2300      	movmi	r3, #0
 801e710:	9206      	str	r2, [sp, #24]
 801e712:	bf54      	ite	pl
 801e714:	9305      	strpl	r3, [sp, #20]
 801e716:	9306      	strmi	r3, [sp, #24]
 801e718:	f1bb 0f00 	cmp.w	fp, #0
 801e71c:	db18      	blt.n	801e750 <_dtoa_r+0x218>
 801e71e:	9b06      	ldr	r3, [sp, #24]
 801e720:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801e724:	445b      	add	r3, fp
 801e726:	9306      	str	r3, [sp, #24]
 801e728:	2300      	movs	r3, #0
 801e72a:	9a07      	ldr	r2, [sp, #28]
 801e72c:	2a09      	cmp	r2, #9
 801e72e:	d849      	bhi.n	801e7c4 <_dtoa_r+0x28c>
 801e730:	2a05      	cmp	r2, #5
 801e732:	bfc4      	itt	gt
 801e734:	3a04      	subgt	r2, #4
 801e736:	9207      	strgt	r2, [sp, #28]
 801e738:	9a07      	ldr	r2, [sp, #28]
 801e73a:	f1a2 0202 	sub.w	r2, r2, #2
 801e73e:	bfcc      	ite	gt
 801e740:	2400      	movgt	r4, #0
 801e742:	2401      	movle	r4, #1
 801e744:	2a03      	cmp	r2, #3
 801e746:	d848      	bhi.n	801e7da <_dtoa_r+0x2a2>
 801e748:	e8df f002 	tbb	[pc, r2]
 801e74c:	3a2c2e0b 	.word	0x3a2c2e0b
 801e750:	9b05      	ldr	r3, [sp, #20]
 801e752:	2200      	movs	r2, #0
 801e754:	eba3 030b 	sub.w	r3, r3, fp
 801e758:	9305      	str	r3, [sp, #20]
 801e75a:	920e      	str	r2, [sp, #56]	; 0x38
 801e75c:	f1cb 0300 	rsb	r3, fp, #0
 801e760:	e7e3      	b.n	801e72a <_dtoa_r+0x1f2>
 801e762:	2200      	movs	r2, #0
 801e764:	9208      	str	r2, [sp, #32]
 801e766:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e768:	2a00      	cmp	r2, #0
 801e76a:	dc39      	bgt.n	801e7e0 <_dtoa_r+0x2a8>
 801e76c:	f04f 0a01 	mov.w	sl, #1
 801e770:	46d1      	mov	r9, sl
 801e772:	4652      	mov	r2, sl
 801e774:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801e778:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801e77a:	2100      	movs	r1, #0
 801e77c:	6079      	str	r1, [r7, #4]
 801e77e:	2004      	movs	r0, #4
 801e780:	f100 0c14 	add.w	ip, r0, #20
 801e784:	4594      	cmp	ip, r2
 801e786:	6879      	ldr	r1, [r7, #4]
 801e788:	d92f      	bls.n	801e7ea <_dtoa_r+0x2b2>
 801e78a:	4630      	mov	r0, r6
 801e78c:	930c      	str	r3, [sp, #48]	; 0x30
 801e78e:	f001 fa1d 	bl	801fbcc <_Balloc>
 801e792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e794:	9000      	str	r0, [sp, #0]
 801e796:	4602      	mov	r2, r0
 801e798:	2800      	cmp	r0, #0
 801e79a:	d149      	bne.n	801e830 <_dtoa_r+0x2f8>
 801e79c:	4b23      	ldr	r3, [pc, #140]	; (801e82c <_dtoa_r+0x2f4>)
 801e79e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801e7a2:	e6df      	b.n	801e564 <_dtoa_r+0x2c>
 801e7a4:	2201      	movs	r2, #1
 801e7a6:	e7dd      	b.n	801e764 <_dtoa_r+0x22c>
 801e7a8:	2200      	movs	r2, #0
 801e7aa:	9208      	str	r2, [sp, #32]
 801e7ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e7ae:	eb0b 0a02 	add.w	sl, fp, r2
 801e7b2:	f10a 0901 	add.w	r9, sl, #1
 801e7b6:	464a      	mov	r2, r9
 801e7b8:	2a01      	cmp	r2, #1
 801e7ba:	bfb8      	it	lt
 801e7bc:	2201      	movlt	r2, #1
 801e7be:	e7db      	b.n	801e778 <_dtoa_r+0x240>
 801e7c0:	2201      	movs	r2, #1
 801e7c2:	e7f2      	b.n	801e7aa <_dtoa_r+0x272>
 801e7c4:	2401      	movs	r4, #1
 801e7c6:	2200      	movs	r2, #0
 801e7c8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801e7cc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801e7d0:	2100      	movs	r1, #0
 801e7d2:	46d1      	mov	r9, sl
 801e7d4:	2212      	movs	r2, #18
 801e7d6:	9109      	str	r1, [sp, #36]	; 0x24
 801e7d8:	e7ce      	b.n	801e778 <_dtoa_r+0x240>
 801e7da:	2201      	movs	r2, #1
 801e7dc:	9208      	str	r2, [sp, #32]
 801e7de:	e7f5      	b.n	801e7cc <_dtoa_r+0x294>
 801e7e0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801e7e4:	46d1      	mov	r9, sl
 801e7e6:	4652      	mov	r2, sl
 801e7e8:	e7c6      	b.n	801e778 <_dtoa_r+0x240>
 801e7ea:	3101      	adds	r1, #1
 801e7ec:	6079      	str	r1, [r7, #4]
 801e7ee:	0040      	lsls	r0, r0, #1
 801e7f0:	e7c6      	b.n	801e780 <_dtoa_r+0x248>
 801e7f2:	bf00      	nop
 801e7f4:	f3af 8000 	nop.w
 801e7f8:	636f4361 	.word	0x636f4361
 801e7fc:	3fd287a7 	.word	0x3fd287a7
 801e800:	8b60c8b3 	.word	0x8b60c8b3
 801e804:	3fc68a28 	.word	0x3fc68a28
 801e808:	509f79fb 	.word	0x509f79fb
 801e80c:	3fd34413 	.word	0x3fd34413
 801e810:	08024035 	.word	0x08024035
 801e814:	08024149 	.word	0x08024149
 801e818:	7ff00000 	.word	0x7ff00000
 801e81c:	08024145 	.word	0x08024145
 801e820:	0802413c 	.word	0x0802413c
 801e824:	0802400d 	.word	0x0802400d
 801e828:	08024328 	.word	0x08024328
 801e82c:	080241a8 	.word	0x080241a8
 801e830:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801e832:	9900      	ldr	r1, [sp, #0]
 801e834:	6011      	str	r1, [r2, #0]
 801e836:	f1b9 0f0e 	cmp.w	r9, #14
 801e83a:	d872      	bhi.n	801e922 <_dtoa_r+0x3ea>
 801e83c:	2c00      	cmp	r4, #0
 801e83e:	d070      	beq.n	801e922 <_dtoa_r+0x3ea>
 801e840:	f1bb 0f00 	cmp.w	fp, #0
 801e844:	f340 80a6 	ble.w	801e994 <_dtoa_r+0x45c>
 801e848:	49ca      	ldr	r1, [pc, #808]	; (801eb74 <_dtoa_r+0x63c>)
 801e84a:	f00b 020f 	and.w	r2, fp, #15
 801e84e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801e852:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801e856:	ed92 7b00 	vldr	d7, [r2]
 801e85a:	ea4f 112b 	mov.w	r1, fp, asr #4
 801e85e:	f000 808d 	beq.w	801e97c <_dtoa_r+0x444>
 801e862:	4ac5      	ldr	r2, [pc, #788]	; (801eb78 <_dtoa_r+0x640>)
 801e864:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 801e868:	ed92 6b08 	vldr	d6, [r2, #32]
 801e86c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801e870:	ed8d 6b02 	vstr	d6, [sp, #8]
 801e874:	f001 010f 	and.w	r1, r1, #15
 801e878:	2203      	movs	r2, #3
 801e87a:	48bf      	ldr	r0, [pc, #764]	; (801eb78 <_dtoa_r+0x640>)
 801e87c:	2900      	cmp	r1, #0
 801e87e:	d17f      	bne.n	801e980 <_dtoa_r+0x448>
 801e880:	ed9d 6b02 	vldr	d6, [sp, #8]
 801e884:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801e888:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e88c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801e88e:	2900      	cmp	r1, #0
 801e890:	f000 80b2 	beq.w	801e9f8 <_dtoa_r+0x4c0>
 801e894:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801e898:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e89c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801e8a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e8a4:	f140 80a8 	bpl.w	801e9f8 <_dtoa_r+0x4c0>
 801e8a8:	f1b9 0f00 	cmp.w	r9, #0
 801e8ac:	f000 80a4 	beq.w	801e9f8 <_dtoa_r+0x4c0>
 801e8b0:	f1ba 0f00 	cmp.w	sl, #0
 801e8b4:	dd31      	ble.n	801e91a <_dtoa_r+0x3e2>
 801e8b6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801e8ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e8be:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e8c2:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 801e8c6:	3201      	adds	r2, #1
 801e8c8:	4650      	mov	r0, sl
 801e8ca:	ed9d 6b02 	vldr	d6, [sp, #8]
 801e8ce:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801e8d2:	ee07 2a90 	vmov	s15, r2
 801e8d6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801e8da:	eea7 5b06 	vfma.f64	d5, d7, d6
 801e8de:	ed8d 5b02 	vstr	d5, [sp, #8]
 801e8e2:	9c03      	ldr	r4, [sp, #12]
 801e8e4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 801e8e8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 801e8ec:	2800      	cmp	r0, #0
 801e8ee:	f040 8086 	bne.w	801e9fe <_dtoa_r+0x4c6>
 801e8f2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801e8f6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801e8fa:	ec42 1b17 	vmov	d7, r1, r2
 801e8fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e906:	f300 8272 	bgt.w	801edee <_dtoa_r+0x8b6>
 801e90a:	eeb1 7b47 	vneg.f64	d7, d7
 801e90e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e916:	f100 8267 	bmi.w	801ede8 <_dtoa_r+0x8b0>
 801e91a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 801e91e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801e922:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801e924:	2a00      	cmp	r2, #0
 801e926:	f2c0 8129 	blt.w	801eb7c <_dtoa_r+0x644>
 801e92a:	f1bb 0f0e 	cmp.w	fp, #14
 801e92e:	f300 8125 	bgt.w	801eb7c <_dtoa_r+0x644>
 801e932:	4b90      	ldr	r3, [pc, #576]	; (801eb74 <_dtoa_r+0x63c>)
 801e934:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801e938:	ed93 6b00 	vldr	d6, [r3]
 801e93c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e93e:	2b00      	cmp	r3, #0
 801e940:	f280 80c3 	bge.w	801eaca <_dtoa_r+0x592>
 801e944:	f1b9 0f00 	cmp.w	r9, #0
 801e948:	f300 80bf 	bgt.w	801eaca <_dtoa_r+0x592>
 801e94c:	f040 824c 	bne.w	801ede8 <_dtoa_r+0x8b0>
 801e950:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801e954:	ee26 6b07 	vmul.f64	d6, d6, d7
 801e958:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e95c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e964:	464c      	mov	r4, r9
 801e966:	464f      	mov	r7, r9
 801e968:	f280 8222 	bge.w	801edb0 <_dtoa_r+0x878>
 801e96c:	f8dd 8000 	ldr.w	r8, [sp]
 801e970:	2331      	movs	r3, #49	; 0x31
 801e972:	f808 3b01 	strb.w	r3, [r8], #1
 801e976:	f10b 0b01 	add.w	fp, fp, #1
 801e97a:	e21e      	b.n	801edba <_dtoa_r+0x882>
 801e97c:	2202      	movs	r2, #2
 801e97e:	e77c      	b.n	801e87a <_dtoa_r+0x342>
 801e980:	07cc      	lsls	r4, r1, #31
 801e982:	d504      	bpl.n	801e98e <_dtoa_r+0x456>
 801e984:	ed90 6b00 	vldr	d6, [r0]
 801e988:	3201      	adds	r2, #1
 801e98a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e98e:	1049      	asrs	r1, r1, #1
 801e990:	3008      	adds	r0, #8
 801e992:	e773      	b.n	801e87c <_dtoa_r+0x344>
 801e994:	d02e      	beq.n	801e9f4 <_dtoa_r+0x4bc>
 801e996:	f1cb 0100 	rsb	r1, fp, #0
 801e99a:	4a76      	ldr	r2, [pc, #472]	; (801eb74 <_dtoa_r+0x63c>)
 801e99c:	f001 000f 	and.w	r0, r1, #15
 801e9a0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801e9a4:	ed92 7b00 	vldr	d7, [r2]
 801e9a8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 801e9ac:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e9b0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801e9b4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 801e9b8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 801e9bc:	486e      	ldr	r0, [pc, #440]	; (801eb78 <_dtoa_r+0x640>)
 801e9be:	1109      	asrs	r1, r1, #4
 801e9c0:	2400      	movs	r4, #0
 801e9c2:	2202      	movs	r2, #2
 801e9c4:	b939      	cbnz	r1, 801e9d6 <_dtoa_r+0x49e>
 801e9c6:	2c00      	cmp	r4, #0
 801e9c8:	f43f af60 	beq.w	801e88c <_dtoa_r+0x354>
 801e9cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801e9d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e9d4:	e75a      	b.n	801e88c <_dtoa_r+0x354>
 801e9d6:	07cf      	lsls	r7, r1, #31
 801e9d8:	d509      	bpl.n	801e9ee <_dtoa_r+0x4b6>
 801e9da:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801e9de:	ed90 7b00 	vldr	d7, [r0]
 801e9e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e9e6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801e9ea:	3201      	adds	r2, #1
 801e9ec:	2401      	movs	r4, #1
 801e9ee:	1049      	asrs	r1, r1, #1
 801e9f0:	3008      	adds	r0, #8
 801e9f2:	e7e7      	b.n	801e9c4 <_dtoa_r+0x48c>
 801e9f4:	2202      	movs	r2, #2
 801e9f6:	e749      	b.n	801e88c <_dtoa_r+0x354>
 801e9f8:	465f      	mov	r7, fp
 801e9fa:	4648      	mov	r0, r9
 801e9fc:	e765      	b.n	801e8ca <_dtoa_r+0x392>
 801e9fe:	ec42 1b17 	vmov	d7, r1, r2
 801ea02:	4a5c      	ldr	r2, [pc, #368]	; (801eb74 <_dtoa_r+0x63c>)
 801ea04:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801ea08:	ed12 4b02 	vldr	d4, [r2, #-8]
 801ea0c:	9a00      	ldr	r2, [sp, #0]
 801ea0e:	1814      	adds	r4, r2, r0
 801ea10:	9a08      	ldr	r2, [sp, #32]
 801ea12:	b352      	cbz	r2, 801ea6a <_dtoa_r+0x532>
 801ea14:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801ea18:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801ea1c:	f8dd 8000 	ldr.w	r8, [sp]
 801ea20:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801ea24:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801ea28:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ea2c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ea30:	ee14 2a90 	vmov	r2, s9
 801ea34:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ea38:	3230      	adds	r2, #48	; 0x30
 801ea3a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ea3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ea42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ea46:	f808 2b01 	strb.w	r2, [r8], #1
 801ea4a:	d439      	bmi.n	801eac0 <_dtoa_r+0x588>
 801ea4c:	ee32 5b46 	vsub.f64	d5, d2, d6
 801ea50:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801ea54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ea58:	d472      	bmi.n	801eb40 <_dtoa_r+0x608>
 801ea5a:	45a0      	cmp	r8, r4
 801ea5c:	f43f af5d 	beq.w	801e91a <_dtoa_r+0x3e2>
 801ea60:	ee27 7b03 	vmul.f64	d7, d7, d3
 801ea64:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ea68:	e7e0      	b.n	801ea2c <_dtoa_r+0x4f4>
 801ea6a:	f8dd 8000 	ldr.w	r8, [sp]
 801ea6e:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ea72:	4621      	mov	r1, r4
 801ea74:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801ea78:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ea7c:	ee14 2a90 	vmov	r2, s9
 801ea80:	3230      	adds	r2, #48	; 0x30
 801ea82:	f808 2b01 	strb.w	r2, [r8], #1
 801ea86:	45a0      	cmp	r8, r4
 801ea88:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ea8c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ea90:	d118      	bne.n	801eac4 <_dtoa_r+0x58c>
 801ea92:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801ea96:	ee37 4b05 	vadd.f64	d4, d7, d5
 801ea9a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801ea9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eaa2:	dc4d      	bgt.n	801eb40 <_dtoa_r+0x608>
 801eaa4:	ee35 7b47 	vsub.f64	d7, d5, d7
 801eaa8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eaac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eab0:	f57f af33 	bpl.w	801e91a <_dtoa_r+0x3e2>
 801eab4:	4688      	mov	r8, r1
 801eab6:	3901      	subs	r1, #1
 801eab8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801eabc:	2b30      	cmp	r3, #48	; 0x30
 801eabe:	d0f9      	beq.n	801eab4 <_dtoa_r+0x57c>
 801eac0:	46bb      	mov	fp, r7
 801eac2:	e02a      	b.n	801eb1a <_dtoa_r+0x5e2>
 801eac4:	ee26 6b03 	vmul.f64	d6, d6, d3
 801eac8:	e7d6      	b.n	801ea78 <_dtoa_r+0x540>
 801eaca:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eace:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801ead2:	f8dd 8000 	ldr.w	r8, [sp]
 801ead6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801eada:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801eade:	ee15 3a10 	vmov	r3, s10
 801eae2:	3330      	adds	r3, #48	; 0x30
 801eae4:	f808 3b01 	strb.w	r3, [r8], #1
 801eae8:	9b00      	ldr	r3, [sp, #0]
 801eaea:	eba8 0303 	sub.w	r3, r8, r3
 801eaee:	4599      	cmp	r9, r3
 801eaf0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801eaf4:	eea3 7b46 	vfms.f64	d7, d3, d6
 801eaf8:	d133      	bne.n	801eb62 <_dtoa_r+0x62a>
 801eafa:	ee37 7b07 	vadd.f64	d7, d7, d7
 801eafe:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801eb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb06:	dc1a      	bgt.n	801eb3e <_dtoa_r+0x606>
 801eb08:	eeb4 7b46 	vcmp.f64	d7, d6
 801eb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb10:	d103      	bne.n	801eb1a <_dtoa_r+0x5e2>
 801eb12:	ee15 3a10 	vmov	r3, s10
 801eb16:	07d9      	lsls	r1, r3, #31
 801eb18:	d411      	bmi.n	801eb3e <_dtoa_r+0x606>
 801eb1a:	4629      	mov	r1, r5
 801eb1c:	4630      	mov	r0, r6
 801eb1e:	f001 f895 	bl	801fc4c <_Bfree>
 801eb22:	2300      	movs	r3, #0
 801eb24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801eb26:	f888 3000 	strb.w	r3, [r8]
 801eb2a:	f10b 0301 	add.w	r3, fp, #1
 801eb2e:	6013      	str	r3, [r2, #0]
 801eb30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801eb32:	2b00      	cmp	r3, #0
 801eb34:	f43f ad4d 	beq.w	801e5d2 <_dtoa_r+0x9a>
 801eb38:	f8c3 8000 	str.w	r8, [r3]
 801eb3c:	e549      	b.n	801e5d2 <_dtoa_r+0x9a>
 801eb3e:	465f      	mov	r7, fp
 801eb40:	4643      	mov	r3, r8
 801eb42:	4698      	mov	r8, r3
 801eb44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801eb48:	2a39      	cmp	r2, #57	; 0x39
 801eb4a:	d106      	bne.n	801eb5a <_dtoa_r+0x622>
 801eb4c:	9a00      	ldr	r2, [sp, #0]
 801eb4e:	429a      	cmp	r2, r3
 801eb50:	d1f7      	bne.n	801eb42 <_dtoa_r+0x60a>
 801eb52:	9900      	ldr	r1, [sp, #0]
 801eb54:	2230      	movs	r2, #48	; 0x30
 801eb56:	3701      	adds	r7, #1
 801eb58:	700a      	strb	r2, [r1, #0]
 801eb5a:	781a      	ldrb	r2, [r3, #0]
 801eb5c:	3201      	adds	r2, #1
 801eb5e:	701a      	strb	r2, [r3, #0]
 801eb60:	e7ae      	b.n	801eac0 <_dtoa_r+0x588>
 801eb62:	ee27 7b04 	vmul.f64	d7, d7, d4
 801eb66:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801eb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb6e:	d1b2      	bne.n	801ead6 <_dtoa_r+0x59e>
 801eb70:	e7d3      	b.n	801eb1a <_dtoa_r+0x5e2>
 801eb72:	bf00      	nop
 801eb74:	08024328 	.word	0x08024328
 801eb78:	08024300 	.word	0x08024300
 801eb7c:	9908      	ldr	r1, [sp, #32]
 801eb7e:	2900      	cmp	r1, #0
 801eb80:	f000 80d1 	beq.w	801ed26 <_dtoa_r+0x7ee>
 801eb84:	9907      	ldr	r1, [sp, #28]
 801eb86:	2901      	cmp	r1, #1
 801eb88:	f300 80b4 	bgt.w	801ecf4 <_dtoa_r+0x7bc>
 801eb8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 801eb8e:	2900      	cmp	r1, #0
 801eb90:	f000 80ac 	beq.w	801ecec <_dtoa_r+0x7b4>
 801eb94:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801eb98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801eb9c:	461c      	mov	r4, r3
 801eb9e:	930a      	str	r3, [sp, #40]	; 0x28
 801eba0:	9b05      	ldr	r3, [sp, #20]
 801eba2:	4413      	add	r3, r2
 801eba4:	9305      	str	r3, [sp, #20]
 801eba6:	9b06      	ldr	r3, [sp, #24]
 801eba8:	2101      	movs	r1, #1
 801ebaa:	4413      	add	r3, r2
 801ebac:	4630      	mov	r0, r6
 801ebae:	9306      	str	r3, [sp, #24]
 801ebb0:	f001 f952 	bl	801fe58 <__i2b>
 801ebb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ebb6:	4607      	mov	r7, r0
 801ebb8:	f1b8 0f00 	cmp.w	r8, #0
 801ebbc:	dd0d      	ble.n	801ebda <_dtoa_r+0x6a2>
 801ebbe:	9a06      	ldr	r2, [sp, #24]
 801ebc0:	2a00      	cmp	r2, #0
 801ebc2:	dd0a      	ble.n	801ebda <_dtoa_r+0x6a2>
 801ebc4:	4542      	cmp	r2, r8
 801ebc6:	9905      	ldr	r1, [sp, #20]
 801ebc8:	bfa8      	it	ge
 801ebca:	4642      	movge	r2, r8
 801ebcc:	1a89      	subs	r1, r1, r2
 801ebce:	9105      	str	r1, [sp, #20]
 801ebd0:	9906      	ldr	r1, [sp, #24]
 801ebd2:	eba8 0802 	sub.w	r8, r8, r2
 801ebd6:	1a8a      	subs	r2, r1, r2
 801ebd8:	9206      	str	r2, [sp, #24]
 801ebda:	b303      	cbz	r3, 801ec1e <_dtoa_r+0x6e6>
 801ebdc:	9a08      	ldr	r2, [sp, #32]
 801ebde:	2a00      	cmp	r2, #0
 801ebe0:	f000 80a6 	beq.w	801ed30 <_dtoa_r+0x7f8>
 801ebe4:	2c00      	cmp	r4, #0
 801ebe6:	dd13      	ble.n	801ec10 <_dtoa_r+0x6d8>
 801ebe8:	4639      	mov	r1, r7
 801ebea:	4622      	mov	r2, r4
 801ebec:	4630      	mov	r0, r6
 801ebee:	930c      	str	r3, [sp, #48]	; 0x30
 801ebf0:	f001 f9ee 	bl	801ffd0 <__pow5mult>
 801ebf4:	462a      	mov	r2, r5
 801ebf6:	4601      	mov	r1, r0
 801ebf8:	4607      	mov	r7, r0
 801ebfa:	4630      	mov	r0, r6
 801ebfc:	f001 f942 	bl	801fe84 <__multiply>
 801ec00:	4629      	mov	r1, r5
 801ec02:	900a      	str	r0, [sp, #40]	; 0x28
 801ec04:	4630      	mov	r0, r6
 801ec06:	f001 f821 	bl	801fc4c <_Bfree>
 801ec0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ec0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ec0e:	4615      	mov	r5, r2
 801ec10:	1b1a      	subs	r2, r3, r4
 801ec12:	d004      	beq.n	801ec1e <_dtoa_r+0x6e6>
 801ec14:	4629      	mov	r1, r5
 801ec16:	4630      	mov	r0, r6
 801ec18:	f001 f9da 	bl	801ffd0 <__pow5mult>
 801ec1c:	4605      	mov	r5, r0
 801ec1e:	2101      	movs	r1, #1
 801ec20:	4630      	mov	r0, r6
 801ec22:	f001 f919 	bl	801fe58 <__i2b>
 801ec26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ec28:	2b00      	cmp	r3, #0
 801ec2a:	4604      	mov	r4, r0
 801ec2c:	f340 8082 	ble.w	801ed34 <_dtoa_r+0x7fc>
 801ec30:	461a      	mov	r2, r3
 801ec32:	4601      	mov	r1, r0
 801ec34:	4630      	mov	r0, r6
 801ec36:	f001 f9cb 	bl	801ffd0 <__pow5mult>
 801ec3a:	9b07      	ldr	r3, [sp, #28]
 801ec3c:	2b01      	cmp	r3, #1
 801ec3e:	4604      	mov	r4, r0
 801ec40:	dd7b      	ble.n	801ed3a <_dtoa_r+0x802>
 801ec42:	2300      	movs	r3, #0
 801ec44:	930a      	str	r3, [sp, #40]	; 0x28
 801ec46:	6922      	ldr	r2, [r4, #16]
 801ec48:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801ec4c:	6910      	ldr	r0, [r2, #16]
 801ec4e:	f001 f8b3 	bl	801fdb8 <__hi0bits>
 801ec52:	f1c0 0020 	rsb	r0, r0, #32
 801ec56:	9b06      	ldr	r3, [sp, #24]
 801ec58:	4418      	add	r0, r3
 801ec5a:	f010 001f 	ands.w	r0, r0, #31
 801ec5e:	f000 808d 	beq.w	801ed7c <_dtoa_r+0x844>
 801ec62:	f1c0 0220 	rsb	r2, r0, #32
 801ec66:	2a04      	cmp	r2, #4
 801ec68:	f340 8086 	ble.w	801ed78 <_dtoa_r+0x840>
 801ec6c:	f1c0 001c 	rsb	r0, r0, #28
 801ec70:	9b05      	ldr	r3, [sp, #20]
 801ec72:	4403      	add	r3, r0
 801ec74:	9305      	str	r3, [sp, #20]
 801ec76:	9b06      	ldr	r3, [sp, #24]
 801ec78:	4403      	add	r3, r0
 801ec7a:	4480      	add	r8, r0
 801ec7c:	9306      	str	r3, [sp, #24]
 801ec7e:	9b05      	ldr	r3, [sp, #20]
 801ec80:	2b00      	cmp	r3, #0
 801ec82:	dd05      	ble.n	801ec90 <_dtoa_r+0x758>
 801ec84:	4629      	mov	r1, r5
 801ec86:	461a      	mov	r2, r3
 801ec88:	4630      	mov	r0, r6
 801ec8a:	f001 f9fb 	bl	8020084 <__lshift>
 801ec8e:	4605      	mov	r5, r0
 801ec90:	9b06      	ldr	r3, [sp, #24]
 801ec92:	2b00      	cmp	r3, #0
 801ec94:	dd05      	ble.n	801eca2 <_dtoa_r+0x76a>
 801ec96:	4621      	mov	r1, r4
 801ec98:	461a      	mov	r2, r3
 801ec9a:	4630      	mov	r0, r6
 801ec9c:	f001 f9f2 	bl	8020084 <__lshift>
 801eca0:	4604      	mov	r4, r0
 801eca2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801eca4:	2b00      	cmp	r3, #0
 801eca6:	d06b      	beq.n	801ed80 <_dtoa_r+0x848>
 801eca8:	4621      	mov	r1, r4
 801ecaa:	4628      	mov	r0, r5
 801ecac:	f001 fa56 	bl	802015c <__mcmp>
 801ecb0:	2800      	cmp	r0, #0
 801ecb2:	da65      	bge.n	801ed80 <_dtoa_r+0x848>
 801ecb4:	2300      	movs	r3, #0
 801ecb6:	4629      	mov	r1, r5
 801ecb8:	220a      	movs	r2, #10
 801ecba:	4630      	mov	r0, r6
 801ecbc:	f000 ffe8 	bl	801fc90 <__multadd>
 801ecc0:	9b08      	ldr	r3, [sp, #32]
 801ecc2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801ecc6:	4605      	mov	r5, r0
 801ecc8:	2b00      	cmp	r3, #0
 801ecca:	f000 8192 	beq.w	801eff2 <_dtoa_r+0xaba>
 801ecce:	4639      	mov	r1, r7
 801ecd0:	2300      	movs	r3, #0
 801ecd2:	220a      	movs	r2, #10
 801ecd4:	4630      	mov	r0, r6
 801ecd6:	f000 ffdb 	bl	801fc90 <__multadd>
 801ecda:	f1ba 0f00 	cmp.w	sl, #0
 801ecde:	4607      	mov	r7, r0
 801ece0:	f300 808e 	bgt.w	801ee00 <_dtoa_r+0x8c8>
 801ece4:	9b07      	ldr	r3, [sp, #28]
 801ece6:	2b02      	cmp	r3, #2
 801ece8:	dc51      	bgt.n	801ed8e <_dtoa_r+0x856>
 801ecea:	e089      	b.n	801ee00 <_dtoa_r+0x8c8>
 801ecec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801ecee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801ecf2:	e751      	b.n	801eb98 <_dtoa_r+0x660>
 801ecf4:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 801ecf8:	42a3      	cmp	r3, r4
 801ecfa:	bfbf      	itttt	lt
 801ecfc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 801ecfe:	1ae3      	sublt	r3, r4, r3
 801ed00:	18d2      	addlt	r2, r2, r3
 801ed02:	4613      	movlt	r3, r2
 801ed04:	bfb7      	itett	lt
 801ed06:	930e      	strlt	r3, [sp, #56]	; 0x38
 801ed08:	1b1c      	subge	r4, r3, r4
 801ed0a:	4623      	movlt	r3, r4
 801ed0c:	2400      	movlt	r4, #0
 801ed0e:	f1b9 0f00 	cmp.w	r9, #0
 801ed12:	bfb5      	itete	lt
 801ed14:	9a05      	ldrlt	r2, [sp, #20]
 801ed16:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 801ed1a:	eba2 0809 	sublt.w	r8, r2, r9
 801ed1e:	464a      	movge	r2, r9
 801ed20:	bfb8      	it	lt
 801ed22:	2200      	movlt	r2, #0
 801ed24:	e73b      	b.n	801eb9e <_dtoa_r+0x666>
 801ed26:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801ed2a:	9f08      	ldr	r7, [sp, #32]
 801ed2c:	461c      	mov	r4, r3
 801ed2e:	e743      	b.n	801ebb8 <_dtoa_r+0x680>
 801ed30:	461a      	mov	r2, r3
 801ed32:	e76f      	b.n	801ec14 <_dtoa_r+0x6dc>
 801ed34:	9b07      	ldr	r3, [sp, #28]
 801ed36:	2b01      	cmp	r3, #1
 801ed38:	dc18      	bgt.n	801ed6c <_dtoa_r+0x834>
 801ed3a:	9b02      	ldr	r3, [sp, #8]
 801ed3c:	b9b3      	cbnz	r3, 801ed6c <_dtoa_r+0x834>
 801ed3e:	9b03      	ldr	r3, [sp, #12]
 801ed40:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801ed44:	b9a2      	cbnz	r2, 801ed70 <_dtoa_r+0x838>
 801ed46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801ed4a:	0d12      	lsrs	r2, r2, #20
 801ed4c:	0512      	lsls	r2, r2, #20
 801ed4e:	b18a      	cbz	r2, 801ed74 <_dtoa_r+0x83c>
 801ed50:	9b05      	ldr	r3, [sp, #20]
 801ed52:	3301      	adds	r3, #1
 801ed54:	9305      	str	r3, [sp, #20]
 801ed56:	9b06      	ldr	r3, [sp, #24]
 801ed58:	3301      	adds	r3, #1
 801ed5a:	9306      	str	r3, [sp, #24]
 801ed5c:	2301      	movs	r3, #1
 801ed5e:	930a      	str	r3, [sp, #40]	; 0x28
 801ed60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ed62:	2b00      	cmp	r3, #0
 801ed64:	f47f af6f 	bne.w	801ec46 <_dtoa_r+0x70e>
 801ed68:	2001      	movs	r0, #1
 801ed6a:	e774      	b.n	801ec56 <_dtoa_r+0x71e>
 801ed6c:	2300      	movs	r3, #0
 801ed6e:	e7f6      	b.n	801ed5e <_dtoa_r+0x826>
 801ed70:	9b02      	ldr	r3, [sp, #8]
 801ed72:	e7f4      	b.n	801ed5e <_dtoa_r+0x826>
 801ed74:	920a      	str	r2, [sp, #40]	; 0x28
 801ed76:	e7f3      	b.n	801ed60 <_dtoa_r+0x828>
 801ed78:	d081      	beq.n	801ec7e <_dtoa_r+0x746>
 801ed7a:	4610      	mov	r0, r2
 801ed7c:	301c      	adds	r0, #28
 801ed7e:	e777      	b.n	801ec70 <_dtoa_r+0x738>
 801ed80:	f1b9 0f00 	cmp.w	r9, #0
 801ed84:	dc37      	bgt.n	801edf6 <_dtoa_r+0x8be>
 801ed86:	9b07      	ldr	r3, [sp, #28]
 801ed88:	2b02      	cmp	r3, #2
 801ed8a:	dd34      	ble.n	801edf6 <_dtoa_r+0x8be>
 801ed8c:	46ca      	mov	sl, r9
 801ed8e:	f1ba 0f00 	cmp.w	sl, #0
 801ed92:	d10d      	bne.n	801edb0 <_dtoa_r+0x878>
 801ed94:	4621      	mov	r1, r4
 801ed96:	4653      	mov	r3, sl
 801ed98:	2205      	movs	r2, #5
 801ed9a:	4630      	mov	r0, r6
 801ed9c:	f000 ff78 	bl	801fc90 <__multadd>
 801eda0:	4601      	mov	r1, r0
 801eda2:	4604      	mov	r4, r0
 801eda4:	4628      	mov	r0, r5
 801eda6:	f001 f9d9 	bl	802015c <__mcmp>
 801edaa:	2800      	cmp	r0, #0
 801edac:	f73f adde 	bgt.w	801e96c <_dtoa_r+0x434>
 801edb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801edb2:	f8dd 8000 	ldr.w	r8, [sp]
 801edb6:	ea6f 0b03 	mvn.w	fp, r3
 801edba:	f04f 0900 	mov.w	r9, #0
 801edbe:	4621      	mov	r1, r4
 801edc0:	4630      	mov	r0, r6
 801edc2:	f000 ff43 	bl	801fc4c <_Bfree>
 801edc6:	2f00      	cmp	r7, #0
 801edc8:	f43f aea7 	beq.w	801eb1a <_dtoa_r+0x5e2>
 801edcc:	f1b9 0f00 	cmp.w	r9, #0
 801edd0:	d005      	beq.n	801edde <_dtoa_r+0x8a6>
 801edd2:	45b9      	cmp	r9, r7
 801edd4:	d003      	beq.n	801edde <_dtoa_r+0x8a6>
 801edd6:	4649      	mov	r1, r9
 801edd8:	4630      	mov	r0, r6
 801edda:	f000 ff37 	bl	801fc4c <_Bfree>
 801edde:	4639      	mov	r1, r7
 801ede0:	4630      	mov	r0, r6
 801ede2:	f000 ff33 	bl	801fc4c <_Bfree>
 801ede6:	e698      	b.n	801eb1a <_dtoa_r+0x5e2>
 801ede8:	2400      	movs	r4, #0
 801edea:	4627      	mov	r7, r4
 801edec:	e7e0      	b.n	801edb0 <_dtoa_r+0x878>
 801edee:	46bb      	mov	fp, r7
 801edf0:	4604      	mov	r4, r0
 801edf2:	4607      	mov	r7, r0
 801edf4:	e5ba      	b.n	801e96c <_dtoa_r+0x434>
 801edf6:	9b08      	ldr	r3, [sp, #32]
 801edf8:	46ca      	mov	sl, r9
 801edfa:	2b00      	cmp	r3, #0
 801edfc:	f000 8100 	beq.w	801f000 <_dtoa_r+0xac8>
 801ee00:	f1b8 0f00 	cmp.w	r8, #0
 801ee04:	dd05      	ble.n	801ee12 <_dtoa_r+0x8da>
 801ee06:	4639      	mov	r1, r7
 801ee08:	4642      	mov	r2, r8
 801ee0a:	4630      	mov	r0, r6
 801ee0c:	f001 f93a 	bl	8020084 <__lshift>
 801ee10:	4607      	mov	r7, r0
 801ee12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d05d      	beq.n	801eed4 <_dtoa_r+0x99c>
 801ee18:	6879      	ldr	r1, [r7, #4]
 801ee1a:	4630      	mov	r0, r6
 801ee1c:	f000 fed6 	bl	801fbcc <_Balloc>
 801ee20:	4680      	mov	r8, r0
 801ee22:	b928      	cbnz	r0, 801ee30 <_dtoa_r+0x8f8>
 801ee24:	4b82      	ldr	r3, [pc, #520]	; (801f030 <_dtoa_r+0xaf8>)
 801ee26:	4602      	mov	r2, r0
 801ee28:	f240 21ea 	movw	r1, #746	; 0x2ea
 801ee2c:	f7ff bb9a 	b.w	801e564 <_dtoa_r+0x2c>
 801ee30:	693a      	ldr	r2, [r7, #16]
 801ee32:	3202      	adds	r2, #2
 801ee34:	0092      	lsls	r2, r2, #2
 801ee36:	f107 010c 	add.w	r1, r7, #12
 801ee3a:	300c      	adds	r0, #12
 801ee3c:	f7fd fbd4 	bl	801c5e8 <memcpy>
 801ee40:	2201      	movs	r2, #1
 801ee42:	4641      	mov	r1, r8
 801ee44:	4630      	mov	r0, r6
 801ee46:	f001 f91d 	bl	8020084 <__lshift>
 801ee4a:	9b00      	ldr	r3, [sp, #0]
 801ee4c:	3301      	adds	r3, #1
 801ee4e:	9305      	str	r3, [sp, #20]
 801ee50:	9b00      	ldr	r3, [sp, #0]
 801ee52:	4453      	add	r3, sl
 801ee54:	9309      	str	r3, [sp, #36]	; 0x24
 801ee56:	9b02      	ldr	r3, [sp, #8]
 801ee58:	f003 0301 	and.w	r3, r3, #1
 801ee5c:	46b9      	mov	r9, r7
 801ee5e:	9308      	str	r3, [sp, #32]
 801ee60:	4607      	mov	r7, r0
 801ee62:	9b05      	ldr	r3, [sp, #20]
 801ee64:	4621      	mov	r1, r4
 801ee66:	3b01      	subs	r3, #1
 801ee68:	4628      	mov	r0, r5
 801ee6a:	9302      	str	r3, [sp, #8]
 801ee6c:	f7ff fad8 	bl	801e420 <quorem>
 801ee70:	4603      	mov	r3, r0
 801ee72:	3330      	adds	r3, #48	; 0x30
 801ee74:	9006      	str	r0, [sp, #24]
 801ee76:	4649      	mov	r1, r9
 801ee78:	4628      	mov	r0, r5
 801ee7a:	930a      	str	r3, [sp, #40]	; 0x28
 801ee7c:	f001 f96e 	bl	802015c <__mcmp>
 801ee80:	463a      	mov	r2, r7
 801ee82:	4682      	mov	sl, r0
 801ee84:	4621      	mov	r1, r4
 801ee86:	4630      	mov	r0, r6
 801ee88:	f001 f984 	bl	8020194 <__mdiff>
 801ee8c:	68c2      	ldr	r2, [r0, #12]
 801ee8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ee90:	4680      	mov	r8, r0
 801ee92:	bb0a      	cbnz	r2, 801eed8 <_dtoa_r+0x9a0>
 801ee94:	4601      	mov	r1, r0
 801ee96:	4628      	mov	r0, r5
 801ee98:	f001 f960 	bl	802015c <__mcmp>
 801ee9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ee9e:	4602      	mov	r2, r0
 801eea0:	4641      	mov	r1, r8
 801eea2:	4630      	mov	r0, r6
 801eea4:	920e      	str	r2, [sp, #56]	; 0x38
 801eea6:	930a      	str	r3, [sp, #40]	; 0x28
 801eea8:	f000 fed0 	bl	801fc4c <_Bfree>
 801eeac:	9b07      	ldr	r3, [sp, #28]
 801eeae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801eeb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801eeb4:	ea43 0102 	orr.w	r1, r3, r2
 801eeb8:	9b08      	ldr	r3, [sp, #32]
 801eeba:	430b      	orrs	r3, r1
 801eebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801eebe:	d10d      	bne.n	801eedc <_dtoa_r+0x9a4>
 801eec0:	2b39      	cmp	r3, #57	; 0x39
 801eec2:	d029      	beq.n	801ef18 <_dtoa_r+0x9e0>
 801eec4:	f1ba 0f00 	cmp.w	sl, #0
 801eec8:	dd01      	ble.n	801eece <_dtoa_r+0x996>
 801eeca:	9b06      	ldr	r3, [sp, #24]
 801eecc:	3331      	adds	r3, #49	; 0x31
 801eece:	9a02      	ldr	r2, [sp, #8]
 801eed0:	7013      	strb	r3, [r2, #0]
 801eed2:	e774      	b.n	801edbe <_dtoa_r+0x886>
 801eed4:	4638      	mov	r0, r7
 801eed6:	e7b8      	b.n	801ee4a <_dtoa_r+0x912>
 801eed8:	2201      	movs	r2, #1
 801eeda:	e7e1      	b.n	801eea0 <_dtoa_r+0x968>
 801eedc:	f1ba 0f00 	cmp.w	sl, #0
 801eee0:	db06      	blt.n	801eef0 <_dtoa_r+0x9b8>
 801eee2:	9907      	ldr	r1, [sp, #28]
 801eee4:	ea41 0a0a 	orr.w	sl, r1, sl
 801eee8:	9908      	ldr	r1, [sp, #32]
 801eeea:	ea5a 0101 	orrs.w	r1, sl, r1
 801eeee:	d120      	bne.n	801ef32 <_dtoa_r+0x9fa>
 801eef0:	2a00      	cmp	r2, #0
 801eef2:	ddec      	ble.n	801eece <_dtoa_r+0x996>
 801eef4:	4629      	mov	r1, r5
 801eef6:	2201      	movs	r2, #1
 801eef8:	4630      	mov	r0, r6
 801eefa:	9305      	str	r3, [sp, #20]
 801eefc:	f001 f8c2 	bl	8020084 <__lshift>
 801ef00:	4621      	mov	r1, r4
 801ef02:	4605      	mov	r5, r0
 801ef04:	f001 f92a 	bl	802015c <__mcmp>
 801ef08:	2800      	cmp	r0, #0
 801ef0a:	9b05      	ldr	r3, [sp, #20]
 801ef0c:	dc02      	bgt.n	801ef14 <_dtoa_r+0x9dc>
 801ef0e:	d1de      	bne.n	801eece <_dtoa_r+0x996>
 801ef10:	07da      	lsls	r2, r3, #31
 801ef12:	d5dc      	bpl.n	801eece <_dtoa_r+0x996>
 801ef14:	2b39      	cmp	r3, #57	; 0x39
 801ef16:	d1d8      	bne.n	801eeca <_dtoa_r+0x992>
 801ef18:	9a02      	ldr	r2, [sp, #8]
 801ef1a:	2339      	movs	r3, #57	; 0x39
 801ef1c:	7013      	strb	r3, [r2, #0]
 801ef1e:	4643      	mov	r3, r8
 801ef20:	4698      	mov	r8, r3
 801ef22:	3b01      	subs	r3, #1
 801ef24:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801ef28:	2a39      	cmp	r2, #57	; 0x39
 801ef2a:	d051      	beq.n	801efd0 <_dtoa_r+0xa98>
 801ef2c:	3201      	adds	r2, #1
 801ef2e:	701a      	strb	r2, [r3, #0]
 801ef30:	e745      	b.n	801edbe <_dtoa_r+0x886>
 801ef32:	2a00      	cmp	r2, #0
 801ef34:	dd03      	ble.n	801ef3e <_dtoa_r+0xa06>
 801ef36:	2b39      	cmp	r3, #57	; 0x39
 801ef38:	d0ee      	beq.n	801ef18 <_dtoa_r+0x9e0>
 801ef3a:	3301      	adds	r3, #1
 801ef3c:	e7c7      	b.n	801eece <_dtoa_r+0x996>
 801ef3e:	9a05      	ldr	r2, [sp, #20]
 801ef40:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ef42:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ef46:	428a      	cmp	r2, r1
 801ef48:	d02b      	beq.n	801efa2 <_dtoa_r+0xa6a>
 801ef4a:	4629      	mov	r1, r5
 801ef4c:	2300      	movs	r3, #0
 801ef4e:	220a      	movs	r2, #10
 801ef50:	4630      	mov	r0, r6
 801ef52:	f000 fe9d 	bl	801fc90 <__multadd>
 801ef56:	45b9      	cmp	r9, r7
 801ef58:	4605      	mov	r5, r0
 801ef5a:	f04f 0300 	mov.w	r3, #0
 801ef5e:	f04f 020a 	mov.w	r2, #10
 801ef62:	4649      	mov	r1, r9
 801ef64:	4630      	mov	r0, r6
 801ef66:	d107      	bne.n	801ef78 <_dtoa_r+0xa40>
 801ef68:	f000 fe92 	bl	801fc90 <__multadd>
 801ef6c:	4681      	mov	r9, r0
 801ef6e:	4607      	mov	r7, r0
 801ef70:	9b05      	ldr	r3, [sp, #20]
 801ef72:	3301      	adds	r3, #1
 801ef74:	9305      	str	r3, [sp, #20]
 801ef76:	e774      	b.n	801ee62 <_dtoa_r+0x92a>
 801ef78:	f000 fe8a 	bl	801fc90 <__multadd>
 801ef7c:	4639      	mov	r1, r7
 801ef7e:	4681      	mov	r9, r0
 801ef80:	2300      	movs	r3, #0
 801ef82:	220a      	movs	r2, #10
 801ef84:	4630      	mov	r0, r6
 801ef86:	f000 fe83 	bl	801fc90 <__multadd>
 801ef8a:	4607      	mov	r7, r0
 801ef8c:	e7f0      	b.n	801ef70 <_dtoa_r+0xa38>
 801ef8e:	f1ba 0f00 	cmp.w	sl, #0
 801ef92:	9a00      	ldr	r2, [sp, #0]
 801ef94:	bfcc      	ite	gt
 801ef96:	46d0      	movgt	r8, sl
 801ef98:	f04f 0801 	movle.w	r8, #1
 801ef9c:	4490      	add	r8, r2
 801ef9e:	f04f 0900 	mov.w	r9, #0
 801efa2:	4629      	mov	r1, r5
 801efa4:	2201      	movs	r2, #1
 801efa6:	4630      	mov	r0, r6
 801efa8:	9302      	str	r3, [sp, #8]
 801efaa:	f001 f86b 	bl	8020084 <__lshift>
 801efae:	4621      	mov	r1, r4
 801efb0:	4605      	mov	r5, r0
 801efb2:	f001 f8d3 	bl	802015c <__mcmp>
 801efb6:	2800      	cmp	r0, #0
 801efb8:	dcb1      	bgt.n	801ef1e <_dtoa_r+0x9e6>
 801efba:	d102      	bne.n	801efc2 <_dtoa_r+0xa8a>
 801efbc:	9b02      	ldr	r3, [sp, #8]
 801efbe:	07db      	lsls	r3, r3, #31
 801efc0:	d4ad      	bmi.n	801ef1e <_dtoa_r+0x9e6>
 801efc2:	4643      	mov	r3, r8
 801efc4:	4698      	mov	r8, r3
 801efc6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801efca:	2a30      	cmp	r2, #48	; 0x30
 801efcc:	d0fa      	beq.n	801efc4 <_dtoa_r+0xa8c>
 801efce:	e6f6      	b.n	801edbe <_dtoa_r+0x886>
 801efd0:	9a00      	ldr	r2, [sp, #0]
 801efd2:	429a      	cmp	r2, r3
 801efd4:	d1a4      	bne.n	801ef20 <_dtoa_r+0x9e8>
 801efd6:	f10b 0b01 	add.w	fp, fp, #1
 801efda:	2331      	movs	r3, #49	; 0x31
 801efdc:	e778      	b.n	801eed0 <_dtoa_r+0x998>
 801efde:	4b15      	ldr	r3, [pc, #84]	; (801f034 <_dtoa_r+0xafc>)
 801efe0:	f7ff bb12 	b.w	801e608 <_dtoa_r+0xd0>
 801efe4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801efe6:	2b00      	cmp	r3, #0
 801efe8:	f47f aaee 	bne.w	801e5c8 <_dtoa_r+0x90>
 801efec:	4b12      	ldr	r3, [pc, #72]	; (801f038 <_dtoa_r+0xb00>)
 801efee:	f7ff bb0b 	b.w	801e608 <_dtoa_r+0xd0>
 801eff2:	f1ba 0f00 	cmp.w	sl, #0
 801eff6:	dc03      	bgt.n	801f000 <_dtoa_r+0xac8>
 801eff8:	9b07      	ldr	r3, [sp, #28]
 801effa:	2b02      	cmp	r3, #2
 801effc:	f73f aec7 	bgt.w	801ed8e <_dtoa_r+0x856>
 801f000:	f8dd 8000 	ldr.w	r8, [sp]
 801f004:	4621      	mov	r1, r4
 801f006:	4628      	mov	r0, r5
 801f008:	f7ff fa0a 	bl	801e420 <quorem>
 801f00c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801f010:	f808 3b01 	strb.w	r3, [r8], #1
 801f014:	9a00      	ldr	r2, [sp, #0]
 801f016:	eba8 0202 	sub.w	r2, r8, r2
 801f01a:	4592      	cmp	sl, r2
 801f01c:	ddb7      	ble.n	801ef8e <_dtoa_r+0xa56>
 801f01e:	4629      	mov	r1, r5
 801f020:	2300      	movs	r3, #0
 801f022:	220a      	movs	r2, #10
 801f024:	4630      	mov	r0, r6
 801f026:	f000 fe33 	bl	801fc90 <__multadd>
 801f02a:	4605      	mov	r5, r0
 801f02c:	e7ea      	b.n	801f004 <_dtoa_r+0xacc>
 801f02e:	bf00      	nop
 801f030:	080241a8 	.word	0x080241a8
 801f034:	0802400c 	.word	0x0802400c
 801f038:	0802413c 	.word	0x0802413c

0801f03c <__errno>:
 801f03c:	4b01      	ldr	r3, [pc, #4]	; (801f044 <__errno+0x8>)
 801f03e:	6818      	ldr	r0, [r3, #0]
 801f040:	4770      	bx	lr
 801f042:	bf00      	nop
 801f044:	2400383c 	.word	0x2400383c

0801f048 <__sflush_r>:
 801f048:	898a      	ldrh	r2, [r1, #12]
 801f04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f04e:	4605      	mov	r5, r0
 801f050:	0710      	lsls	r0, r2, #28
 801f052:	460c      	mov	r4, r1
 801f054:	d458      	bmi.n	801f108 <__sflush_r+0xc0>
 801f056:	684b      	ldr	r3, [r1, #4]
 801f058:	2b00      	cmp	r3, #0
 801f05a:	dc05      	bgt.n	801f068 <__sflush_r+0x20>
 801f05c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801f05e:	2b00      	cmp	r3, #0
 801f060:	dc02      	bgt.n	801f068 <__sflush_r+0x20>
 801f062:	2000      	movs	r0, #0
 801f064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f06a:	2e00      	cmp	r6, #0
 801f06c:	d0f9      	beq.n	801f062 <__sflush_r+0x1a>
 801f06e:	2300      	movs	r3, #0
 801f070:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801f074:	682f      	ldr	r7, [r5, #0]
 801f076:	602b      	str	r3, [r5, #0]
 801f078:	d032      	beq.n	801f0e0 <__sflush_r+0x98>
 801f07a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801f07c:	89a3      	ldrh	r3, [r4, #12]
 801f07e:	075a      	lsls	r2, r3, #29
 801f080:	d505      	bpl.n	801f08e <__sflush_r+0x46>
 801f082:	6863      	ldr	r3, [r4, #4]
 801f084:	1ac0      	subs	r0, r0, r3
 801f086:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801f088:	b10b      	cbz	r3, 801f08e <__sflush_r+0x46>
 801f08a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801f08c:	1ac0      	subs	r0, r0, r3
 801f08e:	2300      	movs	r3, #0
 801f090:	4602      	mov	r2, r0
 801f092:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f094:	6a21      	ldr	r1, [r4, #32]
 801f096:	4628      	mov	r0, r5
 801f098:	47b0      	blx	r6
 801f09a:	1c43      	adds	r3, r0, #1
 801f09c:	89a3      	ldrh	r3, [r4, #12]
 801f09e:	d106      	bne.n	801f0ae <__sflush_r+0x66>
 801f0a0:	6829      	ldr	r1, [r5, #0]
 801f0a2:	291d      	cmp	r1, #29
 801f0a4:	d82c      	bhi.n	801f100 <__sflush_r+0xb8>
 801f0a6:	4a2a      	ldr	r2, [pc, #168]	; (801f150 <__sflush_r+0x108>)
 801f0a8:	40ca      	lsrs	r2, r1
 801f0aa:	07d6      	lsls	r6, r2, #31
 801f0ac:	d528      	bpl.n	801f100 <__sflush_r+0xb8>
 801f0ae:	2200      	movs	r2, #0
 801f0b0:	6062      	str	r2, [r4, #4]
 801f0b2:	04d9      	lsls	r1, r3, #19
 801f0b4:	6922      	ldr	r2, [r4, #16]
 801f0b6:	6022      	str	r2, [r4, #0]
 801f0b8:	d504      	bpl.n	801f0c4 <__sflush_r+0x7c>
 801f0ba:	1c42      	adds	r2, r0, #1
 801f0bc:	d101      	bne.n	801f0c2 <__sflush_r+0x7a>
 801f0be:	682b      	ldr	r3, [r5, #0]
 801f0c0:	b903      	cbnz	r3, 801f0c4 <__sflush_r+0x7c>
 801f0c2:	6560      	str	r0, [r4, #84]	; 0x54
 801f0c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801f0c6:	602f      	str	r7, [r5, #0]
 801f0c8:	2900      	cmp	r1, #0
 801f0ca:	d0ca      	beq.n	801f062 <__sflush_r+0x1a>
 801f0cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801f0d0:	4299      	cmp	r1, r3
 801f0d2:	d002      	beq.n	801f0da <__sflush_r+0x92>
 801f0d4:	4628      	mov	r0, r5
 801f0d6:	f7fd fab7 	bl	801c648 <_free_r>
 801f0da:	2000      	movs	r0, #0
 801f0dc:	6360      	str	r0, [r4, #52]	; 0x34
 801f0de:	e7c1      	b.n	801f064 <__sflush_r+0x1c>
 801f0e0:	6a21      	ldr	r1, [r4, #32]
 801f0e2:	2301      	movs	r3, #1
 801f0e4:	4628      	mov	r0, r5
 801f0e6:	47b0      	blx	r6
 801f0e8:	1c41      	adds	r1, r0, #1
 801f0ea:	d1c7      	bne.n	801f07c <__sflush_r+0x34>
 801f0ec:	682b      	ldr	r3, [r5, #0]
 801f0ee:	2b00      	cmp	r3, #0
 801f0f0:	d0c4      	beq.n	801f07c <__sflush_r+0x34>
 801f0f2:	2b1d      	cmp	r3, #29
 801f0f4:	d001      	beq.n	801f0fa <__sflush_r+0xb2>
 801f0f6:	2b16      	cmp	r3, #22
 801f0f8:	d101      	bne.n	801f0fe <__sflush_r+0xb6>
 801f0fa:	602f      	str	r7, [r5, #0]
 801f0fc:	e7b1      	b.n	801f062 <__sflush_r+0x1a>
 801f0fe:	89a3      	ldrh	r3, [r4, #12]
 801f100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f104:	81a3      	strh	r3, [r4, #12]
 801f106:	e7ad      	b.n	801f064 <__sflush_r+0x1c>
 801f108:	690f      	ldr	r7, [r1, #16]
 801f10a:	2f00      	cmp	r7, #0
 801f10c:	d0a9      	beq.n	801f062 <__sflush_r+0x1a>
 801f10e:	0793      	lsls	r3, r2, #30
 801f110:	680e      	ldr	r6, [r1, #0]
 801f112:	bf08      	it	eq
 801f114:	694b      	ldreq	r3, [r1, #20]
 801f116:	600f      	str	r7, [r1, #0]
 801f118:	bf18      	it	ne
 801f11a:	2300      	movne	r3, #0
 801f11c:	eba6 0807 	sub.w	r8, r6, r7
 801f120:	608b      	str	r3, [r1, #8]
 801f122:	f1b8 0f00 	cmp.w	r8, #0
 801f126:	dd9c      	ble.n	801f062 <__sflush_r+0x1a>
 801f128:	6a21      	ldr	r1, [r4, #32]
 801f12a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801f12c:	4643      	mov	r3, r8
 801f12e:	463a      	mov	r2, r7
 801f130:	4628      	mov	r0, r5
 801f132:	47b0      	blx	r6
 801f134:	2800      	cmp	r0, #0
 801f136:	dc06      	bgt.n	801f146 <__sflush_r+0xfe>
 801f138:	89a3      	ldrh	r3, [r4, #12]
 801f13a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f13e:	81a3      	strh	r3, [r4, #12]
 801f140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f144:	e78e      	b.n	801f064 <__sflush_r+0x1c>
 801f146:	4407      	add	r7, r0
 801f148:	eba8 0800 	sub.w	r8, r8, r0
 801f14c:	e7e9      	b.n	801f122 <__sflush_r+0xda>
 801f14e:	bf00      	nop
 801f150:	20400001 	.word	0x20400001

0801f154 <_fflush_r>:
 801f154:	b538      	push	{r3, r4, r5, lr}
 801f156:	690b      	ldr	r3, [r1, #16]
 801f158:	4605      	mov	r5, r0
 801f15a:	460c      	mov	r4, r1
 801f15c:	b913      	cbnz	r3, 801f164 <_fflush_r+0x10>
 801f15e:	2500      	movs	r5, #0
 801f160:	4628      	mov	r0, r5
 801f162:	bd38      	pop	{r3, r4, r5, pc}
 801f164:	b118      	cbz	r0, 801f16e <_fflush_r+0x1a>
 801f166:	6983      	ldr	r3, [r0, #24]
 801f168:	b90b      	cbnz	r3, 801f16e <_fflush_r+0x1a>
 801f16a:	f000 f887 	bl	801f27c <__sinit>
 801f16e:	4b14      	ldr	r3, [pc, #80]	; (801f1c0 <_fflush_r+0x6c>)
 801f170:	429c      	cmp	r4, r3
 801f172:	d11b      	bne.n	801f1ac <_fflush_r+0x58>
 801f174:	686c      	ldr	r4, [r5, #4]
 801f176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f17a:	2b00      	cmp	r3, #0
 801f17c:	d0ef      	beq.n	801f15e <_fflush_r+0xa>
 801f17e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801f180:	07d0      	lsls	r0, r2, #31
 801f182:	d404      	bmi.n	801f18e <_fflush_r+0x3a>
 801f184:	0599      	lsls	r1, r3, #22
 801f186:	d402      	bmi.n	801f18e <_fflush_r+0x3a>
 801f188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f18a:	f000 fc9a 	bl	801fac2 <__retarget_lock_acquire_recursive>
 801f18e:	4628      	mov	r0, r5
 801f190:	4621      	mov	r1, r4
 801f192:	f7ff ff59 	bl	801f048 <__sflush_r>
 801f196:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f198:	07da      	lsls	r2, r3, #31
 801f19a:	4605      	mov	r5, r0
 801f19c:	d4e0      	bmi.n	801f160 <_fflush_r+0xc>
 801f19e:	89a3      	ldrh	r3, [r4, #12]
 801f1a0:	059b      	lsls	r3, r3, #22
 801f1a2:	d4dd      	bmi.n	801f160 <_fflush_r+0xc>
 801f1a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f1a6:	f000 fc8d 	bl	801fac4 <__retarget_lock_release_recursive>
 801f1aa:	e7d9      	b.n	801f160 <_fflush_r+0xc>
 801f1ac:	4b05      	ldr	r3, [pc, #20]	; (801f1c4 <_fflush_r+0x70>)
 801f1ae:	429c      	cmp	r4, r3
 801f1b0:	d101      	bne.n	801f1b6 <_fflush_r+0x62>
 801f1b2:	68ac      	ldr	r4, [r5, #8]
 801f1b4:	e7df      	b.n	801f176 <_fflush_r+0x22>
 801f1b6:	4b04      	ldr	r3, [pc, #16]	; (801f1c8 <_fflush_r+0x74>)
 801f1b8:	429c      	cmp	r4, r3
 801f1ba:	bf08      	it	eq
 801f1bc:	68ec      	ldreq	r4, [r5, #12]
 801f1be:	e7da      	b.n	801f176 <_fflush_r+0x22>
 801f1c0:	080241dc 	.word	0x080241dc
 801f1c4:	080241fc 	.word	0x080241fc
 801f1c8:	080241bc 	.word	0x080241bc

0801f1cc <std>:
 801f1cc:	2300      	movs	r3, #0
 801f1ce:	b510      	push	{r4, lr}
 801f1d0:	4604      	mov	r4, r0
 801f1d2:	e9c0 3300 	strd	r3, r3, [r0]
 801f1d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f1da:	6083      	str	r3, [r0, #8]
 801f1dc:	8181      	strh	r1, [r0, #12]
 801f1de:	6643      	str	r3, [r0, #100]	; 0x64
 801f1e0:	81c2      	strh	r2, [r0, #14]
 801f1e2:	6183      	str	r3, [r0, #24]
 801f1e4:	4619      	mov	r1, r3
 801f1e6:	2208      	movs	r2, #8
 801f1e8:	305c      	adds	r0, #92	; 0x5c
 801f1ea:	f7fd fa25 	bl	801c638 <memset>
 801f1ee:	4b05      	ldr	r3, [pc, #20]	; (801f204 <std+0x38>)
 801f1f0:	6263      	str	r3, [r4, #36]	; 0x24
 801f1f2:	4b05      	ldr	r3, [pc, #20]	; (801f208 <std+0x3c>)
 801f1f4:	62a3      	str	r3, [r4, #40]	; 0x28
 801f1f6:	4b05      	ldr	r3, [pc, #20]	; (801f20c <std+0x40>)
 801f1f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801f1fa:	4b05      	ldr	r3, [pc, #20]	; (801f210 <std+0x44>)
 801f1fc:	6224      	str	r4, [r4, #32]
 801f1fe:	6323      	str	r3, [r4, #48]	; 0x30
 801f200:	bd10      	pop	{r4, pc}
 801f202:	bf00      	nop
 801f204:	08020ae1 	.word	0x08020ae1
 801f208:	08020b03 	.word	0x08020b03
 801f20c:	08020b3b 	.word	0x08020b3b
 801f210:	08020b5f 	.word	0x08020b5f

0801f214 <_cleanup_r>:
 801f214:	4901      	ldr	r1, [pc, #4]	; (801f21c <_cleanup_r+0x8>)
 801f216:	f000 b8c1 	b.w	801f39c <_fwalk_reent>
 801f21a:	bf00      	nop
 801f21c:	0801f155 	.word	0x0801f155

0801f220 <__sfmoreglue>:
 801f220:	b570      	push	{r4, r5, r6, lr}
 801f222:	1e4a      	subs	r2, r1, #1
 801f224:	2568      	movs	r5, #104	; 0x68
 801f226:	4355      	muls	r5, r2
 801f228:	460e      	mov	r6, r1
 801f22a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801f22e:	f7fd fa5b 	bl	801c6e8 <_malloc_r>
 801f232:	4604      	mov	r4, r0
 801f234:	b140      	cbz	r0, 801f248 <__sfmoreglue+0x28>
 801f236:	2100      	movs	r1, #0
 801f238:	e9c0 1600 	strd	r1, r6, [r0]
 801f23c:	300c      	adds	r0, #12
 801f23e:	60a0      	str	r0, [r4, #8]
 801f240:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801f244:	f7fd f9f8 	bl	801c638 <memset>
 801f248:	4620      	mov	r0, r4
 801f24a:	bd70      	pop	{r4, r5, r6, pc}

0801f24c <__sfp_lock_acquire>:
 801f24c:	4801      	ldr	r0, [pc, #4]	; (801f254 <__sfp_lock_acquire+0x8>)
 801f24e:	f000 bc38 	b.w	801fac2 <__retarget_lock_acquire_recursive>
 801f252:	bf00      	nop
 801f254:	24009a78 	.word	0x24009a78

0801f258 <__sfp_lock_release>:
 801f258:	4801      	ldr	r0, [pc, #4]	; (801f260 <__sfp_lock_release+0x8>)
 801f25a:	f000 bc33 	b.w	801fac4 <__retarget_lock_release_recursive>
 801f25e:	bf00      	nop
 801f260:	24009a78 	.word	0x24009a78

0801f264 <__sinit_lock_acquire>:
 801f264:	4801      	ldr	r0, [pc, #4]	; (801f26c <__sinit_lock_acquire+0x8>)
 801f266:	f000 bc2c 	b.w	801fac2 <__retarget_lock_acquire_recursive>
 801f26a:	bf00      	nop
 801f26c:	24009a73 	.word	0x24009a73

0801f270 <__sinit_lock_release>:
 801f270:	4801      	ldr	r0, [pc, #4]	; (801f278 <__sinit_lock_release+0x8>)
 801f272:	f000 bc27 	b.w	801fac4 <__retarget_lock_release_recursive>
 801f276:	bf00      	nop
 801f278:	24009a73 	.word	0x24009a73

0801f27c <__sinit>:
 801f27c:	b510      	push	{r4, lr}
 801f27e:	4604      	mov	r4, r0
 801f280:	f7ff fff0 	bl	801f264 <__sinit_lock_acquire>
 801f284:	69a3      	ldr	r3, [r4, #24]
 801f286:	b11b      	cbz	r3, 801f290 <__sinit+0x14>
 801f288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f28c:	f7ff bff0 	b.w	801f270 <__sinit_lock_release>
 801f290:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801f294:	6523      	str	r3, [r4, #80]	; 0x50
 801f296:	4b13      	ldr	r3, [pc, #76]	; (801f2e4 <__sinit+0x68>)
 801f298:	4a13      	ldr	r2, [pc, #76]	; (801f2e8 <__sinit+0x6c>)
 801f29a:	681b      	ldr	r3, [r3, #0]
 801f29c:	62a2      	str	r2, [r4, #40]	; 0x28
 801f29e:	42a3      	cmp	r3, r4
 801f2a0:	bf04      	itt	eq
 801f2a2:	2301      	moveq	r3, #1
 801f2a4:	61a3      	streq	r3, [r4, #24]
 801f2a6:	4620      	mov	r0, r4
 801f2a8:	f000 f820 	bl	801f2ec <__sfp>
 801f2ac:	6060      	str	r0, [r4, #4]
 801f2ae:	4620      	mov	r0, r4
 801f2b0:	f000 f81c 	bl	801f2ec <__sfp>
 801f2b4:	60a0      	str	r0, [r4, #8]
 801f2b6:	4620      	mov	r0, r4
 801f2b8:	f000 f818 	bl	801f2ec <__sfp>
 801f2bc:	2200      	movs	r2, #0
 801f2be:	60e0      	str	r0, [r4, #12]
 801f2c0:	2104      	movs	r1, #4
 801f2c2:	6860      	ldr	r0, [r4, #4]
 801f2c4:	f7ff ff82 	bl	801f1cc <std>
 801f2c8:	68a0      	ldr	r0, [r4, #8]
 801f2ca:	2201      	movs	r2, #1
 801f2cc:	2109      	movs	r1, #9
 801f2ce:	f7ff ff7d 	bl	801f1cc <std>
 801f2d2:	68e0      	ldr	r0, [r4, #12]
 801f2d4:	2202      	movs	r2, #2
 801f2d6:	2112      	movs	r1, #18
 801f2d8:	f7ff ff78 	bl	801f1cc <std>
 801f2dc:	2301      	movs	r3, #1
 801f2de:	61a3      	str	r3, [r4, #24]
 801f2e0:	e7d2      	b.n	801f288 <__sinit+0xc>
 801f2e2:	bf00      	nop
 801f2e4:	08023ff8 	.word	0x08023ff8
 801f2e8:	0801f215 	.word	0x0801f215

0801f2ec <__sfp>:
 801f2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f2ee:	4607      	mov	r7, r0
 801f2f0:	f7ff ffac 	bl	801f24c <__sfp_lock_acquire>
 801f2f4:	4b1e      	ldr	r3, [pc, #120]	; (801f370 <__sfp+0x84>)
 801f2f6:	681e      	ldr	r6, [r3, #0]
 801f2f8:	69b3      	ldr	r3, [r6, #24]
 801f2fa:	b913      	cbnz	r3, 801f302 <__sfp+0x16>
 801f2fc:	4630      	mov	r0, r6
 801f2fe:	f7ff ffbd 	bl	801f27c <__sinit>
 801f302:	3648      	adds	r6, #72	; 0x48
 801f304:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801f308:	3b01      	subs	r3, #1
 801f30a:	d503      	bpl.n	801f314 <__sfp+0x28>
 801f30c:	6833      	ldr	r3, [r6, #0]
 801f30e:	b30b      	cbz	r3, 801f354 <__sfp+0x68>
 801f310:	6836      	ldr	r6, [r6, #0]
 801f312:	e7f7      	b.n	801f304 <__sfp+0x18>
 801f314:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801f318:	b9d5      	cbnz	r5, 801f350 <__sfp+0x64>
 801f31a:	4b16      	ldr	r3, [pc, #88]	; (801f374 <__sfp+0x88>)
 801f31c:	60e3      	str	r3, [r4, #12]
 801f31e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801f322:	6665      	str	r5, [r4, #100]	; 0x64
 801f324:	f000 fbcc 	bl	801fac0 <__retarget_lock_init_recursive>
 801f328:	f7ff ff96 	bl	801f258 <__sfp_lock_release>
 801f32c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801f330:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801f334:	6025      	str	r5, [r4, #0]
 801f336:	61a5      	str	r5, [r4, #24]
 801f338:	2208      	movs	r2, #8
 801f33a:	4629      	mov	r1, r5
 801f33c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801f340:	f7fd f97a 	bl	801c638 <memset>
 801f344:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801f348:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801f34c:	4620      	mov	r0, r4
 801f34e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f350:	3468      	adds	r4, #104	; 0x68
 801f352:	e7d9      	b.n	801f308 <__sfp+0x1c>
 801f354:	2104      	movs	r1, #4
 801f356:	4638      	mov	r0, r7
 801f358:	f7ff ff62 	bl	801f220 <__sfmoreglue>
 801f35c:	4604      	mov	r4, r0
 801f35e:	6030      	str	r0, [r6, #0]
 801f360:	2800      	cmp	r0, #0
 801f362:	d1d5      	bne.n	801f310 <__sfp+0x24>
 801f364:	f7ff ff78 	bl	801f258 <__sfp_lock_release>
 801f368:	230c      	movs	r3, #12
 801f36a:	603b      	str	r3, [r7, #0]
 801f36c:	e7ee      	b.n	801f34c <__sfp+0x60>
 801f36e:	bf00      	nop
 801f370:	08023ff8 	.word	0x08023ff8
 801f374:	ffff0001 	.word	0xffff0001

0801f378 <fiprintf>:
 801f378:	b40e      	push	{r1, r2, r3}
 801f37a:	b503      	push	{r0, r1, lr}
 801f37c:	4601      	mov	r1, r0
 801f37e:	ab03      	add	r3, sp, #12
 801f380:	4805      	ldr	r0, [pc, #20]	; (801f398 <fiprintf+0x20>)
 801f382:	f853 2b04 	ldr.w	r2, [r3], #4
 801f386:	6800      	ldr	r0, [r0, #0]
 801f388:	9301      	str	r3, [sp, #4]
 801f38a:	f001 fa6f 	bl	802086c <_vfiprintf_r>
 801f38e:	b002      	add	sp, #8
 801f390:	f85d eb04 	ldr.w	lr, [sp], #4
 801f394:	b003      	add	sp, #12
 801f396:	4770      	bx	lr
 801f398:	2400383c 	.word	0x2400383c

0801f39c <_fwalk_reent>:
 801f39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f3a0:	4606      	mov	r6, r0
 801f3a2:	4688      	mov	r8, r1
 801f3a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801f3a8:	2700      	movs	r7, #0
 801f3aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f3ae:	f1b9 0901 	subs.w	r9, r9, #1
 801f3b2:	d505      	bpl.n	801f3c0 <_fwalk_reent+0x24>
 801f3b4:	6824      	ldr	r4, [r4, #0]
 801f3b6:	2c00      	cmp	r4, #0
 801f3b8:	d1f7      	bne.n	801f3aa <_fwalk_reent+0xe>
 801f3ba:	4638      	mov	r0, r7
 801f3bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f3c0:	89ab      	ldrh	r3, [r5, #12]
 801f3c2:	2b01      	cmp	r3, #1
 801f3c4:	d907      	bls.n	801f3d6 <_fwalk_reent+0x3a>
 801f3c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f3ca:	3301      	adds	r3, #1
 801f3cc:	d003      	beq.n	801f3d6 <_fwalk_reent+0x3a>
 801f3ce:	4629      	mov	r1, r5
 801f3d0:	4630      	mov	r0, r6
 801f3d2:	47c0      	blx	r8
 801f3d4:	4307      	orrs	r7, r0
 801f3d6:	3568      	adds	r5, #104	; 0x68
 801f3d8:	e7e9      	b.n	801f3ae <_fwalk_reent+0x12>

0801f3da <rshift>:
 801f3da:	6903      	ldr	r3, [r0, #16]
 801f3dc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801f3e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f3e4:	ea4f 1261 	mov.w	r2, r1, asr #5
 801f3e8:	f100 0414 	add.w	r4, r0, #20
 801f3ec:	dd45      	ble.n	801f47a <rshift+0xa0>
 801f3ee:	f011 011f 	ands.w	r1, r1, #31
 801f3f2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801f3f6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801f3fa:	d10c      	bne.n	801f416 <rshift+0x3c>
 801f3fc:	f100 0710 	add.w	r7, r0, #16
 801f400:	4629      	mov	r1, r5
 801f402:	42b1      	cmp	r1, r6
 801f404:	d334      	bcc.n	801f470 <rshift+0x96>
 801f406:	1a9b      	subs	r3, r3, r2
 801f408:	009b      	lsls	r3, r3, #2
 801f40a:	1eea      	subs	r2, r5, #3
 801f40c:	4296      	cmp	r6, r2
 801f40e:	bf38      	it	cc
 801f410:	2300      	movcc	r3, #0
 801f412:	4423      	add	r3, r4
 801f414:	e015      	b.n	801f442 <rshift+0x68>
 801f416:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801f41a:	f1c1 0820 	rsb	r8, r1, #32
 801f41e:	40cf      	lsrs	r7, r1
 801f420:	f105 0e04 	add.w	lr, r5, #4
 801f424:	46a1      	mov	r9, r4
 801f426:	4576      	cmp	r6, lr
 801f428:	46f4      	mov	ip, lr
 801f42a:	d815      	bhi.n	801f458 <rshift+0x7e>
 801f42c:	1a9b      	subs	r3, r3, r2
 801f42e:	009a      	lsls	r2, r3, #2
 801f430:	3a04      	subs	r2, #4
 801f432:	3501      	adds	r5, #1
 801f434:	42ae      	cmp	r6, r5
 801f436:	bf38      	it	cc
 801f438:	2200      	movcc	r2, #0
 801f43a:	18a3      	adds	r3, r4, r2
 801f43c:	50a7      	str	r7, [r4, r2]
 801f43e:	b107      	cbz	r7, 801f442 <rshift+0x68>
 801f440:	3304      	adds	r3, #4
 801f442:	1b1a      	subs	r2, r3, r4
 801f444:	42a3      	cmp	r3, r4
 801f446:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801f44a:	bf08      	it	eq
 801f44c:	2300      	moveq	r3, #0
 801f44e:	6102      	str	r2, [r0, #16]
 801f450:	bf08      	it	eq
 801f452:	6143      	streq	r3, [r0, #20]
 801f454:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f458:	f8dc c000 	ldr.w	ip, [ip]
 801f45c:	fa0c fc08 	lsl.w	ip, ip, r8
 801f460:	ea4c 0707 	orr.w	r7, ip, r7
 801f464:	f849 7b04 	str.w	r7, [r9], #4
 801f468:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f46c:	40cf      	lsrs	r7, r1
 801f46e:	e7da      	b.n	801f426 <rshift+0x4c>
 801f470:	f851 cb04 	ldr.w	ip, [r1], #4
 801f474:	f847 cf04 	str.w	ip, [r7, #4]!
 801f478:	e7c3      	b.n	801f402 <rshift+0x28>
 801f47a:	4623      	mov	r3, r4
 801f47c:	e7e1      	b.n	801f442 <rshift+0x68>

0801f47e <__hexdig_fun>:
 801f47e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801f482:	2b09      	cmp	r3, #9
 801f484:	d802      	bhi.n	801f48c <__hexdig_fun+0xe>
 801f486:	3820      	subs	r0, #32
 801f488:	b2c0      	uxtb	r0, r0
 801f48a:	4770      	bx	lr
 801f48c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801f490:	2b05      	cmp	r3, #5
 801f492:	d801      	bhi.n	801f498 <__hexdig_fun+0x1a>
 801f494:	3847      	subs	r0, #71	; 0x47
 801f496:	e7f7      	b.n	801f488 <__hexdig_fun+0xa>
 801f498:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801f49c:	2b05      	cmp	r3, #5
 801f49e:	d801      	bhi.n	801f4a4 <__hexdig_fun+0x26>
 801f4a0:	3827      	subs	r0, #39	; 0x27
 801f4a2:	e7f1      	b.n	801f488 <__hexdig_fun+0xa>
 801f4a4:	2000      	movs	r0, #0
 801f4a6:	4770      	bx	lr

0801f4a8 <__gethex>:
 801f4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f4ac:	ed2d 8b02 	vpush	{d8}
 801f4b0:	b089      	sub	sp, #36	; 0x24
 801f4b2:	ee08 0a10 	vmov	s16, r0
 801f4b6:	9304      	str	r3, [sp, #16]
 801f4b8:	4bbc      	ldr	r3, [pc, #752]	; (801f7ac <__gethex+0x304>)
 801f4ba:	681b      	ldr	r3, [r3, #0]
 801f4bc:	9301      	str	r3, [sp, #4]
 801f4be:	4618      	mov	r0, r3
 801f4c0:	468b      	mov	fp, r1
 801f4c2:	4690      	mov	r8, r2
 801f4c4:	f7e0 ff0c 	bl	80002e0 <strlen>
 801f4c8:	9b01      	ldr	r3, [sp, #4]
 801f4ca:	f8db 2000 	ldr.w	r2, [fp]
 801f4ce:	4403      	add	r3, r0
 801f4d0:	4682      	mov	sl, r0
 801f4d2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801f4d6:	9305      	str	r3, [sp, #20]
 801f4d8:	1c93      	adds	r3, r2, #2
 801f4da:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801f4de:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801f4e2:	32fe      	adds	r2, #254	; 0xfe
 801f4e4:	18d1      	adds	r1, r2, r3
 801f4e6:	461f      	mov	r7, r3
 801f4e8:	f813 0b01 	ldrb.w	r0, [r3], #1
 801f4ec:	9100      	str	r1, [sp, #0]
 801f4ee:	2830      	cmp	r0, #48	; 0x30
 801f4f0:	d0f8      	beq.n	801f4e4 <__gethex+0x3c>
 801f4f2:	f7ff ffc4 	bl	801f47e <__hexdig_fun>
 801f4f6:	4604      	mov	r4, r0
 801f4f8:	2800      	cmp	r0, #0
 801f4fa:	d13a      	bne.n	801f572 <__gethex+0xca>
 801f4fc:	9901      	ldr	r1, [sp, #4]
 801f4fe:	4652      	mov	r2, sl
 801f500:	4638      	mov	r0, r7
 801f502:	f7fe f821 	bl	801d548 <strncmp>
 801f506:	4605      	mov	r5, r0
 801f508:	2800      	cmp	r0, #0
 801f50a:	d168      	bne.n	801f5de <__gethex+0x136>
 801f50c:	f817 000a 	ldrb.w	r0, [r7, sl]
 801f510:	eb07 060a 	add.w	r6, r7, sl
 801f514:	f7ff ffb3 	bl	801f47e <__hexdig_fun>
 801f518:	2800      	cmp	r0, #0
 801f51a:	d062      	beq.n	801f5e2 <__gethex+0x13a>
 801f51c:	4633      	mov	r3, r6
 801f51e:	7818      	ldrb	r0, [r3, #0]
 801f520:	2830      	cmp	r0, #48	; 0x30
 801f522:	461f      	mov	r7, r3
 801f524:	f103 0301 	add.w	r3, r3, #1
 801f528:	d0f9      	beq.n	801f51e <__gethex+0x76>
 801f52a:	f7ff ffa8 	bl	801f47e <__hexdig_fun>
 801f52e:	2301      	movs	r3, #1
 801f530:	fab0 f480 	clz	r4, r0
 801f534:	0964      	lsrs	r4, r4, #5
 801f536:	4635      	mov	r5, r6
 801f538:	9300      	str	r3, [sp, #0]
 801f53a:	463a      	mov	r2, r7
 801f53c:	4616      	mov	r6, r2
 801f53e:	3201      	adds	r2, #1
 801f540:	7830      	ldrb	r0, [r6, #0]
 801f542:	f7ff ff9c 	bl	801f47e <__hexdig_fun>
 801f546:	2800      	cmp	r0, #0
 801f548:	d1f8      	bne.n	801f53c <__gethex+0x94>
 801f54a:	9901      	ldr	r1, [sp, #4]
 801f54c:	4652      	mov	r2, sl
 801f54e:	4630      	mov	r0, r6
 801f550:	f7fd fffa 	bl	801d548 <strncmp>
 801f554:	b980      	cbnz	r0, 801f578 <__gethex+0xd0>
 801f556:	b94d      	cbnz	r5, 801f56c <__gethex+0xc4>
 801f558:	eb06 050a 	add.w	r5, r6, sl
 801f55c:	462a      	mov	r2, r5
 801f55e:	4616      	mov	r6, r2
 801f560:	3201      	adds	r2, #1
 801f562:	7830      	ldrb	r0, [r6, #0]
 801f564:	f7ff ff8b 	bl	801f47e <__hexdig_fun>
 801f568:	2800      	cmp	r0, #0
 801f56a:	d1f8      	bne.n	801f55e <__gethex+0xb6>
 801f56c:	1bad      	subs	r5, r5, r6
 801f56e:	00ad      	lsls	r5, r5, #2
 801f570:	e004      	b.n	801f57c <__gethex+0xd4>
 801f572:	2400      	movs	r4, #0
 801f574:	4625      	mov	r5, r4
 801f576:	e7e0      	b.n	801f53a <__gethex+0x92>
 801f578:	2d00      	cmp	r5, #0
 801f57a:	d1f7      	bne.n	801f56c <__gethex+0xc4>
 801f57c:	7833      	ldrb	r3, [r6, #0]
 801f57e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801f582:	2b50      	cmp	r3, #80	; 0x50
 801f584:	d13b      	bne.n	801f5fe <__gethex+0x156>
 801f586:	7873      	ldrb	r3, [r6, #1]
 801f588:	2b2b      	cmp	r3, #43	; 0x2b
 801f58a:	d02c      	beq.n	801f5e6 <__gethex+0x13e>
 801f58c:	2b2d      	cmp	r3, #45	; 0x2d
 801f58e:	d02e      	beq.n	801f5ee <__gethex+0x146>
 801f590:	1c71      	adds	r1, r6, #1
 801f592:	f04f 0900 	mov.w	r9, #0
 801f596:	7808      	ldrb	r0, [r1, #0]
 801f598:	f7ff ff71 	bl	801f47e <__hexdig_fun>
 801f59c:	1e43      	subs	r3, r0, #1
 801f59e:	b2db      	uxtb	r3, r3
 801f5a0:	2b18      	cmp	r3, #24
 801f5a2:	d82c      	bhi.n	801f5fe <__gethex+0x156>
 801f5a4:	f1a0 0210 	sub.w	r2, r0, #16
 801f5a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f5ac:	f7ff ff67 	bl	801f47e <__hexdig_fun>
 801f5b0:	1e43      	subs	r3, r0, #1
 801f5b2:	b2db      	uxtb	r3, r3
 801f5b4:	2b18      	cmp	r3, #24
 801f5b6:	d91d      	bls.n	801f5f4 <__gethex+0x14c>
 801f5b8:	f1b9 0f00 	cmp.w	r9, #0
 801f5bc:	d000      	beq.n	801f5c0 <__gethex+0x118>
 801f5be:	4252      	negs	r2, r2
 801f5c0:	4415      	add	r5, r2
 801f5c2:	f8cb 1000 	str.w	r1, [fp]
 801f5c6:	b1e4      	cbz	r4, 801f602 <__gethex+0x15a>
 801f5c8:	9b00      	ldr	r3, [sp, #0]
 801f5ca:	2b00      	cmp	r3, #0
 801f5cc:	bf14      	ite	ne
 801f5ce:	2700      	movne	r7, #0
 801f5d0:	2706      	moveq	r7, #6
 801f5d2:	4638      	mov	r0, r7
 801f5d4:	b009      	add	sp, #36	; 0x24
 801f5d6:	ecbd 8b02 	vpop	{d8}
 801f5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f5de:	463e      	mov	r6, r7
 801f5e0:	4625      	mov	r5, r4
 801f5e2:	2401      	movs	r4, #1
 801f5e4:	e7ca      	b.n	801f57c <__gethex+0xd4>
 801f5e6:	f04f 0900 	mov.w	r9, #0
 801f5ea:	1cb1      	adds	r1, r6, #2
 801f5ec:	e7d3      	b.n	801f596 <__gethex+0xee>
 801f5ee:	f04f 0901 	mov.w	r9, #1
 801f5f2:	e7fa      	b.n	801f5ea <__gethex+0x142>
 801f5f4:	230a      	movs	r3, #10
 801f5f6:	fb03 0202 	mla	r2, r3, r2, r0
 801f5fa:	3a10      	subs	r2, #16
 801f5fc:	e7d4      	b.n	801f5a8 <__gethex+0x100>
 801f5fe:	4631      	mov	r1, r6
 801f600:	e7df      	b.n	801f5c2 <__gethex+0x11a>
 801f602:	1bf3      	subs	r3, r6, r7
 801f604:	3b01      	subs	r3, #1
 801f606:	4621      	mov	r1, r4
 801f608:	2b07      	cmp	r3, #7
 801f60a:	dc0b      	bgt.n	801f624 <__gethex+0x17c>
 801f60c:	ee18 0a10 	vmov	r0, s16
 801f610:	f000 fadc 	bl	801fbcc <_Balloc>
 801f614:	4604      	mov	r4, r0
 801f616:	b940      	cbnz	r0, 801f62a <__gethex+0x182>
 801f618:	4b65      	ldr	r3, [pc, #404]	; (801f7b0 <__gethex+0x308>)
 801f61a:	4602      	mov	r2, r0
 801f61c:	21de      	movs	r1, #222	; 0xde
 801f61e:	4865      	ldr	r0, [pc, #404]	; (801f7b4 <__gethex+0x30c>)
 801f620:	f7fe fee0 	bl	801e3e4 <__assert_func>
 801f624:	3101      	adds	r1, #1
 801f626:	105b      	asrs	r3, r3, #1
 801f628:	e7ee      	b.n	801f608 <__gethex+0x160>
 801f62a:	f100 0914 	add.w	r9, r0, #20
 801f62e:	f04f 0b00 	mov.w	fp, #0
 801f632:	f1ca 0301 	rsb	r3, sl, #1
 801f636:	f8cd 9008 	str.w	r9, [sp, #8]
 801f63a:	f8cd b000 	str.w	fp, [sp]
 801f63e:	9306      	str	r3, [sp, #24]
 801f640:	42b7      	cmp	r7, r6
 801f642:	d340      	bcc.n	801f6c6 <__gethex+0x21e>
 801f644:	9802      	ldr	r0, [sp, #8]
 801f646:	9b00      	ldr	r3, [sp, #0]
 801f648:	f840 3b04 	str.w	r3, [r0], #4
 801f64c:	eba0 0009 	sub.w	r0, r0, r9
 801f650:	1080      	asrs	r0, r0, #2
 801f652:	0146      	lsls	r6, r0, #5
 801f654:	6120      	str	r0, [r4, #16]
 801f656:	4618      	mov	r0, r3
 801f658:	f000 fbae 	bl	801fdb8 <__hi0bits>
 801f65c:	1a30      	subs	r0, r6, r0
 801f65e:	f8d8 6000 	ldr.w	r6, [r8]
 801f662:	42b0      	cmp	r0, r6
 801f664:	dd63      	ble.n	801f72e <__gethex+0x286>
 801f666:	1b87      	subs	r7, r0, r6
 801f668:	4639      	mov	r1, r7
 801f66a:	4620      	mov	r0, r4
 801f66c:	f000 ff49 	bl	8020502 <__any_on>
 801f670:	4682      	mov	sl, r0
 801f672:	b1a8      	cbz	r0, 801f6a0 <__gethex+0x1f8>
 801f674:	1e7b      	subs	r3, r7, #1
 801f676:	1159      	asrs	r1, r3, #5
 801f678:	f003 021f 	and.w	r2, r3, #31
 801f67c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801f680:	f04f 0a01 	mov.w	sl, #1
 801f684:	fa0a f202 	lsl.w	r2, sl, r2
 801f688:	420a      	tst	r2, r1
 801f68a:	d009      	beq.n	801f6a0 <__gethex+0x1f8>
 801f68c:	4553      	cmp	r3, sl
 801f68e:	dd05      	ble.n	801f69c <__gethex+0x1f4>
 801f690:	1eb9      	subs	r1, r7, #2
 801f692:	4620      	mov	r0, r4
 801f694:	f000 ff35 	bl	8020502 <__any_on>
 801f698:	2800      	cmp	r0, #0
 801f69a:	d145      	bne.n	801f728 <__gethex+0x280>
 801f69c:	f04f 0a02 	mov.w	sl, #2
 801f6a0:	4639      	mov	r1, r7
 801f6a2:	4620      	mov	r0, r4
 801f6a4:	f7ff fe99 	bl	801f3da <rshift>
 801f6a8:	443d      	add	r5, r7
 801f6aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f6ae:	42ab      	cmp	r3, r5
 801f6b0:	da4c      	bge.n	801f74c <__gethex+0x2a4>
 801f6b2:	ee18 0a10 	vmov	r0, s16
 801f6b6:	4621      	mov	r1, r4
 801f6b8:	f000 fac8 	bl	801fc4c <_Bfree>
 801f6bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801f6be:	2300      	movs	r3, #0
 801f6c0:	6013      	str	r3, [r2, #0]
 801f6c2:	27a3      	movs	r7, #163	; 0xa3
 801f6c4:	e785      	b.n	801f5d2 <__gethex+0x12a>
 801f6c6:	1e73      	subs	r3, r6, #1
 801f6c8:	9a05      	ldr	r2, [sp, #20]
 801f6ca:	9303      	str	r3, [sp, #12]
 801f6cc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f6d0:	4293      	cmp	r3, r2
 801f6d2:	d019      	beq.n	801f708 <__gethex+0x260>
 801f6d4:	f1bb 0f20 	cmp.w	fp, #32
 801f6d8:	d107      	bne.n	801f6ea <__gethex+0x242>
 801f6da:	9b02      	ldr	r3, [sp, #8]
 801f6dc:	9a00      	ldr	r2, [sp, #0]
 801f6de:	f843 2b04 	str.w	r2, [r3], #4
 801f6e2:	9302      	str	r3, [sp, #8]
 801f6e4:	2300      	movs	r3, #0
 801f6e6:	9300      	str	r3, [sp, #0]
 801f6e8:	469b      	mov	fp, r3
 801f6ea:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801f6ee:	f7ff fec6 	bl	801f47e <__hexdig_fun>
 801f6f2:	9b00      	ldr	r3, [sp, #0]
 801f6f4:	f000 000f 	and.w	r0, r0, #15
 801f6f8:	fa00 f00b 	lsl.w	r0, r0, fp
 801f6fc:	4303      	orrs	r3, r0
 801f6fe:	9300      	str	r3, [sp, #0]
 801f700:	f10b 0b04 	add.w	fp, fp, #4
 801f704:	9b03      	ldr	r3, [sp, #12]
 801f706:	e00d      	b.n	801f724 <__gethex+0x27c>
 801f708:	9b03      	ldr	r3, [sp, #12]
 801f70a:	9a06      	ldr	r2, [sp, #24]
 801f70c:	4413      	add	r3, r2
 801f70e:	42bb      	cmp	r3, r7
 801f710:	d3e0      	bcc.n	801f6d4 <__gethex+0x22c>
 801f712:	4618      	mov	r0, r3
 801f714:	9901      	ldr	r1, [sp, #4]
 801f716:	9307      	str	r3, [sp, #28]
 801f718:	4652      	mov	r2, sl
 801f71a:	f7fd ff15 	bl	801d548 <strncmp>
 801f71e:	9b07      	ldr	r3, [sp, #28]
 801f720:	2800      	cmp	r0, #0
 801f722:	d1d7      	bne.n	801f6d4 <__gethex+0x22c>
 801f724:	461e      	mov	r6, r3
 801f726:	e78b      	b.n	801f640 <__gethex+0x198>
 801f728:	f04f 0a03 	mov.w	sl, #3
 801f72c:	e7b8      	b.n	801f6a0 <__gethex+0x1f8>
 801f72e:	da0a      	bge.n	801f746 <__gethex+0x29e>
 801f730:	1a37      	subs	r7, r6, r0
 801f732:	4621      	mov	r1, r4
 801f734:	ee18 0a10 	vmov	r0, s16
 801f738:	463a      	mov	r2, r7
 801f73a:	f000 fca3 	bl	8020084 <__lshift>
 801f73e:	1bed      	subs	r5, r5, r7
 801f740:	4604      	mov	r4, r0
 801f742:	f100 0914 	add.w	r9, r0, #20
 801f746:	f04f 0a00 	mov.w	sl, #0
 801f74a:	e7ae      	b.n	801f6aa <__gethex+0x202>
 801f74c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801f750:	42a8      	cmp	r0, r5
 801f752:	dd72      	ble.n	801f83a <__gethex+0x392>
 801f754:	1b45      	subs	r5, r0, r5
 801f756:	42ae      	cmp	r6, r5
 801f758:	dc36      	bgt.n	801f7c8 <__gethex+0x320>
 801f75a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f75e:	2b02      	cmp	r3, #2
 801f760:	d02a      	beq.n	801f7b8 <__gethex+0x310>
 801f762:	2b03      	cmp	r3, #3
 801f764:	d02c      	beq.n	801f7c0 <__gethex+0x318>
 801f766:	2b01      	cmp	r3, #1
 801f768:	d115      	bne.n	801f796 <__gethex+0x2ee>
 801f76a:	42ae      	cmp	r6, r5
 801f76c:	d113      	bne.n	801f796 <__gethex+0x2ee>
 801f76e:	2e01      	cmp	r6, #1
 801f770:	d10b      	bne.n	801f78a <__gethex+0x2e2>
 801f772:	9a04      	ldr	r2, [sp, #16]
 801f774:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f778:	6013      	str	r3, [r2, #0]
 801f77a:	2301      	movs	r3, #1
 801f77c:	6123      	str	r3, [r4, #16]
 801f77e:	f8c9 3000 	str.w	r3, [r9]
 801f782:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f784:	2762      	movs	r7, #98	; 0x62
 801f786:	601c      	str	r4, [r3, #0]
 801f788:	e723      	b.n	801f5d2 <__gethex+0x12a>
 801f78a:	1e71      	subs	r1, r6, #1
 801f78c:	4620      	mov	r0, r4
 801f78e:	f000 feb8 	bl	8020502 <__any_on>
 801f792:	2800      	cmp	r0, #0
 801f794:	d1ed      	bne.n	801f772 <__gethex+0x2ca>
 801f796:	ee18 0a10 	vmov	r0, s16
 801f79a:	4621      	mov	r1, r4
 801f79c:	f000 fa56 	bl	801fc4c <_Bfree>
 801f7a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801f7a2:	2300      	movs	r3, #0
 801f7a4:	6013      	str	r3, [r2, #0]
 801f7a6:	2750      	movs	r7, #80	; 0x50
 801f7a8:	e713      	b.n	801f5d2 <__gethex+0x12a>
 801f7aa:	bf00      	nop
 801f7ac:	08024288 	.word	0x08024288
 801f7b0:	080241a8 	.word	0x080241a8
 801f7b4:	0802421c 	.word	0x0802421c
 801f7b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f7ba:	2b00      	cmp	r3, #0
 801f7bc:	d1eb      	bne.n	801f796 <__gethex+0x2ee>
 801f7be:	e7d8      	b.n	801f772 <__gethex+0x2ca>
 801f7c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f7c2:	2b00      	cmp	r3, #0
 801f7c4:	d1d5      	bne.n	801f772 <__gethex+0x2ca>
 801f7c6:	e7e6      	b.n	801f796 <__gethex+0x2ee>
 801f7c8:	1e6f      	subs	r7, r5, #1
 801f7ca:	f1ba 0f00 	cmp.w	sl, #0
 801f7ce:	d131      	bne.n	801f834 <__gethex+0x38c>
 801f7d0:	b127      	cbz	r7, 801f7dc <__gethex+0x334>
 801f7d2:	4639      	mov	r1, r7
 801f7d4:	4620      	mov	r0, r4
 801f7d6:	f000 fe94 	bl	8020502 <__any_on>
 801f7da:	4682      	mov	sl, r0
 801f7dc:	117b      	asrs	r3, r7, #5
 801f7de:	2101      	movs	r1, #1
 801f7e0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801f7e4:	f007 071f 	and.w	r7, r7, #31
 801f7e8:	fa01 f707 	lsl.w	r7, r1, r7
 801f7ec:	421f      	tst	r7, r3
 801f7ee:	4629      	mov	r1, r5
 801f7f0:	4620      	mov	r0, r4
 801f7f2:	bf18      	it	ne
 801f7f4:	f04a 0a02 	orrne.w	sl, sl, #2
 801f7f8:	1b76      	subs	r6, r6, r5
 801f7fa:	f7ff fdee 	bl	801f3da <rshift>
 801f7fe:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801f802:	2702      	movs	r7, #2
 801f804:	f1ba 0f00 	cmp.w	sl, #0
 801f808:	d048      	beq.n	801f89c <__gethex+0x3f4>
 801f80a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f80e:	2b02      	cmp	r3, #2
 801f810:	d015      	beq.n	801f83e <__gethex+0x396>
 801f812:	2b03      	cmp	r3, #3
 801f814:	d017      	beq.n	801f846 <__gethex+0x39e>
 801f816:	2b01      	cmp	r3, #1
 801f818:	d109      	bne.n	801f82e <__gethex+0x386>
 801f81a:	f01a 0f02 	tst.w	sl, #2
 801f81e:	d006      	beq.n	801f82e <__gethex+0x386>
 801f820:	f8d9 0000 	ldr.w	r0, [r9]
 801f824:	ea4a 0a00 	orr.w	sl, sl, r0
 801f828:	f01a 0f01 	tst.w	sl, #1
 801f82c:	d10e      	bne.n	801f84c <__gethex+0x3a4>
 801f82e:	f047 0710 	orr.w	r7, r7, #16
 801f832:	e033      	b.n	801f89c <__gethex+0x3f4>
 801f834:	f04f 0a01 	mov.w	sl, #1
 801f838:	e7d0      	b.n	801f7dc <__gethex+0x334>
 801f83a:	2701      	movs	r7, #1
 801f83c:	e7e2      	b.n	801f804 <__gethex+0x35c>
 801f83e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f840:	f1c3 0301 	rsb	r3, r3, #1
 801f844:	9315      	str	r3, [sp, #84]	; 0x54
 801f846:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f848:	2b00      	cmp	r3, #0
 801f84a:	d0f0      	beq.n	801f82e <__gethex+0x386>
 801f84c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f850:	f104 0314 	add.w	r3, r4, #20
 801f854:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f858:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f85c:	f04f 0c00 	mov.w	ip, #0
 801f860:	4618      	mov	r0, r3
 801f862:	f853 2b04 	ldr.w	r2, [r3], #4
 801f866:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801f86a:	d01c      	beq.n	801f8a6 <__gethex+0x3fe>
 801f86c:	3201      	adds	r2, #1
 801f86e:	6002      	str	r2, [r0, #0]
 801f870:	2f02      	cmp	r7, #2
 801f872:	f104 0314 	add.w	r3, r4, #20
 801f876:	d13f      	bne.n	801f8f8 <__gethex+0x450>
 801f878:	f8d8 2000 	ldr.w	r2, [r8]
 801f87c:	3a01      	subs	r2, #1
 801f87e:	42b2      	cmp	r2, r6
 801f880:	d10a      	bne.n	801f898 <__gethex+0x3f0>
 801f882:	1171      	asrs	r1, r6, #5
 801f884:	2201      	movs	r2, #1
 801f886:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f88a:	f006 061f 	and.w	r6, r6, #31
 801f88e:	fa02 f606 	lsl.w	r6, r2, r6
 801f892:	421e      	tst	r6, r3
 801f894:	bf18      	it	ne
 801f896:	4617      	movne	r7, r2
 801f898:	f047 0720 	orr.w	r7, r7, #32
 801f89c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f89e:	601c      	str	r4, [r3, #0]
 801f8a0:	9b04      	ldr	r3, [sp, #16]
 801f8a2:	601d      	str	r5, [r3, #0]
 801f8a4:	e695      	b.n	801f5d2 <__gethex+0x12a>
 801f8a6:	4299      	cmp	r1, r3
 801f8a8:	f843 cc04 	str.w	ip, [r3, #-4]
 801f8ac:	d8d8      	bhi.n	801f860 <__gethex+0x3b8>
 801f8ae:	68a3      	ldr	r3, [r4, #8]
 801f8b0:	459b      	cmp	fp, r3
 801f8b2:	db19      	blt.n	801f8e8 <__gethex+0x440>
 801f8b4:	6861      	ldr	r1, [r4, #4]
 801f8b6:	ee18 0a10 	vmov	r0, s16
 801f8ba:	3101      	adds	r1, #1
 801f8bc:	f000 f986 	bl	801fbcc <_Balloc>
 801f8c0:	4681      	mov	r9, r0
 801f8c2:	b918      	cbnz	r0, 801f8cc <__gethex+0x424>
 801f8c4:	4b1a      	ldr	r3, [pc, #104]	; (801f930 <__gethex+0x488>)
 801f8c6:	4602      	mov	r2, r0
 801f8c8:	2184      	movs	r1, #132	; 0x84
 801f8ca:	e6a8      	b.n	801f61e <__gethex+0x176>
 801f8cc:	6922      	ldr	r2, [r4, #16]
 801f8ce:	3202      	adds	r2, #2
 801f8d0:	f104 010c 	add.w	r1, r4, #12
 801f8d4:	0092      	lsls	r2, r2, #2
 801f8d6:	300c      	adds	r0, #12
 801f8d8:	f7fc fe86 	bl	801c5e8 <memcpy>
 801f8dc:	4621      	mov	r1, r4
 801f8de:	ee18 0a10 	vmov	r0, s16
 801f8e2:	f000 f9b3 	bl	801fc4c <_Bfree>
 801f8e6:	464c      	mov	r4, r9
 801f8e8:	6923      	ldr	r3, [r4, #16]
 801f8ea:	1c5a      	adds	r2, r3, #1
 801f8ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f8f0:	6122      	str	r2, [r4, #16]
 801f8f2:	2201      	movs	r2, #1
 801f8f4:	615a      	str	r2, [r3, #20]
 801f8f6:	e7bb      	b.n	801f870 <__gethex+0x3c8>
 801f8f8:	6922      	ldr	r2, [r4, #16]
 801f8fa:	455a      	cmp	r2, fp
 801f8fc:	dd0b      	ble.n	801f916 <__gethex+0x46e>
 801f8fe:	2101      	movs	r1, #1
 801f900:	4620      	mov	r0, r4
 801f902:	f7ff fd6a 	bl	801f3da <rshift>
 801f906:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f90a:	3501      	adds	r5, #1
 801f90c:	42ab      	cmp	r3, r5
 801f90e:	f6ff aed0 	blt.w	801f6b2 <__gethex+0x20a>
 801f912:	2701      	movs	r7, #1
 801f914:	e7c0      	b.n	801f898 <__gethex+0x3f0>
 801f916:	f016 061f 	ands.w	r6, r6, #31
 801f91a:	d0fa      	beq.n	801f912 <__gethex+0x46a>
 801f91c:	449a      	add	sl, r3
 801f91e:	f1c6 0620 	rsb	r6, r6, #32
 801f922:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801f926:	f000 fa47 	bl	801fdb8 <__hi0bits>
 801f92a:	42b0      	cmp	r0, r6
 801f92c:	dbe7      	blt.n	801f8fe <__gethex+0x456>
 801f92e:	e7f0      	b.n	801f912 <__gethex+0x46a>
 801f930:	080241a8 	.word	0x080241a8

0801f934 <L_shift>:
 801f934:	f1c2 0208 	rsb	r2, r2, #8
 801f938:	0092      	lsls	r2, r2, #2
 801f93a:	b570      	push	{r4, r5, r6, lr}
 801f93c:	f1c2 0620 	rsb	r6, r2, #32
 801f940:	6843      	ldr	r3, [r0, #4]
 801f942:	6804      	ldr	r4, [r0, #0]
 801f944:	fa03 f506 	lsl.w	r5, r3, r6
 801f948:	432c      	orrs	r4, r5
 801f94a:	40d3      	lsrs	r3, r2
 801f94c:	6004      	str	r4, [r0, #0]
 801f94e:	f840 3f04 	str.w	r3, [r0, #4]!
 801f952:	4288      	cmp	r0, r1
 801f954:	d3f4      	bcc.n	801f940 <L_shift+0xc>
 801f956:	bd70      	pop	{r4, r5, r6, pc}

0801f958 <__match>:
 801f958:	b530      	push	{r4, r5, lr}
 801f95a:	6803      	ldr	r3, [r0, #0]
 801f95c:	3301      	adds	r3, #1
 801f95e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f962:	b914      	cbnz	r4, 801f96a <__match+0x12>
 801f964:	6003      	str	r3, [r0, #0]
 801f966:	2001      	movs	r0, #1
 801f968:	bd30      	pop	{r4, r5, pc}
 801f96a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f96e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f972:	2d19      	cmp	r5, #25
 801f974:	bf98      	it	ls
 801f976:	3220      	addls	r2, #32
 801f978:	42a2      	cmp	r2, r4
 801f97a:	d0f0      	beq.n	801f95e <__match+0x6>
 801f97c:	2000      	movs	r0, #0
 801f97e:	e7f3      	b.n	801f968 <__match+0x10>

0801f980 <__hexnan>:
 801f980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f984:	680b      	ldr	r3, [r1, #0]
 801f986:	6801      	ldr	r1, [r0, #0]
 801f988:	115e      	asrs	r6, r3, #5
 801f98a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f98e:	f013 031f 	ands.w	r3, r3, #31
 801f992:	b087      	sub	sp, #28
 801f994:	bf18      	it	ne
 801f996:	3604      	addne	r6, #4
 801f998:	2500      	movs	r5, #0
 801f99a:	1f37      	subs	r7, r6, #4
 801f99c:	4682      	mov	sl, r0
 801f99e:	4690      	mov	r8, r2
 801f9a0:	9301      	str	r3, [sp, #4]
 801f9a2:	f846 5c04 	str.w	r5, [r6, #-4]
 801f9a6:	46b9      	mov	r9, r7
 801f9a8:	463c      	mov	r4, r7
 801f9aa:	9502      	str	r5, [sp, #8]
 801f9ac:	46ab      	mov	fp, r5
 801f9ae:	784a      	ldrb	r2, [r1, #1]
 801f9b0:	1c4b      	adds	r3, r1, #1
 801f9b2:	9303      	str	r3, [sp, #12]
 801f9b4:	b342      	cbz	r2, 801fa08 <__hexnan+0x88>
 801f9b6:	4610      	mov	r0, r2
 801f9b8:	9105      	str	r1, [sp, #20]
 801f9ba:	9204      	str	r2, [sp, #16]
 801f9bc:	f7ff fd5f 	bl	801f47e <__hexdig_fun>
 801f9c0:	2800      	cmp	r0, #0
 801f9c2:	d14f      	bne.n	801fa64 <__hexnan+0xe4>
 801f9c4:	9a04      	ldr	r2, [sp, #16]
 801f9c6:	9905      	ldr	r1, [sp, #20]
 801f9c8:	2a20      	cmp	r2, #32
 801f9ca:	d818      	bhi.n	801f9fe <__hexnan+0x7e>
 801f9cc:	9b02      	ldr	r3, [sp, #8]
 801f9ce:	459b      	cmp	fp, r3
 801f9d0:	dd13      	ble.n	801f9fa <__hexnan+0x7a>
 801f9d2:	454c      	cmp	r4, r9
 801f9d4:	d206      	bcs.n	801f9e4 <__hexnan+0x64>
 801f9d6:	2d07      	cmp	r5, #7
 801f9d8:	dc04      	bgt.n	801f9e4 <__hexnan+0x64>
 801f9da:	462a      	mov	r2, r5
 801f9dc:	4649      	mov	r1, r9
 801f9de:	4620      	mov	r0, r4
 801f9e0:	f7ff ffa8 	bl	801f934 <L_shift>
 801f9e4:	4544      	cmp	r4, r8
 801f9e6:	d950      	bls.n	801fa8a <__hexnan+0x10a>
 801f9e8:	2300      	movs	r3, #0
 801f9ea:	f1a4 0904 	sub.w	r9, r4, #4
 801f9ee:	f844 3c04 	str.w	r3, [r4, #-4]
 801f9f2:	f8cd b008 	str.w	fp, [sp, #8]
 801f9f6:	464c      	mov	r4, r9
 801f9f8:	461d      	mov	r5, r3
 801f9fa:	9903      	ldr	r1, [sp, #12]
 801f9fc:	e7d7      	b.n	801f9ae <__hexnan+0x2e>
 801f9fe:	2a29      	cmp	r2, #41	; 0x29
 801fa00:	d156      	bne.n	801fab0 <__hexnan+0x130>
 801fa02:	3102      	adds	r1, #2
 801fa04:	f8ca 1000 	str.w	r1, [sl]
 801fa08:	f1bb 0f00 	cmp.w	fp, #0
 801fa0c:	d050      	beq.n	801fab0 <__hexnan+0x130>
 801fa0e:	454c      	cmp	r4, r9
 801fa10:	d206      	bcs.n	801fa20 <__hexnan+0xa0>
 801fa12:	2d07      	cmp	r5, #7
 801fa14:	dc04      	bgt.n	801fa20 <__hexnan+0xa0>
 801fa16:	462a      	mov	r2, r5
 801fa18:	4649      	mov	r1, r9
 801fa1a:	4620      	mov	r0, r4
 801fa1c:	f7ff ff8a 	bl	801f934 <L_shift>
 801fa20:	4544      	cmp	r4, r8
 801fa22:	d934      	bls.n	801fa8e <__hexnan+0x10e>
 801fa24:	f1a8 0204 	sub.w	r2, r8, #4
 801fa28:	4623      	mov	r3, r4
 801fa2a:	f853 1b04 	ldr.w	r1, [r3], #4
 801fa2e:	f842 1f04 	str.w	r1, [r2, #4]!
 801fa32:	429f      	cmp	r7, r3
 801fa34:	d2f9      	bcs.n	801fa2a <__hexnan+0xaa>
 801fa36:	1b3b      	subs	r3, r7, r4
 801fa38:	f023 0303 	bic.w	r3, r3, #3
 801fa3c:	3304      	adds	r3, #4
 801fa3e:	3401      	adds	r4, #1
 801fa40:	3e03      	subs	r6, #3
 801fa42:	42b4      	cmp	r4, r6
 801fa44:	bf88      	it	hi
 801fa46:	2304      	movhi	r3, #4
 801fa48:	4443      	add	r3, r8
 801fa4a:	2200      	movs	r2, #0
 801fa4c:	f843 2b04 	str.w	r2, [r3], #4
 801fa50:	429f      	cmp	r7, r3
 801fa52:	d2fb      	bcs.n	801fa4c <__hexnan+0xcc>
 801fa54:	683b      	ldr	r3, [r7, #0]
 801fa56:	b91b      	cbnz	r3, 801fa60 <__hexnan+0xe0>
 801fa58:	4547      	cmp	r7, r8
 801fa5a:	d127      	bne.n	801faac <__hexnan+0x12c>
 801fa5c:	2301      	movs	r3, #1
 801fa5e:	603b      	str	r3, [r7, #0]
 801fa60:	2005      	movs	r0, #5
 801fa62:	e026      	b.n	801fab2 <__hexnan+0x132>
 801fa64:	3501      	adds	r5, #1
 801fa66:	2d08      	cmp	r5, #8
 801fa68:	f10b 0b01 	add.w	fp, fp, #1
 801fa6c:	dd06      	ble.n	801fa7c <__hexnan+0xfc>
 801fa6e:	4544      	cmp	r4, r8
 801fa70:	d9c3      	bls.n	801f9fa <__hexnan+0x7a>
 801fa72:	2300      	movs	r3, #0
 801fa74:	f844 3c04 	str.w	r3, [r4, #-4]
 801fa78:	2501      	movs	r5, #1
 801fa7a:	3c04      	subs	r4, #4
 801fa7c:	6822      	ldr	r2, [r4, #0]
 801fa7e:	f000 000f 	and.w	r0, r0, #15
 801fa82:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801fa86:	6022      	str	r2, [r4, #0]
 801fa88:	e7b7      	b.n	801f9fa <__hexnan+0x7a>
 801fa8a:	2508      	movs	r5, #8
 801fa8c:	e7b5      	b.n	801f9fa <__hexnan+0x7a>
 801fa8e:	9b01      	ldr	r3, [sp, #4]
 801fa90:	2b00      	cmp	r3, #0
 801fa92:	d0df      	beq.n	801fa54 <__hexnan+0xd4>
 801fa94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801fa98:	f1c3 0320 	rsb	r3, r3, #32
 801fa9c:	fa22 f303 	lsr.w	r3, r2, r3
 801faa0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801faa4:	401a      	ands	r2, r3
 801faa6:	f846 2c04 	str.w	r2, [r6, #-4]
 801faaa:	e7d3      	b.n	801fa54 <__hexnan+0xd4>
 801faac:	3f04      	subs	r7, #4
 801faae:	e7d1      	b.n	801fa54 <__hexnan+0xd4>
 801fab0:	2004      	movs	r0, #4
 801fab2:	b007      	add	sp, #28
 801fab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801fab8 <_localeconv_r>:
 801fab8:	4800      	ldr	r0, [pc, #0]	; (801fabc <_localeconv_r+0x4>)
 801faba:	4770      	bx	lr
 801fabc:	24003994 	.word	0x24003994

0801fac0 <__retarget_lock_init_recursive>:
 801fac0:	4770      	bx	lr

0801fac2 <__retarget_lock_acquire_recursive>:
 801fac2:	4770      	bx	lr

0801fac4 <__retarget_lock_release_recursive>:
 801fac4:	4770      	bx	lr

0801fac6 <__swhatbuf_r>:
 801fac6:	b570      	push	{r4, r5, r6, lr}
 801fac8:	460e      	mov	r6, r1
 801faca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801face:	2900      	cmp	r1, #0
 801fad0:	b096      	sub	sp, #88	; 0x58
 801fad2:	4614      	mov	r4, r2
 801fad4:	461d      	mov	r5, r3
 801fad6:	da07      	bge.n	801fae8 <__swhatbuf_r+0x22>
 801fad8:	2300      	movs	r3, #0
 801fada:	602b      	str	r3, [r5, #0]
 801fadc:	89b3      	ldrh	r3, [r6, #12]
 801fade:	061a      	lsls	r2, r3, #24
 801fae0:	d410      	bmi.n	801fb04 <__swhatbuf_r+0x3e>
 801fae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801fae6:	e00e      	b.n	801fb06 <__swhatbuf_r+0x40>
 801fae8:	466a      	mov	r2, sp
 801faea:	f001 f873 	bl	8020bd4 <_fstat_r>
 801faee:	2800      	cmp	r0, #0
 801faf0:	dbf2      	blt.n	801fad8 <__swhatbuf_r+0x12>
 801faf2:	9a01      	ldr	r2, [sp, #4]
 801faf4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801faf8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801fafc:	425a      	negs	r2, r3
 801fafe:	415a      	adcs	r2, r3
 801fb00:	602a      	str	r2, [r5, #0]
 801fb02:	e7ee      	b.n	801fae2 <__swhatbuf_r+0x1c>
 801fb04:	2340      	movs	r3, #64	; 0x40
 801fb06:	2000      	movs	r0, #0
 801fb08:	6023      	str	r3, [r4, #0]
 801fb0a:	b016      	add	sp, #88	; 0x58
 801fb0c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801fb10 <__smakebuf_r>:
 801fb10:	898b      	ldrh	r3, [r1, #12]
 801fb12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801fb14:	079d      	lsls	r5, r3, #30
 801fb16:	4606      	mov	r6, r0
 801fb18:	460c      	mov	r4, r1
 801fb1a:	d507      	bpl.n	801fb2c <__smakebuf_r+0x1c>
 801fb1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801fb20:	6023      	str	r3, [r4, #0]
 801fb22:	6123      	str	r3, [r4, #16]
 801fb24:	2301      	movs	r3, #1
 801fb26:	6163      	str	r3, [r4, #20]
 801fb28:	b002      	add	sp, #8
 801fb2a:	bd70      	pop	{r4, r5, r6, pc}
 801fb2c:	ab01      	add	r3, sp, #4
 801fb2e:	466a      	mov	r2, sp
 801fb30:	f7ff ffc9 	bl	801fac6 <__swhatbuf_r>
 801fb34:	9900      	ldr	r1, [sp, #0]
 801fb36:	4605      	mov	r5, r0
 801fb38:	4630      	mov	r0, r6
 801fb3a:	f7fc fdd5 	bl	801c6e8 <_malloc_r>
 801fb3e:	b948      	cbnz	r0, 801fb54 <__smakebuf_r+0x44>
 801fb40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fb44:	059a      	lsls	r2, r3, #22
 801fb46:	d4ef      	bmi.n	801fb28 <__smakebuf_r+0x18>
 801fb48:	f023 0303 	bic.w	r3, r3, #3
 801fb4c:	f043 0302 	orr.w	r3, r3, #2
 801fb50:	81a3      	strh	r3, [r4, #12]
 801fb52:	e7e3      	b.n	801fb1c <__smakebuf_r+0xc>
 801fb54:	4b0d      	ldr	r3, [pc, #52]	; (801fb8c <__smakebuf_r+0x7c>)
 801fb56:	62b3      	str	r3, [r6, #40]	; 0x28
 801fb58:	89a3      	ldrh	r3, [r4, #12]
 801fb5a:	6020      	str	r0, [r4, #0]
 801fb5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801fb60:	81a3      	strh	r3, [r4, #12]
 801fb62:	9b00      	ldr	r3, [sp, #0]
 801fb64:	6163      	str	r3, [r4, #20]
 801fb66:	9b01      	ldr	r3, [sp, #4]
 801fb68:	6120      	str	r0, [r4, #16]
 801fb6a:	b15b      	cbz	r3, 801fb84 <__smakebuf_r+0x74>
 801fb6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fb70:	4630      	mov	r0, r6
 801fb72:	f001 f841 	bl	8020bf8 <_isatty_r>
 801fb76:	b128      	cbz	r0, 801fb84 <__smakebuf_r+0x74>
 801fb78:	89a3      	ldrh	r3, [r4, #12]
 801fb7a:	f023 0303 	bic.w	r3, r3, #3
 801fb7e:	f043 0301 	orr.w	r3, r3, #1
 801fb82:	81a3      	strh	r3, [r4, #12]
 801fb84:	89a0      	ldrh	r0, [r4, #12]
 801fb86:	4305      	orrs	r5, r0
 801fb88:	81a5      	strh	r5, [r4, #12]
 801fb8a:	e7cd      	b.n	801fb28 <__smakebuf_r+0x18>
 801fb8c:	0801f215 	.word	0x0801f215

0801fb90 <__ascii_mbtowc>:
 801fb90:	b082      	sub	sp, #8
 801fb92:	b901      	cbnz	r1, 801fb96 <__ascii_mbtowc+0x6>
 801fb94:	a901      	add	r1, sp, #4
 801fb96:	b142      	cbz	r2, 801fbaa <__ascii_mbtowc+0x1a>
 801fb98:	b14b      	cbz	r3, 801fbae <__ascii_mbtowc+0x1e>
 801fb9a:	7813      	ldrb	r3, [r2, #0]
 801fb9c:	600b      	str	r3, [r1, #0]
 801fb9e:	7812      	ldrb	r2, [r2, #0]
 801fba0:	1e10      	subs	r0, r2, #0
 801fba2:	bf18      	it	ne
 801fba4:	2001      	movne	r0, #1
 801fba6:	b002      	add	sp, #8
 801fba8:	4770      	bx	lr
 801fbaa:	4610      	mov	r0, r2
 801fbac:	e7fb      	b.n	801fba6 <__ascii_mbtowc+0x16>
 801fbae:	f06f 0001 	mvn.w	r0, #1
 801fbb2:	e7f8      	b.n	801fba6 <__ascii_mbtowc+0x16>

0801fbb4 <__malloc_lock>:
 801fbb4:	4801      	ldr	r0, [pc, #4]	; (801fbbc <__malloc_lock+0x8>)
 801fbb6:	f7ff bf84 	b.w	801fac2 <__retarget_lock_acquire_recursive>
 801fbba:	bf00      	nop
 801fbbc:	24009a74 	.word	0x24009a74

0801fbc0 <__malloc_unlock>:
 801fbc0:	4801      	ldr	r0, [pc, #4]	; (801fbc8 <__malloc_unlock+0x8>)
 801fbc2:	f7ff bf7f 	b.w	801fac4 <__retarget_lock_release_recursive>
 801fbc6:	bf00      	nop
 801fbc8:	24009a74 	.word	0x24009a74

0801fbcc <_Balloc>:
 801fbcc:	b570      	push	{r4, r5, r6, lr}
 801fbce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801fbd0:	4604      	mov	r4, r0
 801fbd2:	460d      	mov	r5, r1
 801fbd4:	b976      	cbnz	r6, 801fbf4 <_Balloc+0x28>
 801fbd6:	2010      	movs	r0, #16
 801fbd8:	f7fc fcf0 	bl	801c5bc <malloc>
 801fbdc:	4602      	mov	r2, r0
 801fbde:	6260      	str	r0, [r4, #36]	; 0x24
 801fbe0:	b920      	cbnz	r0, 801fbec <_Balloc+0x20>
 801fbe2:	4b18      	ldr	r3, [pc, #96]	; (801fc44 <_Balloc+0x78>)
 801fbe4:	4818      	ldr	r0, [pc, #96]	; (801fc48 <_Balloc+0x7c>)
 801fbe6:	2166      	movs	r1, #102	; 0x66
 801fbe8:	f7fe fbfc 	bl	801e3e4 <__assert_func>
 801fbec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fbf0:	6006      	str	r6, [r0, #0]
 801fbf2:	60c6      	str	r6, [r0, #12]
 801fbf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801fbf6:	68f3      	ldr	r3, [r6, #12]
 801fbf8:	b183      	cbz	r3, 801fc1c <_Balloc+0x50>
 801fbfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fbfc:	68db      	ldr	r3, [r3, #12]
 801fbfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801fc02:	b9b8      	cbnz	r0, 801fc34 <_Balloc+0x68>
 801fc04:	2101      	movs	r1, #1
 801fc06:	fa01 f605 	lsl.w	r6, r1, r5
 801fc0a:	1d72      	adds	r2, r6, #5
 801fc0c:	0092      	lsls	r2, r2, #2
 801fc0e:	4620      	mov	r0, r4
 801fc10:	f000 fc98 	bl	8020544 <_calloc_r>
 801fc14:	b160      	cbz	r0, 801fc30 <_Balloc+0x64>
 801fc16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801fc1a:	e00e      	b.n	801fc3a <_Balloc+0x6e>
 801fc1c:	2221      	movs	r2, #33	; 0x21
 801fc1e:	2104      	movs	r1, #4
 801fc20:	4620      	mov	r0, r4
 801fc22:	f000 fc8f 	bl	8020544 <_calloc_r>
 801fc26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fc28:	60f0      	str	r0, [r6, #12]
 801fc2a:	68db      	ldr	r3, [r3, #12]
 801fc2c:	2b00      	cmp	r3, #0
 801fc2e:	d1e4      	bne.n	801fbfa <_Balloc+0x2e>
 801fc30:	2000      	movs	r0, #0
 801fc32:	bd70      	pop	{r4, r5, r6, pc}
 801fc34:	6802      	ldr	r2, [r0, #0]
 801fc36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801fc3a:	2300      	movs	r3, #0
 801fc3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801fc40:	e7f7      	b.n	801fc32 <_Balloc+0x66>
 801fc42:	bf00      	nop
 801fc44:	08024035 	.word	0x08024035
 801fc48:	0802429c 	.word	0x0802429c

0801fc4c <_Bfree>:
 801fc4c:	b570      	push	{r4, r5, r6, lr}
 801fc4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801fc50:	4605      	mov	r5, r0
 801fc52:	460c      	mov	r4, r1
 801fc54:	b976      	cbnz	r6, 801fc74 <_Bfree+0x28>
 801fc56:	2010      	movs	r0, #16
 801fc58:	f7fc fcb0 	bl	801c5bc <malloc>
 801fc5c:	4602      	mov	r2, r0
 801fc5e:	6268      	str	r0, [r5, #36]	; 0x24
 801fc60:	b920      	cbnz	r0, 801fc6c <_Bfree+0x20>
 801fc62:	4b09      	ldr	r3, [pc, #36]	; (801fc88 <_Bfree+0x3c>)
 801fc64:	4809      	ldr	r0, [pc, #36]	; (801fc8c <_Bfree+0x40>)
 801fc66:	218a      	movs	r1, #138	; 0x8a
 801fc68:	f7fe fbbc 	bl	801e3e4 <__assert_func>
 801fc6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fc70:	6006      	str	r6, [r0, #0]
 801fc72:	60c6      	str	r6, [r0, #12]
 801fc74:	b13c      	cbz	r4, 801fc86 <_Bfree+0x3a>
 801fc76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801fc78:	6862      	ldr	r2, [r4, #4]
 801fc7a:	68db      	ldr	r3, [r3, #12]
 801fc7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801fc80:	6021      	str	r1, [r4, #0]
 801fc82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801fc86:	bd70      	pop	{r4, r5, r6, pc}
 801fc88:	08024035 	.word	0x08024035
 801fc8c:	0802429c 	.word	0x0802429c

0801fc90 <__multadd>:
 801fc90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fc94:	690e      	ldr	r6, [r1, #16]
 801fc96:	4607      	mov	r7, r0
 801fc98:	4698      	mov	r8, r3
 801fc9a:	460c      	mov	r4, r1
 801fc9c:	f101 0014 	add.w	r0, r1, #20
 801fca0:	2300      	movs	r3, #0
 801fca2:	6805      	ldr	r5, [r0, #0]
 801fca4:	b2a9      	uxth	r1, r5
 801fca6:	fb02 8101 	mla	r1, r2, r1, r8
 801fcaa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801fcae:	0c2d      	lsrs	r5, r5, #16
 801fcb0:	fb02 c505 	mla	r5, r2, r5, ip
 801fcb4:	b289      	uxth	r1, r1
 801fcb6:	3301      	adds	r3, #1
 801fcb8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801fcbc:	429e      	cmp	r6, r3
 801fcbe:	f840 1b04 	str.w	r1, [r0], #4
 801fcc2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801fcc6:	dcec      	bgt.n	801fca2 <__multadd+0x12>
 801fcc8:	f1b8 0f00 	cmp.w	r8, #0
 801fccc:	d022      	beq.n	801fd14 <__multadd+0x84>
 801fcce:	68a3      	ldr	r3, [r4, #8]
 801fcd0:	42b3      	cmp	r3, r6
 801fcd2:	dc19      	bgt.n	801fd08 <__multadd+0x78>
 801fcd4:	6861      	ldr	r1, [r4, #4]
 801fcd6:	4638      	mov	r0, r7
 801fcd8:	3101      	adds	r1, #1
 801fcda:	f7ff ff77 	bl	801fbcc <_Balloc>
 801fcde:	4605      	mov	r5, r0
 801fce0:	b928      	cbnz	r0, 801fcee <__multadd+0x5e>
 801fce2:	4602      	mov	r2, r0
 801fce4:	4b0d      	ldr	r3, [pc, #52]	; (801fd1c <__multadd+0x8c>)
 801fce6:	480e      	ldr	r0, [pc, #56]	; (801fd20 <__multadd+0x90>)
 801fce8:	21b5      	movs	r1, #181	; 0xb5
 801fcea:	f7fe fb7b 	bl	801e3e4 <__assert_func>
 801fcee:	6922      	ldr	r2, [r4, #16]
 801fcf0:	3202      	adds	r2, #2
 801fcf2:	f104 010c 	add.w	r1, r4, #12
 801fcf6:	0092      	lsls	r2, r2, #2
 801fcf8:	300c      	adds	r0, #12
 801fcfa:	f7fc fc75 	bl	801c5e8 <memcpy>
 801fcfe:	4621      	mov	r1, r4
 801fd00:	4638      	mov	r0, r7
 801fd02:	f7ff ffa3 	bl	801fc4c <_Bfree>
 801fd06:	462c      	mov	r4, r5
 801fd08:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801fd0c:	3601      	adds	r6, #1
 801fd0e:	f8c3 8014 	str.w	r8, [r3, #20]
 801fd12:	6126      	str	r6, [r4, #16]
 801fd14:	4620      	mov	r0, r4
 801fd16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fd1a:	bf00      	nop
 801fd1c:	080241a8 	.word	0x080241a8
 801fd20:	0802429c 	.word	0x0802429c

0801fd24 <__s2b>:
 801fd24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fd28:	460c      	mov	r4, r1
 801fd2a:	4615      	mov	r5, r2
 801fd2c:	461f      	mov	r7, r3
 801fd2e:	2209      	movs	r2, #9
 801fd30:	3308      	adds	r3, #8
 801fd32:	4606      	mov	r6, r0
 801fd34:	fb93 f3f2 	sdiv	r3, r3, r2
 801fd38:	2100      	movs	r1, #0
 801fd3a:	2201      	movs	r2, #1
 801fd3c:	429a      	cmp	r2, r3
 801fd3e:	db09      	blt.n	801fd54 <__s2b+0x30>
 801fd40:	4630      	mov	r0, r6
 801fd42:	f7ff ff43 	bl	801fbcc <_Balloc>
 801fd46:	b940      	cbnz	r0, 801fd5a <__s2b+0x36>
 801fd48:	4602      	mov	r2, r0
 801fd4a:	4b19      	ldr	r3, [pc, #100]	; (801fdb0 <__s2b+0x8c>)
 801fd4c:	4819      	ldr	r0, [pc, #100]	; (801fdb4 <__s2b+0x90>)
 801fd4e:	21ce      	movs	r1, #206	; 0xce
 801fd50:	f7fe fb48 	bl	801e3e4 <__assert_func>
 801fd54:	0052      	lsls	r2, r2, #1
 801fd56:	3101      	adds	r1, #1
 801fd58:	e7f0      	b.n	801fd3c <__s2b+0x18>
 801fd5a:	9b08      	ldr	r3, [sp, #32]
 801fd5c:	6143      	str	r3, [r0, #20]
 801fd5e:	2d09      	cmp	r5, #9
 801fd60:	f04f 0301 	mov.w	r3, #1
 801fd64:	6103      	str	r3, [r0, #16]
 801fd66:	dd16      	ble.n	801fd96 <__s2b+0x72>
 801fd68:	f104 0909 	add.w	r9, r4, #9
 801fd6c:	46c8      	mov	r8, r9
 801fd6e:	442c      	add	r4, r5
 801fd70:	f818 3b01 	ldrb.w	r3, [r8], #1
 801fd74:	4601      	mov	r1, r0
 801fd76:	3b30      	subs	r3, #48	; 0x30
 801fd78:	220a      	movs	r2, #10
 801fd7a:	4630      	mov	r0, r6
 801fd7c:	f7ff ff88 	bl	801fc90 <__multadd>
 801fd80:	45a0      	cmp	r8, r4
 801fd82:	d1f5      	bne.n	801fd70 <__s2b+0x4c>
 801fd84:	f1a5 0408 	sub.w	r4, r5, #8
 801fd88:	444c      	add	r4, r9
 801fd8a:	1b2d      	subs	r5, r5, r4
 801fd8c:	1963      	adds	r3, r4, r5
 801fd8e:	42bb      	cmp	r3, r7
 801fd90:	db04      	blt.n	801fd9c <__s2b+0x78>
 801fd92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fd96:	340a      	adds	r4, #10
 801fd98:	2509      	movs	r5, #9
 801fd9a:	e7f6      	b.n	801fd8a <__s2b+0x66>
 801fd9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801fda0:	4601      	mov	r1, r0
 801fda2:	3b30      	subs	r3, #48	; 0x30
 801fda4:	220a      	movs	r2, #10
 801fda6:	4630      	mov	r0, r6
 801fda8:	f7ff ff72 	bl	801fc90 <__multadd>
 801fdac:	e7ee      	b.n	801fd8c <__s2b+0x68>
 801fdae:	bf00      	nop
 801fdb0:	080241a8 	.word	0x080241a8
 801fdb4:	0802429c 	.word	0x0802429c

0801fdb8 <__hi0bits>:
 801fdb8:	0c03      	lsrs	r3, r0, #16
 801fdba:	041b      	lsls	r3, r3, #16
 801fdbc:	b9d3      	cbnz	r3, 801fdf4 <__hi0bits+0x3c>
 801fdbe:	0400      	lsls	r0, r0, #16
 801fdc0:	2310      	movs	r3, #16
 801fdc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801fdc6:	bf04      	itt	eq
 801fdc8:	0200      	lsleq	r0, r0, #8
 801fdca:	3308      	addeq	r3, #8
 801fdcc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801fdd0:	bf04      	itt	eq
 801fdd2:	0100      	lsleq	r0, r0, #4
 801fdd4:	3304      	addeq	r3, #4
 801fdd6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801fdda:	bf04      	itt	eq
 801fddc:	0080      	lsleq	r0, r0, #2
 801fdde:	3302      	addeq	r3, #2
 801fde0:	2800      	cmp	r0, #0
 801fde2:	db05      	blt.n	801fdf0 <__hi0bits+0x38>
 801fde4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801fde8:	f103 0301 	add.w	r3, r3, #1
 801fdec:	bf08      	it	eq
 801fdee:	2320      	moveq	r3, #32
 801fdf0:	4618      	mov	r0, r3
 801fdf2:	4770      	bx	lr
 801fdf4:	2300      	movs	r3, #0
 801fdf6:	e7e4      	b.n	801fdc2 <__hi0bits+0xa>

0801fdf8 <__lo0bits>:
 801fdf8:	6803      	ldr	r3, [r0, #0]
 801fdfa:	f013 0207 	ands.w	r2, r3, #7
 801fdfe:	4601      	mov	r1, r0
 801fe00:	d00b      	beq.n	801fe1a <__lo0bits+0x22>
 801fe02:	07da      	lsls	r2, r3, #31
 801fe04:	d424      	bmi.n	801fe50 <__lo0bits+0x58>
 801fe06:	0798      	lsls	r0, r3, #30
 801fe08:	bf49      	itett	mi
 801fe0a:	085b      	lsrmi	r3, r3, #1
 801fe0c:	089b      	lsrpl	r3, r3, #2
 801fe0e:	2001      	movmi	r0, #1
 801fe10:	600b      	strmi	r3, [r1, #0]
 801fe12:	bf5c      	itt	pl
 801fe14:	600b      	strpl	r3, [r1, #0]
 801fe16:	2002      	movpl	r0, #2
 801fe18:	4770      	bx	lr
 801fe1a:	b298      	uxth	r0, r3
 801fe1c:	b9b0      	cbnz	r0, 801fe4c <__lo0bits+0x54>
 801fe1e:	0c1b      	lsrs	r3, r3, #16
 801fe20:	2010      	movs	r0, #16
 801fe22:	f013 0fff 	tst.w	r3, #255	; 0xff
 801fe26:	bf04      	itt	eq
 801fe28:	0a1b      	lsreq	r3, r3, #8
 801fe2a:	3008      	addeq	r0, #8
 801fe2c:	071a      	lsls	r2, r3, #28
 801fe2e:	bf04      	itt	eq
 801fe30:	091b      	lsreq	r3, r3, #4
 801fe32:	3004      	addeq	r0, #4
 801fe34:	079a      	lsls	r2, r3, #30
 801fe36:	bf04      	itt	eq
 801fe38:	089b      	lsreq	r3, r3, #2
 801fe3a:	3002      	addeq	r0, #2
 801fe3c:	07da      	lsls	r2, r3, #31
 801fe3e:	d403      	bmi.n	801fe48 <__lo0bits+0x50>
 801fe40:	085b      	lsrs	r3, r3, #1
 801fe42:	f100 0001 	add.w	r0, r0, #1
 801fe46:	d005      	beq.n	801fe54 <__lo0bits+0x5c>
 801fe48:	600b      	str	r3, [r1, #0]
 801fe4a:	4770      	bx	lr
 801fe4c:	4610      	mov	r0, r2
 801fe4e:	e7e8      	b.n	801fe22 <__lo0bits+0x2a>
 801fe50:	2000      	movs	r0, #0
 801fe52:	4770      	bx	lr
 801fe54:	2020      	movs	r0, #32
 801fe56:	4770      	bx	lr

0801fe58 <__i2b>:
 801fe58:	b510      	push	{r4, lr}
 801fe5a:	460c      	mov	r4, r1
 801fe5c:	2101      	movs	r1, #1
 801fe5e:	f7ff feb5 	bl	801fbcc <_Balloc>
 801fe62:	4602      	mov	r2, r0
 801fe64:	b928      	cbnz	r0, 801fe72 <__i2b+0x1a>
 801fe66:	4b05      	ldr	r3, [pc, #20]	; (801fe7c <__i2b+0x24>)
 801fe68:	4805      	ldr	r0, [pc, #20]	; (801fe80 <__i2b+0x28>)
 801fe6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801fe6e:	f7fe fab9 	bl	801e3e4 <__assert_func>
 801fe72:	2301      	movs	r3, #1
 801fe74:	6144      	str	r4, [r0, #20]
 801fe76:	6103      	str	r3, [r0, #16]
 801fe78:	bd10      	pop	{r4, pc}
 801fe7a:	bf00      	nop
 801fe7c:	080241a8 	.word	0x080241a8
 801fe80:	0802429c 	.word	0x0802429c

0801fe84 <__multiply>:
 801fe84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fe88:	4614      	mov	r4, r2
 801fe8a:	690a      	ldr	r2, [r1, #16]
 801fe8c:	6923      	ldr	r3, [r4, #16]
 801fe8e:	429a      	cmp	r2, r3
 801fe90:	bfb8      	it	lt
 801fe92:	460b      	movlt	r3, r1
 801fe94:	460d      	mov	r5, r1
 801fe96:	bfbc      	itt	lt
 801fe98:	4625      	movlt	r5, r4
 801fe9a:	461c      	movlt	r4, r3
 801fe9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801fea0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801fea4:	68ab      	ldr	r3, [r5, #8]
 801fea6:	6869      	ldr	r1, [r5, #4]
 801fea8:	eb0a 0709 	add.w	r7, sl, r9
 801feac:	42bb      	cmp	r3, r7
 801feae:	b085      	sub	sp, #20
 801feb0:	bfb8      	it	lt
 801feb2:	3101      	addlt	r1, #1
 801feb4:	f7ff fe8a 	bl	801fbcc <_Balloc>
 801feb8:	b930      	cbnz	r0, 801fec8 <__multiply+0x44>
 801feba:	4602      	mov	r2, r0
 801febc:	4b42      	ldr	r3, [pc, #264]	; (801ffc8 <__multiply+0x144>)
 801febe:	4843      	ldr	r0, [pc, #268]	; (801ffcc <__multiply+0x148>)
 801fec0:	f240 115d 	movw	r1, #349	; 0x15d
 801fec4:	f7fe fa8e 	bl	801e3e4 <__assert_func>
 801fec8:	f100 0614 	add.w	r6, r0, #20
 801fecc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801fed0:	4633      	mov	r3, r6
 801fed2:	2200      	movs	r2, #0
 801fed4:	4543      	cmp	r3, r8
 801fed6:	d31e      	bcc.n	801ff16 <__multiply+0x92>
 801fed8:	f105 0c14 	add.w	ip, r5, #20
 801fedc:	f104 0314 	add.w	r3, r4, #20
 801fee0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801fee4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801fee8:	9202      	str	r2, [sp, #8]
 801feea:	ebac 0205 	sub.w	r2, ip, r5
 801feee:	3a15      	subs	r2, #21
 801fef0:	f022 0203 	bic.w	r2, r2, #3
 801fef4:	3204      	adds	r2, #4
 801fef6:	f105 0115 	add.w	r1, r5, #21
 801fefa:	458c      	cmp	ip, r1
 801fefc:	bf38      	it	cc
 801fefe:	2204      	movcc	r2, #4
 801ff00:	9201      	str	r2, [sp, #4]
 801ff02:	9a02      	ldr	r2, [sp, #8]
 801ff04:	9303      	str	r3, [sp, #12]
 801ff06:	429a      	cmp	r2, r3
 801ff08:	d808      	bhi.n	801ff1c <__multiply+0x98>
 801ff0a:	2f00      	cmp	r7, #0
 801ff0c:	dc55      	bgt.n	801ffba <__multiply+0x136>
 801ff0e:	6107      	str	r7, [r0, #16]
 801ff10:	b005      	add	sp, #20
 801ff12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff16:	f843 2b04 	str.w	r2, [r3], #4
 801ff1a:	e7db      	b.n	801fed4 <__multiply+0x50>
 801ff1c:	f8b3 a000 	ldrh.w	sl, [r3]
 801ff20:	f1ba 0f00 	cmp.w	sl, #0
 801ff24:	d020      	beq.n	801ff68 <__multiply+0xe4>
 801ff26:	f105 0e14 	add.w	lr, r5, #20
 801ff2a:	46b1      	mov	r9, r6
 801ff2c:	2200      	movs	r2, #0
 801ff2e:	f85e 4b04 	ldr.w	r4, [lr], #4
 801ff32:	f8d9 b000 	ldr.w	fp, [r9]
 801ff36:	b2a1      	uxth	r1, r4
 801ff38:	fa1f fb8b 	uxth.w	fp, fp
 801ff3c:	fb0a b101 	mla	r1, sl, r1, fp
 801ff40:	4411      	add	r1, r2
 801ff42:	f8d9 2000 	ldr.w	r2, [r9]
 801ff46:	0c24      	lsrs	r4, r4, #16
 801ff48:	0c12      	lsrs	r2, r2, #16
 801ff4a:	fb0a 2404 	mla	r4, sl, r4, r2
 801ff4e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801ff52:	b289      	uxth	r1, r1
 801ff54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801ff58:	45f4      	cmp	ip, lr
 801ff5a:	f849 1b04 	str.w	r1, [r9], #4
 801ff5e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801ff62:	d8e4      	bhi.n	801ff2e <__multiply+0xaa>
 801ff64:	9901      	ldr	r1, [sp, #4]
 801ff66:	5072      	str	r2, [r6, r1]
 801ff68:	9a03      	ldr	r2, [sp, #12]
 801ff6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ff6e:	3304      	adds	r3, #4
 801ff70:	f1b9 0f00 	cmp.w	r9, #0
 801ff74:	d01f      	beq.n	801ffb6 <__multiply+0x132>
 801ff76:	6834      	ldr	r4, [r6, #0]
 801ff78:	f105 0114 	add.w	r1, r5, #20
 801ff7c:	46b6      	mov	lr, r6
 801ff7e:	f04f 0a00 	mov.w	sl, #0
 801ff82:	880a      	ldrh	r2, [r1, #0]
 801ff84:	f8be b002 	ldrh.w	fp, [lr, #2]
 801ff88:	fb09 b202 	mla	r2, r9, r2, fp
 801ff8c:	4492      	add	sl, r2
 801ff8e:	b2a4      	uxth	r4, r4
 801ff90:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801ff94:	f84e 4b04 	str.w	r4, [lr], #4
 801ff98:	f851 4b04 	ldr.w	r4, [r1], #4
 801ff9c:	f8be 2000 	ldrh.w	r2, [lr]
 801ffa0:	0c24      	lsrs	r4, r4, #16
 801ffa2:	fb09 2404 	mla	r4, r9, r4, r2
 801ffa6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801ffaa:	458c      	cmp	ip, r1
 801ffac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801ffb0:	d8e7      	bhi.n	801ff82 <__multiply+0xfe>
 801ffb2:	9a01      	ldr	r2, [sp, #4]
 801ffb4:	50b4      	str	r4, [r6, r2]
 801ffb6:	3604      	adds	r6, #4
 801ffb8:	e7a3      	b.n	801ff02 <__multiply+0x7e>
 801ffba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ffbe:	2b00      	cmp	r3, #0
 801ffc0:	d1a5      	bne.n	801ff0e <__multiply+0x8a>
 801ffc2:	3f01      	subs	r7, #1
 801ffc4:	e7a1      	b.n	801ff0a <__multiply+0x86>
 801ffc6:	bf00      	nop
 801ffc8:	080241a8 	.word	0x080241a8
 801ffcc:	0802429c 	.word	0x0802429c

0801ffd0 <__pow5mult>:
 801ffd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ffd4:	4615      	mov	r5, r2
 801ffd6:	f012 0203 	ands.w	r2, r2, #3
 801ffda:	4606      	mov	r6, r0
 801ffdc:	460f      	mov	r7, r1
 801ffde:	d007      	beq.n	801fff0 <__pow5mult+0x20>
 801ffe0:	4c25      	ldr	r4, [pc, #148]	; (8020078 <__pow5mult+0xa8>)
 801ffe2:	3a01      	subs	r2, #1
 801ffe4:	2300      	movs	r3, #0
 801ffe6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ffea:	f7ff fe51 	bl	801fc90 <__multadd>
 801ffee:	4607      	mov	r7, r0
 801fff0:	10ad      	asrs	r5, r5, #2
 801fff2:	d03d      	beq.n	8020070 <__pow5mult+0xa0>
 801fff4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801fff6:	b97c      	cbnz	r4, 8020018 <__pow5mult+0x48>
 801fff8:	2010      	movs	r0, #16
 801fffa:	f7fc fadf 	bl	801c5bc <malloc>
 801fffe:	4602      	mov	r2, r0
 8020000:	6270      	str	r0, [r6, #36]	; 0x24
 8020002:	b928      	cbnz	r0, 8020010 <__pow5mult+0x40>
 8020004:	4b1d      	ldr	r3, [pc, #116]	; (802007c <__pow5mult+0xac>)
 8020006:	481e      	ldr	r0, [pc, #120]	; (8020080 <__pow5mult+0xb0>)
 8020008:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 802000c:	f7fe f9ea 	bl	801e3e4 <__assert_func>
 8020010:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020014:	6004      	str	r4, [r0, #0]
 8020016:	60c4      	str	r4, [r0, #12]
 8020018:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 802001c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020020:	b94c      	cbnz	r4, 8020036 <__pow5mult+0x66>
 8020022:	f240 2171 	movw	r1, #625	; 0x271
 8020026:	4630      	mov	r0, r6
 8020028:	f7ff ff16 	bl	801fe58 <__i2b>
 802002c:	2300      	movs	r3, #0
 802002e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020032:	4604      	mov	r4, r0
 8020034:	6003      	str	r3, [r0, #0]
 8020036:	f04f 0900 	mov.w	r9, #0
 802003a:	07eb      	lsls	r3, r5, #31
 802003c:	d50a      	bpl.n	8020054 <__pow5mult+0x84>
 802003e:	4639      	mov	r1, r7
 8020040:	4622      	mov	r2, r4
 8020042:	4630      	mov	r0, r6
 8020044:	f7ff ff1e 	bl	801fe84 <__multiply>
 8020048:	4639      	mov	r1, r7
 802004a:	4680      	mov	r8, r0
 802004c:	4630      	mov	r0, r6
 802004e:	f7ff fdfd 	bl	801fc4c <_Bfree>
 8020052:	4647      	mov	r7, r8
 8020054:	106d      	asrs	r5, r5, #1
 8020056:	d00b      	beq.n	8020070 <__pow5mult+0xa0>
 8020058:	6820      	ldr	r0, [r4, #0]
 802005a:	b938      	cbnz	r0, 802006c <__pow5mult+0x9c>
 802005c:	4622      	mov	r2, r4
 802005e:	4621      	mov	r1, r4
 8020060:	4630      	mov	r0, r6
 8020062:	f7ff ff0f 	bl	801fe84 <__multiply>
 8020066:	6020      	str	r0, [r4, #0]
 8020068:	f8c0 9000 	str.w	r9, [r0]
 802006c:	4604      	mov	r4, r0
 802006e:	e7e4      	b.n	802003a <__pow5mult+0x6a>
 8020070:	4638      	mov	r0, r7
 8020072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020076:	bf00      	nop
 8020078:	080243f0 	.word	0x080243f0
 802007c:	08024035 	.word	0x08024035
 8020080:	0802429c 	.word	0x0802429c

08020084 <__lshift>:
 8020084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020088:	460c      	mov	r4, r1
 802008a:	6849      	ldr	r1, [r1, #4]
 802008c:	6923      	ldr	r3, [r4, #16]
 802008e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8020092:	68a3      	ldr	r3, [r4, #8]
 8020094:	4607      	mov	r7, r0
 8020096:	4691      	mov	r9, r2
 8020098:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802009c:	f108 0601 	add.w	r6, r8, #1
 80200a0:	42b3      	cmp	r3, r6
 80200a2:	db0b      	blt.n	80200bc <__lshift+0x38>
 80200a4:	4638      	mov	r0, r7
 80200a6:	f7ff fd91 	bl	801fbcc <_Balloc>
 80200aa:	4605      	mov	r5, r0
 80200ac:	b948      	cbnz	r0, 80200c2 <__lshift+0x3e>
 80200ae:	4602      	mov	r2, r0
 80200b0:	4b28      	ldr	r3, [pc, #160]	; (8020154 <__lshift+0xd0>)
 80200b2:	4829      	ldr	r0, [pc, #164]	; (8020158 <__lshift+0xd4>)
 80200b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80200b8:	f7fe f994 	bl	801e3e4 <__assert_func>
 80200bc:	3101      	adds	r1, #1
 80200be:	005b      	lsls	r3, r3, #1
 80200c0:	e7ee      	b.n	80200a0 <__lshift+0x1c>
 80200c2:	2300      	movs	r3, #0
 80200c4:	f100 0114 	add.w	r1, r0, #20
 80200c8:	f100 0210 	add.w	r2, r0, #16
 80200cc:	4618      	mov	r0, r3
 80200ce:	4553      	cmp	r3, sl
 80200d0:	db33      	blt.n	802013a <__lshift+0xb6>
 80200d2:	6920      	ldr	r0, [r4, #16]
 80200d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80200d8:	f104 0314 	add.w	r3, r4, #20
 80200dc:	f019 091f 	ands.w	r9, r9, #31
 80200e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80200e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80200e8:	d02b      	beq.n	8020142 <__lshift+0xbe>
 80200ea:	f1c9 0e20 	rsb	lr, r9, #32
 80200ee:	468a      	mov	sl, r1
 80200f0:	2200      	movs	r2, #0
 80200f2:	6818      	ldr	r0, [r3, #0]
 80200f4:	fa00 f009 	lsl.w	r0, r0, r9
 80200f8:	4302      	orrs	r2, r0
 80200fa:	f84a 2b04 	str.w	r2, [sl], #4
 80200fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8020102:	459c      	cmp	ip, r3
 8020104:	fa22 f20e 	lsr.w	r2, r2, lr
 8020108:	d8f3      	bhi.n	80200f2 <__lshift+0x6e>
 802010a:	ebac 0304 	sub.w	r3, ip, r4
 802010e:	3b15      	subs	r3, #21
 8020110:	f023 0303 	bic.w	r3, r3, #3
 8020114:	3304      	adds	r3, #4
 8020116:	f104 0015 	add.w	r0, r4, #21
 802011a:	4584      	cmp	ip, r0
 802011c:	bf38      	it	cc
 802011e:	2304      	movcc	r3, #4
 8020120:	50ca      	str	r2, [r1, r3]
 8020122:	b10a      	cbz	r2, 8020128 <__lshift+0xa4>
 8020124:	f108 0602 	add.w	r6, r8, #2
 8020128:	3e01      	subs	r6, #1
 802012a:	4638      	mov	r0, r7
 802012c:	612e      	str	r6, [r5, #16]
 802012e:	4621      	mov	r1, r4
 8020130:	f7ff fd8c 	bl	801fc4c <_Bfree>
 8020134:	4628      	mov	r0, r5
 8020136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802013a:	f842 0f04 	str.w	r0, [r2, #4]!
 802013e:	3301      	adds	r3, #1
 8020140:	e7c5      	b.n	80200ce <__lshift+0x4a>
 8020142:	3904      	subs	r1, #4
 8020144:	f853 2b04 	ldr.w	r2, [r3], #4
 8020148:	f841 2f04 	str.w	r2, [r1, #4]!
 802014c:	459c      	cmp	ip, r3
 802014e:	d8f9      	bhi.n	8020144 <__lshift+0xc0>
 8020150:	e7ea      	b.n	8020128 <__lshift+0xa4>
 8020152:	bf00      	nop
 8020154:	080241a8 	.word	0x080241a8
 8020158:	0802429c 	.word	0x0802429c

0802015c <__mcmp>:
 802015c:	b530      	push	{r4, r5, lr}
 802015e:	6902      	ldr	r2, [r0, #16]
 8020160:	690c      	ldr	r4, [r1, #16]
 8020162:	1b12      	subs	r2, r2, r4
 8020164:	d10e      	bne.n	8020184 <__mcmp+0x28>
 8020166:	f100 0314 	add.w	r3, r0, #20
 802016a:	3114      	adds	r1, #20
 802016c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8020170:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8020174:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8020178:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 802017c:	42a5      	cmp	r5, r4
 802017e:	d003      	beq.n	8020188 <__mcmp+0x2c>
 8020180:	d305      	bcc.n	802018e <__mcmp+0x32>
 8020182:	2201      	movs	r2, #1
 8020184:	4610      	mov	r0, r2
 8020186:	bd30      	pop	{r4, r5, pc}
 8020188:	4283      	cmp	r3, r0
 802018a:	d3f3      	bcc.n	8020174 <__mcmp+0x18>
 802018c:	e7fa      	b.n	8020184 <__mcmp+0x28>
 802018e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8020192:	e7f7      	b.n	8020184 <__mcmp+0x28>

08020194 <__mdiff>:
 8020194:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020198:	460c      	mov	r4, r1
 802019a:	4606      	mov	r6, r0
 802019c:	4611      	mov	r1, r2
 802019e:	4620      	mov	r0, r4
 80201a0:	4617      	mov	r7, r2
 80201a2:	f7ff ffdb 	bl	802015c <__mcmp>
 80201a6:	1e05      	subs	r5, r0, #0
 80201a8:	d110      	bne.n	80201cc <__mdiff+0x38>
 80201aa:	4629      	mov	r1, r5
 80201ac:	4630      	mov	r0, r6
 80201ae:	f7ff fd0d 	bl	801fbcc <_Balloc>
 80201b2:	b930      	cbnz	r0, 80201c2 <__mdiff+0x2e>
 80201b4:	4b39      	ldr	r3, [pc, #228]	; (802029c <__mdiff+0x108>)
 80201b6:	4602      	mov	r2, r0
 80201b8:	f240 2132 	movw	r1, #562	; 0x232
 80201bc:	4838      	ldr	r0, [pc, #224]	; (80202a0 <__mdiff+0x10c>)
 80201be:	f7fe f911 	bl	801e3e4 <__assert_func>
 80201c2:	2301      	movs	r3, #1
 80201c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80201c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80201cc:	bfa4      	itt	ge
 80201ce:	463b      	movge	r3, r7
 80201d0:	4627      	movge	r7, r4
 80201d2:	4630      	mov	r0, r6
 80201d4:	6879      	ldr	r1, [r7, #4]
 80201d6:	bfa6      	itte	ge
 80201d8:	461c      	movge	r4, r3
 80201da:	2500      	movge	r5, #0
 80201dc:	2501      	movlt	r5, #1
 80201de:	f7ff fcf5 	bl	801fbcc <_Balloc>
 80201e2:	b920      	cbnz	r0, 80201ee <__mdiff+0x5a>
 80201e4:	4b2d      	ldr	r3, [pc, #180]	; (802029c <__mdiff+0x108>)
 80201e6:	4602      	mov	r2, r0
 80201e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80201ec:	e7e6      	b.n	80201bc <__mdiff+0x28>
 80201ee:	693e      	ldr	r6, [r7, #16]
 80201f0:	60c5      	str	r5, [r0, #12]
 80201f2:	6925      	ldr	r5, [r4, #16]
 80201f4:	f107 0114 	add.w	r1, r7, #20
 80201f8:	f104 0914 	add.w	r9, r4, #20
 80201fc:	f100 0e14 	add.w	lr, r0, #20
 8020200:	f107 0210 	add.w	r2, r7, #16
 8020204:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8020208:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 802020c:	46f2      	mov	sl, lr
 802020e:	2700      	movs	r7, #0
 8020210:	f859 3b04 	ldr.w	r3, [r9], #4
 8020214:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8020218:	fa1f f883 	uxth.w	r8, r3
 802021c:	fa17 f78b 	uxtah	r7, r7, fp
 8020220:	0c1b      	lsrs	r3, r3, #16
 8020222:	eba7 0808 	sub.w	r8, r7, r8
 8020226:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802022a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 802022e:	fa1f f888 	uxth.w	r8, r8
 8020232:	141f      	asrs	r7, r3, #16
 8020234:	454d      	cmp	r5, r9
 8020236:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 802023a:	f84a 3b04 	str.w	r3, [sl], #4
 802023e:	d8e7      	bhi.n	8020210 <__mdiff+0x7c>
 8020240:	1b2b      	subs	r3, r5, r4
 8020242:	3b15      	subs	r3, #21
 8020244:	f023 0303 	bic.w	r3, r3, #3
 8020248:	3304      	adds	r3, #4
 802024a:	3415      	adds	r4, #21
 802024c:	42a5      	cmp	r5, r4
 802024e:	bf38      	it	cc
 8020250:	2304      	movcc	r3, #4
 8020252:	4419      	add	r1, r3
 8020254:	4473      	add	r3, lr
 8020256:	469e      	mov	lr, r3
 8020258:	460d      	mov	r5, r1
 802025a:	4565      	cmp	r5, ip
 802025c:	d30e      	bcc.n	802027c <__mdiff+0xe8>
 802025e:	f10c 0203 	add.w	r2, ip, #3
 8020262:	1a52      	subs	r2, r2, r1
 8020264:	f022 0203 	bic.w	r2, r2, #3
 8020268:	3903      	subs	r1, #3
 802026a:	458c      	cmp	ip, r1
 802026c:	bf38      	it	cc
 802026e:	2200      	movcc	r2, #0
 8020270:	441a      	add	r2, r3
 8020272:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8020276:	b17b      	cbz	r3, 8020298 <__mdiff+0x104>
 8020278:	6106      	str	r6, [r0, #16]
 802027a:	e7a5      	b.n	80201c8 <__mdiff+0x34>
 802027c:	f855 8b04 	ldr.w	r8, [r5], #4
 8020280:	fa17 f488 	uxtah	r4, r7, r8
 8020284:	1422      	asrs	r2, r4, #16
 8020286:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 802028a:	b2a4      	uxth	r4, r4
 802028c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8020290:	f84e 4b04 	str.w	r4, [lr], #4
 8020294:	1417      	asrs	r7, r2, #16
 8020296:	e7e0      	b.n	802025a <__mdiff+0xc6>
 8020298:	3e01      	subs	r6, #1
 802029a:	e7ea      	b.n	8020272 <__mdiff+0xde>
 802029c:	080241a8 	.word	0x080241a8
 80202a0:	0802429c 	.word	0x0802429c

080202a4 <__ulp>:
 80202a4:	b082      	sub	sp, #8
 80202a6:	ed8d 0b00 	vstr	d0, [sp]
 80202aa:	9b01      	ldr	r3, [sp, #4]
 80202ac:	4912      	ldr	r1, [pc, #72]	; (80202f8 <__ulp+0x54>)
 80202ae:	4019      	ands	r1, r3
 80202b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80202b4:	2900      	cmp	r1, #0
 80202b6:	dd05      	ble.n	80202c4 <__ulp+0x20>
 80202b8:	2200      	movs	r2, #0
 80202ba:	460b      	mov	r3, r1
 80202bc:	ec43 2b10 	vmov	d0, r2, r3
 80202c0:	b002      	add	sp, #8
 80202c2:	4770      	bx	lr
 80202c4:	4249      	negs	r1, r1
 80202c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80202ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 80202ce:	f04f 0200 	mov.w	r2, #0
 80202d2:	f04f 0300 	mov.w	r3, #0
 80202d6:	da04      	bge.n	80202e2 <__ulp+0x3e>
 80202d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80202dc:	fa41 f300 	asr.w	r3, r1, r0
 80202e0:	e7ec      	b.n	80202bc <__ulp+0x18>
 80202e2:	f1a0 0114 	sub.w	r1, r0, #20
 80202e6:	291e      	cmp	r1, #30
 80202e8:	bfda      	itte	le
 80202ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80202ee:	fa20 f101 	lsrle.w	r1, r0, r1
 80202f2:	2101      	movgt	r1, #1
 80202f4:	460a      	mov	r2, r1
 80202f6:	e7e1      	b.n	80202bc <__ulp+0x18>
 80202f8:	7ff00000 	.word	0x7ff00000

080202fc <__b2d>:
 80202fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80202fe:	6905      	ldr	r5, [r0, #16]
 8020300:	f100 0714 	add.w	r7, r0, #20
 8020304:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8020308:	1f2e      	subs	r6, r5, #4
 802030a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 802030e:	4620      	mov	r0, r4
 8020310:	f7ff fd52 	bl	801fdb8 <__hi0bits>
 8020314:	f1c0 0320 	rsb	r3, r0, #32
 8020318:	280a      	cmp	r0, #10
 802031a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8020398 <__b2d+0x9c>
 802031e:	600b      	str	r3, [r1, #0]
 8020320:	dc14      	bgt.n	802034c <__b2d+0x50>
 8020322:	f1c0 0e0b 	rsb	lr, r0, #11
 8020326:	fa24 f10e 	lsr.w	r1, r4, lr
 802032a:	42b7      	cmp	r7, r6
 802032c:	ea41 030c 	orr.w	r3, r1, ip
 8020330:	bf34      	ite	cc
 8020332:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8020336:	2100      	movcs	r1, #0
 8020338:	3015      	adds	r0, #21
 802033a:	fa04 f000 	lsl.w	r0, r4, r0
 802033e:	fa21 f10e 	lsr.w	r1, r1, lr
 8020342:	ea40 0201 	orr.w	r2, r0, r1
 8020346:	ec43 2b10 	vmov	d0, r2, r3
 802034a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802034c:	42b7      	cmp	r7, r6
 802034e:	bf3a      	itte	cc
 8020350:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8020354:	f1a5 0608 	subcc.w	r6, r5, #8
 8020358:	2100      	movcs	r1, #0
 802035a:	380b      	subs	r0, #11
 802035c:	d017      	beq.n	802038e <__b2d+0x92>
 802035e:	f1c0 0c20 	rsb	ip, r0, #32
 8020362:	fa04 f500 	lsl.w	r5, r4, r0
 8020366:	42be      	cmp	r6, r7
 8020368:	fa21 f40c 	lsr.w	r4, r1, ip
 802036c:	ea45 0504 	orr.w	r5, r5, r4
 8020370:	bf8c      	ite	hi
 8020372:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8020376:	2400      	movls	r4, #0
 8020378:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 802037c:	fa01 f000 	lsl.w	r0, r1, r0
 8020380:	fa24 f40c 	lsr.w	r4, r4, ip
 8020384:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8020388:	ea40 0204 	orr.w	r2, r0, r4
 802038c:	e7db      	b.n	8020346 <__b2d+0x4a>
 802038e:	ea44 030c 	orr.w	r3, r4, ip
 8020392:	460a      	mov	r2, r1
 8020394:	e7d7      	b.n	8020346 <__b2d+0x4a>
 8020396:	bf00      	nop
 8020398:	3ff00000 	.word	0x3ff00000

0802039c <__d2b>:
 802039c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80203a0:	4689      	mov	r9, r1
 80203a2:	2101      	movs	r1, #1
 80203a4:	ec57 6b10 	vmov	r6, r7, d0
 80203a8:	4690      	mov	r8, r2
 80203aa:	f7ff fc0f 	bl	801fbcc <_Balloc>
 80203ae:	4604      	mov	r4, r0
 80203b0:	b930      	cbnz	r0, 80203c0 <__d2b+0x24>
 80203b2:	4602      	mov	r2, r0
 80203b4:	4b25      	ldr	r3, [pc, #148]	; (802044c <__d2b+0xb0>)
 80203b6:	4826      	ldr	r0, [pc, #152]	; (8020450 <__d2b+0xb4>)
 80203b8:	f240 310a 	movw	r1, #778	; 0x30a
 80203bc:	f7fe f812 	bl	801e3e4 <__assert_func>
 80203c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80203c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80203c8:	bb35      	cbnz	r5, 8020418 <__d2b+0x7c>
 80203ca:	2e00      	cmp	r6, #0
 80203cc:	9301      	str	r3, [sp, #4]
 80203ce:	d028      	beq.n	8020422 <__d2b+0x86>
 80203d0:	4668      	mov	r0, sp
 80203d2:	9600      	str	r6, [sp, #0]
 80203d4:	f7ff fd10 	bl	801fdf8 <__lo0bits>
 80203d8:	9900      	ldr	r1, [sp, #0]
 80203da:	b300      	cbz	r0, 802041e <__d2b+0x82>
 80203dc:	9a01      	ldr	r2, [sp, #4]
 80203de:	f1c0 0320 	rsb	r3, r0, #32
 80203e2:	fa02 f303 	lsl.w	r3, r2, r3
 80203e6:	430b      	orrs	r3, r1
 80203e8:	40c2      	lsrs	r2, r0
 80203ea:	6163      	str	r3, [r4, #20]
 80203ec:	9201      	str	r2, [sp, #4]
 80203ee:	9b01      	ldr	r3, [sp, #4]
 80203f0:	61a3      	str	r3, [r4, #24]
 80203f2:	2b00      	cmp	r3, #0
 80203f4:	bf14      	ite	ne
 80203f6:	2202      	movne	r2, #2
 80203f8:	2201      	moveq	r2, #1
 80203fa:	6122      	str	r2, [r4, #16]
 80203fc:	b1d5      	cbz	r5, 8020434 <__d2b+0x98>
 80203fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8020402:	4405      	add	r5, r0
 8020404:	f8c9 5000 	str.w	r5, [r9]
 8020408:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802040c:	f8c8 0000 	str.w	r0, [r8]
 8020410:	4620      	mov	r0, r4
 8020412:	b003      	add	sp, #12
 8020414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020418:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802041c:	e7d5      	b.n	80203ca <__d2b+0x2e>
 802041e:	6161      	str	r1, [r4, #20]
 8020420:	e7e5      	b.n	80203ee <__d2b+0x52>
 8020422:	a801      	add	r0, sp, #4
 8020424:	f7ff fce8 	bl	801fdf8 <__lo0bits>
 8020428:	9b01      	ldr	r3, [sp, #4]
 802042a:	6163      	str	r3, [r4, #20]
 802042c:	2201      	movs	r2, #1
 802042e:	6122      	str	r2, [r4, #16]
 8020430:	3020      	adds	r0, #32
 8020432:	e7e3      	b.n	80203fc <__d2b+0x60>
 8020434:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020438:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802043c:	f8c9 0000 	str.w	r0, [r9]
 8020440:	6918      	ldr	r0, [r3, #16]
 8020442:	f7ff fcb9 	bl	801fdb8 <__hi0bits>
 8020446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802044a:	e7df      	b.n	802040c <__d2b+0x70>
 802044c:	080241a8 	.word	0x080241a8
 8020450:	0802429c 	.word	0x0802429c

08020454 <__ratio>:
 8020454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020458:	468a      	mov	sl, r1
 802045a:	4669      	mov	r1, sp
 802045c:	4683      	mov	fp, r0
 802045e:	f7ff ff4d 	bl	80202fc <__b2d>
 8020462:	a901      	add	r1, sp, #4
 8020464:	4650      	mov	r0, sl
 8020466:	ec59 8b10 	vmov	r8, r9, d0
 802046a:	ee10 6a10 	vmov	r6, s0
 802046e:	f7ff ff45 	bl	80202fc <__b2d>
 8020472:	f8db 3010 	ldr.w	r3, [fp, #16]
 8020476:	f8da 2010 	ldr.w	r2, [sl, #16]
 802047a:	eba3 0c02 	sub.w	ip, r3, r2
 802047e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8020482:	1a9b      	subs	r3, r3, r2
 8020484:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8020488:	ec55 4b10 	vmov	r4, r5, d0
 802048c:	2b00      	cmp	r3, #0
 802048e:	ee10 0a10 	vmov	r0, s0
 8020492:	bfce      	itee	gt
 8020494:	464a      	movgt	r2, r9
 8020496:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 802049a:	462a      	movle	r2, r5
 802049c:	464f      	mov	r7, r9
 802049e:	4629      	mov	r1, r5
 80204a0:	bfcc      	ite	gt
 80204a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80204a6:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80204aa:	ec47 6b17 	vmov	d7, r6, r7
 80204ae:	ec41 0b16 	vmov	d6, r0, r1
 80204b2:	ee87 0b06 	vdiv.f64	d0, d7, d6
 80204b6:	b003      	add	sp, #12
 80204b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080204bc <__copybits>:
 80204bc:	3901      	subs	r1, #1
 80204be:	b570      	push	{r4, r5, r6, lr}
 80204c0:	1149      	asrs	r1, r1, #5
 80204c2:	6914      	ldr	r4, [r2, #16]
 80204c4:	3101      	adds	r1, #1
 80204c6:	f102 0314 	add.w	r3, r2, #20
 80204ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80204ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80204d2:	1f05      	subs	r5, r0, #4
 80204d4:	42a3      	cmp	r3, r4
 80204d6:	d30c      	bcc.n	80204f2 <__copybits+0x36>
 80204d8:	1aa3      	subs	r3, r4, r2
 80204da:	3b11      	subs	r3, #17
 80204dc:	f023 0303 	bic.w	r3, r3, #3
 80204e0:	3211      	adds	r2, #17
 80204e2:	42a2      	cmp	r2, r4
 80204e4:	bf88      	it	hi
 80204e6:	2300      	movhi	r3, #0
 80204e8:	4418      	add	r0, r3
 80204ea:	2300      	movs	r3, #0
 80204ec:	4288      	cmp	r0, r1
 80204ee:	d305      	bcc.n	80204fc <__copybits+0x40>
 80204f0:	bd70      	pop	{r4, r5, r6, pc}
 80204f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80204f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80204fa:	e7eb      	b.n	80204d4 <__copybits+0x18>
 80204fc:	f840 3b04 	str.w	r3, [r0], #4
 8020500:	e7f4      	b.n	80204ec <__copybits+0x30>

08020502 <__any_on>:
 8020502:	f100 0214 	add.w	r2, r0, #20
 8020506:	6900      	ldr	r0, [r0, #16]
 8020508:	114b      	asrs	r3, r1, #5
 802050a:	4298      	cmp	r0, r3
 802050c:	b510      	push	{r4, lr}
 802050e:	db11      	blt.n	8020534 <__any_on+0x32>
 8020510:	dd0a      	ble.n	8020528 <__any_on+0x26>
 8020512:	f011 011f 	ands.w	r1, r1, #31
 8020516:	d007      	beq.n	8020528 <__any_on+0x26>
 8020518:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 802051c:	fa24 f001 	lsr.w	r0, r4, r1
 8020520:	fa00 f101 	lsl.w	r1, r0, r1
 8020524:	428c      	cmp	r4, r1
 8020526:	d10b      	bne.n	8020540 <__any_on+0x3e>
 8020528:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802052c:	4293      	cmp	r3, r2
 802052e:	d803      	bhi.n	8020538 <__any_on+0x36>
 8020530:	2000      	movs	r0, #0
 8020532:	bd10      	pop	{r4, pc}
 8020534:	4603      	mov	r3, r0
 8020536:	e7f7      	b.n	8020528 <__any_on+0x26>
 8020538:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802053c:	2900      	cmp	r1, #0
 802053e:	d0f5      	beq.n	802052c <__any_on+0x2a>
 8020540:	2001      	movs	r0, #1
 8020542:	e7f6      	b.n	8020532 <__any_on+0x30>

08020544 <_calloc_r>:
 8020544:	b513      	push	{r0, r1, r4, lr}
 8020546:	434a      	muls	r2, r1
 8020548:	4611      	mov	r1, r2
 802054a:	9201      	str	r2, [sp, #4]
 802054c:	f7fc f8cc 	bl	801c6e8 <_malloc_r>
 8020550:	4604      	mov	r4, r0
 8020552:	b118      	cbz	r0, 802055c <_calloc_r+0x18>
 8020554:	9a01      	ldr	r2, [sp, #4]
 8020556:	2100      	movs	r1, #0
 8020558:	f7fc f86e 	bl	801c638 <memset>
 802055c:	4620      	mov	r0, r4
 802055e:	b002      	add	sp, #8
 8020560:	bd10      	pop	{r4, pc}

08020562 <__ssputs_r>:
 8020562:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020566:	688e      	ldr	r6, [r1, #8]
 8020568:	429e      	cmp	r6, r3
 802056a:	4682      	mov	sl, r0
 802056c:	460c      	mov	r4, r1
 802056e:	4690      	mov	r8, r2
 8020570:	461f      	mov	r7, r3
 8020572:	d838      	bhi.n	80205e6 <__ssputs_r+0x84>
 8020574:	898a      	ldrh	r2, [r1, #12]
 8020576:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802057a:	d032      	beq.n	80205e2 <__ssputs_r+0x80>
 802057c:	6825      	ldr	r5, [r4, #0]
 802057e:	6909      	ldr	r1, [r1, #16]
 8020580:	eba5 0901 	sub.w	r9, r5, r1
 8020584:	6965      	ldr	r5, [r4, #20]
 8020586:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802058a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802058e:	3301      	adds	r3, #1
 8020590:	444b      	add	r3, r9
 8020592:	106d      	asrs	r5, r5, #1
 8020594:	429d      	cmp	r5, r3
 8020596:	bf38      	it	cc
 8020598:	461d      	movcc	r5, r3
 802059a:	0553      	lsls	r3, r2, #21
 802059c:	d531      	bpl.n	8020602 <__ssputs_r+0xa0>
 802059e:	4629      	mov	r1, r5
 80205a0:	f7fc f8a2 	bl	801c6e8 <_malloc_r>
 80205a4:	4606      	mov	r6, r0
 80205a6:	b950      	cbnz	r0, 80205be <__ssputs_r+0x5c>
 80205a8:	230c      	movs	r3, #12
 80205aa:	f8ca 3000 	str.w	r3, [sl]
 80205ae:	89a3      	ldrh	r3, [r4, #12]
 80205b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80205b4:	81a3      	strh	r3, [r4, #12]
 80205b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80205ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80205be:	6921      	ldr	r1, [r4, #16]
 80205c0:	464a      	mov	r2, r9
 80205c2:	f7fc f811 	bl	801c5e8 <memcpy>
 80205c6:	89a3      	ldrh	r3, [r4, #12]
 80205c8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80205cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80205d0:	81a3      	strh	r3, [r4, #12]
 80205d2:	6126      	str	r6, [r4, #16]
 80205d4:	6165      	str	r5, [r4, #20]
 80205d6:	444e      	add	r6, r9
 80205d8:	eba5 0509 	sub.w	r5, r5, r9
 80205dc:	6026      	str	r6, [r4, #0]
 80205de:	60a5      	str	r5, [r4, #8]
 80205e0:	463e      	mov	r6, r7
 80205e2:	42be      	cmp	r6, r7
 80205e4:	d900      	bls.n	80205e8 <__ssputs_r+0x86>
 80205e6:	463e      	mov	r6, r7
 80205e8:	4632      	mov	r2, r6
 80205ea:	6820      	ldr	r0, [r4, #0]
 80205ec:	4641      	mov	r1, r8
 80205ee:	f7fc f809 	bl	801c604 <memmove>
 80205f2:	68a3      	ldr	r3, [r4, #8]
 80205f4:	6822      	ldr	r2, [r4, #0]
 80205f6:	1b9b      	subs	r3, r3, r6
 80205f8:	4432      	add	r2, r6
 80205fa:	60a3      	str	r3, [r4, #8]
 80205fc:	6022      	str	r2, [r4, #0]
 80205fe:	2000      	movs	r0, #0
 8020600:	e7db      	b.n	80205ba <__ssputs_r+0x58>
 8020602:	462a      	mov	r2, r5
 8020604:	f000 fb1a 	bl	8020c3c <_realloc_r>
 8020608:	4606      	mov	r6, r0
 802060a:	2800      	cmp	r0, #0
 802060c:	d1e1      	bne.n	80205d2 <__ssputs_r+0x70>
 802060e:	6921      	ldr	r1, [r4, #16]
 8020610:	4650      	mov	r0, sl
 8020612:	f7fc f819 	bl	801c648 <_free_r>
 8020616:	e7c7      	b.n	80205a8 <__ssputs_r+0x46>

08020618 <_svfiprintf_r>:
 8020618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802061c:	4698      	mov	r8, r3
 802061e:	898b      	ldrh	r3, [r1, #12]
 8020620:	061b      	lsls	r3, r3, #24
 8020622:	b09d      	sub	sp, #116	; 0x74
 8020624:	4607      	mov	r7, r0
 8020626:	460d      	mov	r5, r1
 8020628:	4614      	mov	r4, r2
 802062a:	d50e      	bpl.n	802064a <_svfiprintf_r+0x32>
 802062c:	690b      	ldr	r3, [r1, #16]
 802062e:	b963      	cbnz	r3, 802064a <_svfiprintf_r+0x32>
 8020630:	2140      	movs	r1, #64	; 0x40
 8020632:	f7fc f859 	bl	801c6e8 <_malloc_r>
 8020636:	6028      	str	r0, [r5, #0]
 8020638:	6128      	str	r0, [r5, #16]
 802063a:	b920      	cbnz	r0, 8020646 <_svfiprintf_r+0x2e>
 802063c:	230c      	movs	r3, #12
 802063e:	603b      	str	r3, [r7, #0]
 8020640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020644:	e0d1      	b.n	80207ea <_svfiprintf_r+0x1d2>
 8020646:	2340      	movs	r3, #64	; 0x40
 8020648:	616b      	str	r3, [r5, #20]
 802064a:	2300      	movs	r3, #0
 802064c:	9309      	str	r3, [sp, #36]	; 0x24
 802064e:	2320      	movs	r3, #32
 8020650:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020654:	f8cd 800c 	str.w	r8, [sp, #12]
 8020658:	2330      	movs	r3, #48	; 0x30
 802065a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8020804 <_svfiprintf_r+0x1ec>
 802065e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8020662:	f04f 0901 	mov.w	r9, #1
 8020666:	4623      	mov	r3, r4
 8020668:	469a      	mov	sl, r3
 802066a:	f813 2b01 	ldrb.w	r2, [r3], #1
 802066e:	b10a      	cbz	r2, 8020674 <_svfiprintf_r+0x5c>
 8020670:	2a25      	cmp	r2, #37	; 0x25
 8020672:	d1f9      	bne.n	8020668 <_svfiprintf_r+0x50>
 8020674:	ebba 0b04 	subs.w	fp, sl, r4
 8020678:	d00b      	beq.n	8020692 <_svfiprintf_r+0x7a>
 802067a:	465b      	mov	r3, fp
 802067c:	4622      	mov	r2, r4
 802067e:	4629      	mov	r1, r5
 8020680:	4638      	mov	r0, r7
 8020682:	f7ff ff6e 	bl	8020562 <__ssputs_r>
 8020686:	3001      	adds	r0, #1
 8020688:	f000 80aa 	beq.w	80207e0 <_svfiprintf_r+0x1c8>
 802068c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802068e:	445a      	add	r2, fp
 8020690:	9209      	str	r2, [sp, #36]	; 0x24
 8020692:	f89a 3000 	ldrb.w	r3, [sl]
 8020696:	2b00      	cmp	r3, #0
 8020698:	f000 80a2 	beq.w	80207e0 <_svfiprintf_r+0x1c8>
 802069c:	2300      	movs	r3, #0
 802069e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80206a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80206a6:	f10a 0a01 	add.w	sl, sl, #1
 80206aa:	9304      	str	r3, [sp, #16]
 80206ac:	9307      	str	r3, [sp, #28]
 80206ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80206b2:	931a      	str	r3, [sp, #104]	; 0x68
 80206b4:	4654      	mov	r4, sl
 80206b6:	2205      	movs	r2, #5
 80206b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80206bc:	4851      	ldr	r0, [pc, #324]	; (8020804 <_svfiprintf_r+0x1ec>)
 80206be:	f7df fe17 	bl	80002f0 <memchr>
 80206c2:	9a04      	ldr	r2, [sp, #16]
 80206c4:	b9d8      	cbnz	r0, 80206fe <_svfiprintf_r+0xe6>
 80206c6:	06d0      	lsls	r0, r2, #27
 80206c8:	bf44      	itt	mi
 80206ca:	2320      	movmi	r3, #32
 80206cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80206d0:	0711      	lsls	r1, r2, #28
 80206d2:	bf44      	itt	mi
 80206d4:	232b      	movmi	r3, #43	; 0x2b
 80206d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80206da:	f89a 3000 	ldrb.w	r3, [sl]
 80206de:	2b2a      	cmp	r3, #42	; 0x2a
 80206e0:	d015      	beq.n	802070e <_svfiprintf_r+0xf6>
 80206e2:	9a07      	ldr	r2, [sp, #28]
 80206e4:	4654      	mov	r4, sl
 80206e6:	2000      	movs	r0, #0
 80206e8:	f04f 0c0a 	mov.w	ip, #10
 80206ec:	4621      	mov	r1, r4
 80206ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80206f2:	3b30      	subs	r3, #48	; 0x30
 80206f4:	2b09      	cmp	r3, #9
 80206f6:	d94e      	bls.n	8020796 <_svfiprintf_r+0x17e>
 80206f8:	b1b0      	cbz	r0, 8020728 <_svfiprintf_r+0x110>
 80206fa:	9207      	str	r2, [sp, #28]
 80206fc:	e014      	b.n	8020728 <_svfiprintf_r+0x110>
 80206fe:	eba0 0308 	sub.w	r3, r0, r8
 8020702:	fa09 f303 	lsl.w	r3, r9, r3
 8020706:	4313      	orrs	r3, r2
 8020708:	9304      	str	r3, [sp, #16]
 802070a:	46a2      	mov	sl, r4
 802070c:	e7d2      	b.n	80206b4 <_svfiprintf_r+0x9c>
 802070e:	9b03      	ldr	r3, [sp, #12]
 8020710:	1d19      	adds	r1, r3, #4
 8020712:	681b      	ldr	r3, [r3, #0]
 8020714:	9103      	str	r1, [sp, #12]
 8020716:	2b00      	cmp	r3, #0
 8020718:	bfbb      	ittet	lt
 802071a:	425b      	neglt	r3, r3
 802071c:	f042 0202 	orrlt.w	r2, r2, #2
 8020720:	9307      	strge	r3, [sp, #28]
 8020722:	9307      	strlt	r3, [sp, #28]
 8020724:	bfb8      	it	lt
 8020726:	9204      	strlt	r2, [sp, #16]
 8020728:	7823      	ldrb	r3, [r4, #0]
 802072a:	2b2e      	cmp	r3, #46	; 0x2e
 802072c:	d10c      	bne.n	8020748 <_svfiprintf_r+0x130>
 802072e:	7863      	ldrb	r3, [r4, #1]
 8020730:	2b2a      	cmp	r3, #42	; 0x2a
 8020732:	d135      	bne.n	80207a0 <_svfiprintf_r+0x188>
 8020734:	9b03      	ldr	r3, [sp, #12]
 8020736:	1d1a      	adds	r2, r3, #4
 8020738:	681b      	ldr	r3, [r3, #0]
 802073a:	9203      	str	r2, [sp, #12]
 802073c:	2b00      	cmp	r3, #0
 802073e:	bfb8      	it	lt
 8020740:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8020744:	3402      	adds	r4, #2
 8020746:	9305      	str	r3, [sp, #20]
 8020748:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8020814 <_svfiprintf_r+0x1fc>
 802074c:	7821      	ldrb	r1, [r4, #0]
 802074e:	2203      	movs	r2, #3
 8020750:	4650      	mov	r0, sl
 8020752:	f7df fdcd 	bl	80002f0 <memchr>
 8020756:	b140      	cbz	r0, 802076a <_svfiprintf_r+0x152>
 8020758:	2340      	movs	r3, #64	; 0x40
 802075a:	eba0 000a 	sub.w	r0, r0, sl
 802075e:	fa03 f000 	lsl.w	r0, r3, r0
 8020762:	9b04      	ldr	r3, [sp, #16]
 8020764:	4303      	orrs	r3, r0
 8020766:	3401      	adds	r4, #1
 8020768:	9304      	str	r3, [sp, #16]
 802076a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802076e:	4826      	ldr	r0, [pc, #152]	; (8020808 <_svfiprintf_r+0x1f0>)
 8020770:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020774:	2206      	movs	r2, #6
 8020776:	f7df fdbb 	bl	80002f0 <memchr>
 802077a:	2800      	cmp	r0, #0
 802077c:	d038      	beq.n	80207f0 <_svfiprintf_r+0x1d8>
 802077e:	4b23      	ldr	r3, [pc, #140]	; (802080c <_svfiprintf_r+0x1f4>)
 8020780:	bb1b      	cbnz	r3, 80207ca <_svfiprintf_r+0x1b2>
 8020782:	9b03      	ldr	r3, [sp, #12]
 8020784:	3307      	adds	r3, #7
 8020786:	f023 0307 	bic.w	r3, r3, #7
 802078a:	3308      	adds	r3, #8
 802078c:	9303      	str	r3, [sp, #12]
 802078e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020790:	4433      	add	r3, r6
 8020792:	9309      	str	r3, [sp, #36]	; 0x24
 8020794:	e767      	b.n	8020666 <_svfiprintf_r+0x4e>
 8020796:	fb0c 3202 	mla	r2, ip, r2, r3
 802079a:	460c      	mov	r4, r1
 802079c:	2001      	movs	r0, #1
 802079e:	e7a5      	b.n	80206ec <_svfiprintf_r+0xd4>
 80207a0:	2300      	movs	r3, #0
 80207a2:	3401      	adds	r4, #1
 80207a4:	9305      	str	r3, [sp, #20]
 80207a6:	4619      	mov	r1, r3
 80207a8:	f04f 0c0a 	mov.w	ip, #10
 80207ac:	4620      	mov	r0, r4
 80207ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80207b2:	3a30      	subs	r2, #48	; 0x30
 80207b4:	2a09      	cmp	r2, #9
 80207b6:	d903      	bls.n	80207c0 <_svfiprintf_r+0x1a8>
 80207b8:	2b00      	cmp	r3, #0
 80207ba:	d0c5      	beq.n	8020748 <_svfiprintf_r+0x130>
 80207bc:	9105      	str	r1, [sp, #20]
 80207be:	e7c3      	b.n	8020748 <_svfiprintf_r+0x130>
 80207c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80207c4:	4604      	mov	r4, r0
 80207c6:	2301      	movs	r3, #1
 80207c8:	e7f0      	b.n	80207ac <_svfiprintf_r+0x194>
 80207ca:	ab03      	add	r3, sp, #12
 80207cc:	9300      	str	r3, [sp, #0]
 80207ce:	462a      	mov	r2, r5
 80207d0:	4b0f      	ldr	r3, [pc, #60]	; (8020810 <_svfiprintf_r+0x1f8>)
 80207d2:	a904      	add	r1, sp, #16
 80207d4:	4638      	mov	r0, r7
 80207d6:	f7fc f873 	bl	801c8c0 <_printf_float>
 80207da:	1c42      	adds	r2, r0, #1
 80207dc:	4606      	mov	r6, r0
 80207de:	d1d6      	bne.n	802078e <_svfiprintf_r+0x176>
 80207e0:	89ab      	ldrh	r3, [r5, #12]
 80207e2:	065b      	lsls	r3, r3, #25
 80207e4:	f53f af2c 	bmi.w	8020640 <_svfiprintf_r+0x28>
 80207e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80207ea:	b01d      	add	sp, #116	; 0x74
 80207ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80207f0:	ab03      	add	r3, sp, #12
 80207f2:	9300      	str	r3, [sp, #0]
 80207f4:	462a      	mov	r2, r5
 80207f6:	4b06      	ldr	r3, [pc, #24]	; (8020810 <_svfiprintf_r+0x1f8>)
 80207f8:	a904      	add	r1, sp, #16
 80207fa:	4638      	mov	r0, r7
 80207fc:	f7fc faec 	bl	801cdd8 <_printf_i>
 8020800:	e7eb      	b.n	80207da <_svfiprintf_r+0x1c2>
 8020802:	bf00      	nop
 8020804:	080243fc 	.word	0x080243fc
 8020808:	08024406 	.word	0x08024406
 802080c:	0801c8c1 	.word	0x0801c8c1
 8020810:	08020563 	.word	0x08020563
 8020814:	08024402 	.word	0x08024402

08020818 <__sfputc_r>:
 8020818:	6893      	ldr	r3, [r2, #8]
 802081a:	3b01      	subs	r3, #1
 802081c:	2b00      	cmp	r3, #0
 802081e:	b410      	push	{r4}
 8020820:	6093      	str	r3, [r2, #8]
 8020822:	da08      	bge.n	8020836 <__sfputc_r+0x1e>
 8020824:	6994      	ldr	r4, [r2, #24]
 8020826:	42a3      	cmp	r3, r4
 8020828:	db01      	blt.n	802082e <__sfputc_r+0x16>
 802082a:	290a      	cmp	r1, #10
 802082c:	d103      	bne.n	8020836 <__sfputc_r+0x1e>
 802082e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020832:	f7fd bd17 	b.w	801e264 <__swbuf_r>
 8020836:	6813      	ldr	r3, [r2, #0]
 8020838:	1c58      	adds	r0, r3, #1
 802083a:	6010      	str	r0, [r2, #0]
 802083c:	7019      	strb	r1, [r3, #0]
 802083e:	4608      	mov	r0, r1
 8020840:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020844:	4770      	bx	lr

08020846 <__sfputs_r>:
 8020846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020848:	4606      	mov	r6, r0
 802084a:	460f      	mov	r7, r1
 802084c:	4614      	mov	r4, r2
 802084e:	18d5      	adds	r5, r2, r3
 8020850:	42ac      	cmp	r4, r5
 8020852:	d101      	bne.n	8020858 <__sfputs_r+0x12>
 8020854:	2000      	movs	r0, #0
 8020856:	e007      	b.n	8020868 <__sfputs_r+0x22>
 8020858:	f814 1b01 	ldrb.w	r1, [r4], #1
 802085c:	463a      	mov	r2, r7
 802085e:	4630      	mov	r0, r6
 8020860:	f7ff ffda 	bl	8020818 <__sfputc_r>
 8020864:	1c43      	adds	r3, r0, #1
 8020866:	d1f3      	bne.n	8020850 <__sfputs_r+0xa>
 8020868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802086c <_vfiprintf_r>:
 802086c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020870:	460d      	mov	r5, r1
 8020872:	b09d      	sub	sp, #116	; 0x74
 8020874:	4614      	mov	r4, r2
 8020876:	4698      	mov	r8, r3
 8020878:	4606      	mov	r6, r0
 802087a:	b118      	cbz	r0, 8020884 <_vfiprintf_r+0x18>
 802087c:	6983      	ldr	r3, [r0, #24]
 802087e:	b90b      	cbnz	r3, 8020884 <_vfiprintf_r+0x18>
 8020880:	f7fe fcfc 	bl	801f27c <__sinit>
 8020884:	4b89      	ldr	r3, [pc, #548]	; (8020aac <_vfiprintf_r+0x240>)
 8020886:	429d      	cmp	r5, r3
 8020888:	d11b      	bne.n	80208c2 <_vfiprintf_r+0x56>
 802088a:	6875      	ldr	r5, [r6, #4]
 802088c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802088e:	07d9      	lsls	r1, r3, #31
 8020890:	d405      	bmi.n	802089e <_vfiprintf_r+0x32>
 8020892:	89ab      	ldrh	r3, [r5, #12]
 8020894:	059a      	lsls	r2, r3, #22
 8020896:	d402      	bmi.n	802089e <_vfiprintf_r+0x32>
 8020898:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802089a:	f7ff f912 	bl	801fac2 <__retarget_lock_acquire_recursive>
 802089e:	89ab      	ldrh	r3, [r5, #12]
 80208a0:	071b      	lsls	r3, r3, #28
 80208a2:	d501      	bpl.n	80208a8 <_vfiprintf_r+0x3c>
 80208a4:	692b      	ldr	r3, [r5, #16]
 80208a6:	b9eb      	cbnz	r3, 80208e4 <_vfiprintf_r+0x78>
 80208a8:	4629      	mov	r1, r5
 80208aa:	4630      	mov	r0, r6
 80208ac:	f7fd fd2c 	bl	801e308 <__swsetup_r>
 80208b0:	b1c0      	cbz	r0, 80208e4 <_vfiprintf_r+0x78>
 80208b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80208b4:	07dc      	lsls	r4, r3, #31
 80208b6:	d50e      	bpl.n	80208d6 <_vfiprintf_r+0x6a>
 80208b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80208bc:	b01d      	add	sp, #116	; 0x74
 80208be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80208c2:	4b7b      	ldr	r3, [pc, #492]	; (8020ab0 <_vfiprintf_r+0x244>)
 80208c4:	429d      	cmp	r5, r3
 80208c6:	d101      	bne.n	80208cc <_vfiprintf_r+0x60>
 80208c8:	68b5      	ldr	r5, [r6, #8]
 80208ca:	e7df      	b.n	802088c <_vfiprintf_r+0x20>
 80208cc:	4b79      	ldr	r3, [pc, #484]	; (8020ab4 <_vfiprintf_r+0x248>)
 80208ce:	429d      	cmp	r5, r3
 80208d0:	bf08      	it	eq
 80208d2:	68f5      	ldreq	r5, [r6, #12]
 80208d4:	e7da      	b.n	802088c <_vfiprintf_r+0x20>
 80208d6:	89ab      	ldrh	r3, [r5, #12]
 80208d8:	0598      	lsls	r0, r3, #22
 80208da:	d4ed      	bmi.n	80208b8 <_vfiprintf_r+0x4c>
 80208dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80208de:	f7ff f8f1 	bl	801fac4 <__retarget_lock_release_recursive>
 80208e2:	e7e9      	b.n	80208b8 <_vfiprintf_r+0x4c>
 80208e4:	2300      	movs	r3, #0
 80208e6:	9309      	str	r3, [sp, #36]	; 0x24
 80208e8:	2320      	movs	r3, #32
 80208ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80208ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80208f2:	2330      	movs	r3, #48	; 0x30
 80208f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8020ab8 <_vfiprintf_r+0x24c>
 80208f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80208fc:	f04f 0901 	mov.w	r9, #1
 8020900:	4623      	mov	r3, r4
 8020902:	469a      	mov	sl, r3
 8020904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020908:	b10a      	cbz	r2, 802090e <_vfiprintf_r+0xa2>
 802090a:	2a25      	cmp	r2, #37	; 0x25
 802090c:	d1f9      	bne.n	8020902 <_vfiprintf_r+0x96>
 802090e:	ebba 0b04 	subs.w	fp, sl, r4
 8020912:	d00b      	beq.n	802092c <_vfiprintf_r+0xc0>
 8020914:	465b      	mov	r3, fp
 8020916:	4622      	mov	r2, r4
 8020918:	4629      	mov	r1, r5
 802091a:	4630      	mov	r0, r6
 802091c:	f7ff ff93 	bl	8020846 <__sfputs_r>
 8020920:	3001      	adds	r0, #1
 8020922:	f000 80aa 	beq.w	8020a7a <_vfiprintf_r+0x20e>
 8020926:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020928:	445a      	add	r2, fp
 802092a:	9209      	str	r2, [sp, #36]	; 0x24
 802092c:	f89a 3000 	ldrb.w	r3, [sl]
 8020930:	2b00      	cmp	r3, #0
 8020932:	f000 80a2 	beq.w	8020a7a <_vfiprintf_r+0x20e>
 8020936:	2300      	movs	r3, #0
 8020938:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802093c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020940:	f10a 0a01 	add.w	sl, sl, #1
 8020944:	9304      	str	r3, [sp, #16]
 8020946:	9307      	str	r3, [sp, #28]
 8020948:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802094c:	931a      	str	r3, [sp, #104]	; 0x68
 802094e:	4654      	mov	r4, sl
 8020950:	2205      	movs	r2, #5
 8020952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020956:	4858      	ldr	r0, [pc, #352]	; (8020ab8 <_vfiprintf_r+0x24c>)
 8020958:	f7df fcca 	bl	80002f0 <memchr>
 802095c:	9a04      	ldr	r2, [sp, #16]
 802095e:	b9d8      	cbnz	r0, 8020998 <_vfiprintf_r+0x12c>
 8020960:	06d1      	lsls	r1, r2, #27
 8020962:	bf44      	itt	mi
 8020964:	2320      	movmi	r3, #32
 8020966:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802096a:	0713      	lsls	r3, r2, #28
 802096c:	bf44      	itt	mi
 802096e:	232b      	movmi	r3, #43	; 0x2b
 8020970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020974:	f89a 3000 	ldrb.w	r3, [sl]
 8020978:	2b2a      	cmp	r3, #42	; 0x2a
 802097a:	d015      	beq.n	80209a8 <_vfiprintf_r+0x13c>
 802097c:	9a07      	ldr	r2, [sp, #28]
 802097e:	4654      	mov	r4, sl
 8020980:	2000      	movs	r0, #0
 8020982:	f04f 0c0a 	mov.w	ip, #10
 8020986:	4621      	mov	r1, r4
 8020988:	f811 3b01 	ldrb.w	r3, [r1], #1
 802098c:	3b30      	subs	r3, #48	; 0x30
 802098e:	2b09      	cmp	r3, #9
 8020990:	d94e      	bls.n	8020a30 <_vfiprintf_r+0x1c4>
 8020992:	b1b0      	cbz	r0, 80209c2 <_vfiprintf_r+0x156>
 8020994:	9207      	str	r2, [sp, #28]
 8020996:	e014      	b.n	80209c2 <_vfiprintf_r+0x156>
 8020998:	eba0 0308 	sub.w	r3, r0, r8
 802099c:	fa09 f303 	lsl.w	r3, r9, r3
 80209a0:	4313      	orrs	r3, r2
 80209a2:	9304      	str	r3, [sp, #16]
 80209a4:	46a2      	mov	sl, r4
 80209a6:	e7d2      	b.n	802094e <_vfiprintf_r+0xe2>
 80209a8:	9b03      	ldr	r3, [sp, #12]
 80209aa:	1d19      	adds	r1, r3, #4
 80209ac:	681b      	ldr	r3, [r3, #0]
 80209ae:	9103      	str	r1, [sp, #12]
 80209b0:	2b00      	cmp	r3, #0
 80209b2:	bfbb      	ittet	lt
 80209b4:	425b      	neglt	r3, r3
 80209b6:	f042 0202 	orrlt.w	r2, r2, #2
 80209ba:	9307      	strge	r3, [sp, #28]
 80209bc:	9307      	strlt	r3, [sp, #28]
 80209be:	bfb8      	it	lt
 80209c0:	9204      	strlt	r2, [sp, #16]
 80209c2:	7823      	ldrb	r3, [r4, #0]
 80209c4:	2b2e      	cmp	r3, #46	; 0x2e
 80209c6:	d10c      	bne.n	80209e2 <_vfiprintf_r+0x176>
 80209c8:	7863      	ldrb	r3, [r4, #1]
 80209ca:	2b2a      	cmp	r3, #42	; 0x2a
 80209cc:	d135      	bne.n	8020a3a <_vfiprintf_r+0x1ce>
 80209ce:	9b03      	ldr	r3, [sp, #12]
 80209d0:	1d1a      	adds	r2, r3, #4
 80209d2:	681b      	ldr	r3, [r3, #0]
 80209d4:	9203      	str	r2, [sp, #12]
 80209d6:	2b00      	cmp	r3, #0
 80209d8:	bfb8      	it	lt
 80209da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80209de:	3402      	adds	r4, #2
 80209e0:	9305      	str	r3, [sp, #20]
 80209e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8020ac8 <_vfiprintf_r+0x25c>
 80209e6:	7821      	ldrb	r1, [r4, #0]
 80209e8:	2203      	movs	r2, #3
 80209ea:	4650      	mov	r0, sl
 80209ec:	f7df fc80 	bl	80002f0 <memchr>
 80209f0:	b140      	cbz	r0, 8020a04 <_vfiprintf_r+0x198>
 80209f2:	2340      	movs	r3, #64	; 0x40
 80209f4:	eba0 000a 	sub.w	r0, r0, sl
 80209f8:	fa03 f000 	lsl.w	r0, r3, r0
 80209fc:	9b04      	ldr	r3, [sp, #16]
 80209fe:	4303      	orrs	r3, r0
 8020a00:	3401      	adds	r4, #1
 8020a02:	9304      	str	r3, [sp, #16]
 8020a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020a08:	482c      	ldr	r0, [pc, #176]	; (8020abc <_vfiprintf_r+0x250>)
 8020a0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020a0e:	2206      	movs	r2, #6
 8020a10:	f7df fc6e 	bl	80002f0 <memchr>
 8020a14:	2800      	cmp	r0, #0
 8020a16:	d03f      	beq.n	8020a98 <_vfiprintf_r+0x22c>
 8020a18:	4b29      	ldr	r3, [pc, #164]	; (8020ac0 <_vfiprintf_r+0x254>)
 8020a1a:	bb1b      	cbnz	r3, 8020a64 <_vfiprintf_r+0x1f8>
 8020a1c:	9b03      	ldr	r3, [sp, #12]
 8020a1e:	3307      	adds	r3, #7
 8020a20:	f023 0307 	bic.w	r3, r3, #7
 8020a24:	3308      	adds	r3, #8
 8020a26:	9303      	str	r3, [sp, #12]
 8020a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020a2a:	443b      	add	r3, r7
 8020a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8020a2e:	e767      	b.n	8020900 <_vfiprintf_r+0x94>
 8020a30:	fb0c 3202 	mla	r2, ip, r2, r3
 8020a34:	460c      	mov	r4, r1
 8020a36:	2001      	movs	r0, #1
 8020a38:	e7a5      	b.n	8020986 <_vfiprintf_r+0x11a>
 8020a3a:	2300      	movs	r3, #0
 8020a3c:	3401      	adds	r4, #1
 8020a3e:	9305      	str	r3, [sp, #20]
 8020a40:	4619      	mov	r1, r3
 8020a42:	f04f 0c0a 	mov.w	ip, #10
 8020a46:	4620      	mov	r0, r4
 8020a48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020a4c:	3a30      	subs	r2, #48	; 0x30
 8020a4e:	2a09      	cmp	r2, #9
 8020a50:	d903      	bls.n	8020a5a <_vfiprintf_r+0x1ee>
 8020a52:	2b00      	cmp	r3, #0
 8020a54:	d0c5      	beq.n	80209e2 <_vfiprintf_r+0x176>
 8020a56:	9105      	str	r1, [sp, #20]
 8020a58:	e7c3      	b.n	80209e2 <_vfiprintf_r+0x176>
 8020a5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8020a5e:	4604      	mov	r4, r0
 8020a60:	2301      	movs	r3, #1
 8020a62:	e7f0      	b.n	8020a46 <_vfiprintf_r+0x1da>
 8020a64:	ab03      	add	r3, sp, #12
 8020a66:	9300      	str	r3, [sp, #0]
 8020a68:	462a      	mov	r2, r5
 8020a6a:	4b16      	ldr	r3, [pc, #88]	; (8020ac4 <_vfiprintf_r+0x258>)
 8020a6c:	a904      	add	r1, sp, #16
 8020a6e:	4630      	mov	r0, r6
 8020a70:	f7fb ff26 	bl	801c8c0 <_printf_float>
 8020a74:	4607      	mov	r7, r0
 8020a76:	1c78      	adds	r0, r7, #1
 8020a78:	d1d6      	bne.n	8020a28 <_vfiprintf_r+0x1bc>
 8020a7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020a7c:	07d9      	lsls	r1, r3, #31
 8020a7e:	d405      	bmi.n	8020a8c <_vfiprintf_r+0x220>
 8020a80:	89ab      	ldrh	r3, [r5, #12]
 8020a82:	059a      	lsls	r2, r3, #22
 8020a84:	d402      	bmi.n	8020a8c <_vfiprintf_r+0x220>
 8020a86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020a88:	f7ff f81c 	bl	801fac4 <__retarget_lock_release_recursive>
 8020a8c:	89ab      	ldrh	r3, [r5, #12]
 8020a8e:	065b      	lsls	r3, r3, #25
 8020a90:	f53f af12 	bmi.w	80208b8 <_vfiprintf_r+0x4c>
 8020a94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020a96:	e711      	b.n	80208bc <_vfiprintf_r+0x50>
 8020a98:	ab03      	add	r3, sp, #12
 8020a9a:	9300      	str	r3, [sp, #0]
 8020a9c:	462a      	mov	r2, r5
 8020a9e:	4b09      	ldr	r3, [pc, #36]	; (8020ac4 <_vfiprintf_r+0x258>)
 8020aa0:	a904      	add	r1, sp, #16
 8020aa2:	4630      	mov	r0, r6
 8020aa4:	f7fc f998 	bl	801cdd8 <_printf_i>
 8020aa8:	e7e4      	b.n	8020a74 <_vfiprintf_r+0x208>
 8020aaa:	bf00      	nop
 8020aac:	080241dc 	.word	0x080241dc
 8020ab0:	080241fc 	.word	0x080241fc
 8020ab4:	080241bc 	.word	0x080241bc
 8020ab8:	080243fc 	.word	0x080243fc
 8020abc:	08024406 	.word	0x08024406
 8020ac0:	0801c8c1 	.word	0x0801c8c1
 8020ac4:	08020847 	.word	0x08020847
 8020ac8:	08024402 	.word	0x08024402
 8020acc:	00000000 	.word	0x00000000

08020ad0 <nan>:
 8020ad0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8020ad8 <nan+0x8>
 8020ad4:	4770      	bx	lr
 8020ad6:	bf00      	nop
 8020ad8:	00000000 	.word	0x00000000
 8020adc:	7ff80000 	.word	0x7ff80000

08020ae0 <__sread>:
 8020ae0:	b510      	push	{r4, lr}
 8020ae2:	460c      	mov	r4, r1
 8020ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ae8:	f000 f8ce 	bl	8020c88 <_read_r>
 8020aec:	2800      	cmp	r0, #0
 8020aee:	bfab      	itete	ge
 8020af0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8020af2:	89a3      	ldrhlt	r3, [r4, #12]
 8020af4:	181b      	addge	r3, r3, r0
 8020af6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8020afa:	bfac      	ite	ge
 8020afc:	6563      	strge	r3, [r4, #84]	; 0x54
 8020afe:	81a3      	strhlt	r3, [r4, #12]
 8020b00:	bd10      	pop	{r4, pc}

08020b02 <__swrite>:
 8020b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b06:	461f      	mov	r7, r3
 8020b08:	898b      	ldrh	r3, [r1, #12]
 8020b0a:	05db      	lsls	r3, r3, #23
 8020b0c:	4605      	mov	r5, r0
 8020b0e:	460c      	mov	r4, r1
 8020b10:	4616      	mov	r6, r2
 8020b12:	d505      	bpl.n	8020b20 <__swrite+0x1e>
 8020b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020b18:	2302      	movs	r3, #2
 8020b1a:	2200      	movs	r2, #0
 8020b1c:	f000 f87c 	bl	8020c18 <_lseek_r>
 8020b20:	89a3      	ldrh	r3, [r4, #12]
 8020b22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020b26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8020b2a:	81a3      	strh	r3, [r4, #12]
 8020b2c:	4632      	mov	r2, r6
 8020b2e:	463b      	mov	r3, r7
 8020b30:	4628      	mov	r0, r5
 8020b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020b36:	f000 b823 	b.w	8020b80 <_write_r>

08020b3a <__sseek>:
 8020b3a:	b510      	push	{r4, lr}
 8020b3c:	460c      	mov	r4, r1
 8020b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020b42:	f000 f869 	bl	8020c18 <_lseek_r>
 8020b46:	1c43      	adds	r3, r0, #1
 8020b48:	89a3      	ldrh	r3, [r4, #12]
 8020b4a:	bf15      	itete	ne
 8020b4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8020b4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8020b52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8020b56:	81a3      	strheq	r3, [r4, #12]
 8020b58:	bf18      	it	ne
 8020b5a:	81a3      	strhne	r3, [r4, #12]
 8020b5c:	bd10      	pop	{r4, pc}

08020b5e <__sclose>:
 8020b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020b62:	f000 b827 	b.w	8020bb4 <_close_r>

08020b66 <__ascii_wctomb>:
 8020b66:	b149      	cbz	r1, 8020b7c <__ascii_wctomb+0x16>
 8020b68:	2aff      	cmp	r2, #255	; 0xff
 8020b6a:	bf85      	ittet	hi
 8020b6c:	238a      	movhi	r3, #138	; 0x8a
 8020b6e:	6003      	strhi	r3, [r0, #0]
 8020b70:	700a      	strbls	r2, [r1, #0]
 8020b72:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8020b76:	bf98      	it	ls
 8020b78:	2001      	movls	r0, #1
 8020b7a:	4770      	bx	lr
 8020b7c:	4608      	mov	r0, r1
 8020b7e:	4770      	bx	lr

08020b80 <_write_r>:
 8020b80:	b538      	push	{r3, r4, r5, lr}
 8020b82:	4d07      	ldr	r5, [pc, #28]	; (8020ba0 <_write_r+0x20>)
 8020b84:	4604      	mov	r4, r0
 8020b86:	4608      	mov	r0, r1
 8020b88:	4611      	mov	r1, r2
 8020b8a:	2200      	movs	r2, #0
 8020b8c:	602a      	str	r2, [r5, #0]
 8020b8e:	461a      	mov	r2, r3
 8020b90:	f7e1 fb13 	bl	80021ba <_write>
 8020b94:	1c43      	adds	r3, r0, #1
 8020b96:	d102      	bne.n	8020b9e <_write_r+0x1e>
 8020b98:	682b      	ldr	r3, [r5, #0]
 8020b9a:	b103      	cbz	r3, 8020b9e <_write_r+0x1e>
 8020b9c:	6023      	str	r3, [r4, #0]
 8020b9e:	bd38      	pop	{r3, r4, r5, pc}
 8020ba0:	24009a6c 	.word	0x24009a6c

08020ba4 <abort>:
 8020ba4:	b508      	push	{r3, lr}
 8020ba6:	2006      	movs	r0, #6
 8020ba8:	f000 f8a8 	bl	8020cfc <raise>
 8020bac:	2001      	movs	r0, #1
 8020bae:	f7e1 fadd 	bl	800216c <_exit>
	...

08020bb4 <_close_r>:
 8020bb4:	b538      	push	{r3, r4, r5, lr}
 8020bb6:	4d06      	ldr	r5, [pc, #24]	; (8020bd0 <_close_r+0x1c>)
 8020bb8:	2300      	movs	r3, #0
 8020bba:	4604      	mov	r4, r0
 8020bbc:	4608      	mov	r0, r1
 8020bbe:	602b      	str	r3, [r5, #0]
 8020bc0:	f7e1 fb17 	bl	80021f2 <_close>
 8020bc4:	1c43      	adds	r3, r0, #1
 8020bc6:	d102      	bne.n	8020bce <_close_r+0x1a>
 8020bc8:	682b      	ldr	r3, [r5, #0]
 8020bca:	b103      	cbz	r3, 8020bce <_close_r+0x1a>
 8020bcc:	6023      	str	r3, [r4, #0]
 8020bce:	bd38      	pop	{r3, r4, r5, pc}
 8020bd0:	24009a6c 	.word	0x24009a6c

08020bd4 <_fstat_r>:
 8020bd4:	b538      	push	{r3, r4, r5, lr}
 8020bd6:	4d07      	ldr	r5, [pc, #28]	; (8020bf4 <_fstat_r+0x20>)
 8020bd8:	2300      	movs	r3, #0
 8020bda:	4604      	mov	r4, r0
 8020bdc:	4608      	mov	r0, r1
 8020bde:	4611      	mov	r1, r2
 8020be0:	602b      	str	r3, [r5, #0]
 8020be2:	f7e1 fb12 	bl	800220a <_fstat>
 8020be6:	1c43      	adds	r3, r0, #1
 8020be8:	d102      	bne.n	8020bf0 <_fstat_r+0x1c>
 8020bea:	682b      	ldr	r3, [r5, #0]
 8020bec:	b103      	cbz	r3, 8020bf0 <_fstat_r+0x1c>
 8020bee:	6023      	str	r3, [r4, #0]
 8020bf0:	bd38      	pop	{r3, r4, r5, pc}
 8020bf2:	bf00      	nop
 8020bf4:	24009a6c 	.word	0x24009a6c

08020bf8 <_isatty_r>:
 8020bf8:	b538      	push	{r3, r4, r5, lr}
 8020bfa:	4d06      	ldr	r5, [pc, #24]	; (8020c14 <_isatty_r+0x1c>)
 8020bfc:	2300      	movs	r3, #0
 8020bfe:	4604      	mov	r4, r0
 8020c00:	4608      	mov	r0, r1
 8020c02:	602b      	str	r3, [r5, #0]
 8020c04:	f7e1 fb11 	bl	800222a <_isatty>
 8020c08:	1c43      	adds	r3, r0, #1
 8020c0a:	d102      	bne.n	8020c12 <_isatty_r+0x1a>
 8020c0c:	682b      	ldr	r3, [r5, #0]
 8020c0e:	b103      	cbz	r3, 8020c12 <_isatty_r+0x1a>
 8020c10:	6023      	str	r3, [r4, #0]
 8020c12:	bd38      	pop	{r3, r4, r5, pc}
 8020c14:	24009a6c 	.word	0x24009a6c

08020c18 <_lseek_r>:
 8020c18:	b538      	push	{r3, r4, r5, lr}
 8020c1a:	4d07      	ldr	r5, [pc, #28]	; (8020c38 <_lseek_r+0x20>)
 8020c1c:	4604      	mov	r4, r0
 8020c1e:	4608      	mov	r0, r1
 8020c20:	4611      	mov	r1, r2
 8020c22:	2200      	movs	r2, #0
 8020c24:	602a      	str	r2, [r5, #0]
 8020c26:	461a      	mov	r2, r3
 8020c28:	f7e1 fb0a 	bl	8002240 <_lseek>
 8020c2c:	1c43      	adds	r3, r0, #1
 8020c2e:	d102      	bne.n	8020c36 <_lseek_r+0x1e>
 8020c30:	682b      	ldr	r3, [r5, #0]
 8020c32:	b103      	cbz	r3, 8020c36 <_lseek_r+0x1e>
 8020c34:	6023      	str	r3, [r4, #0]
 8020c36:	bd38      	pop	{r3, r4, r5, pc}
 8020c38:	24009a6c 	.word	0x24009a6c

08020c3c <_realloc_r>:
 8020c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c3e:	4607      	mov	r7, r0
 8020c40:	4614      	mov	r4, r2
 8020c42:	460e      	mov	r6, r1
 8020c44:	b921      	cbnz	r1, 8020c50 <_realloc_r+0x14>
 8020c46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8020c4a:	4611      	mov	r1, r2
 8020c4c:	f7fb bd4c 	b.w	801c6e8 <_malloc_r>
 8020c50:	b922      	cbnz	r2, 8020c5c <_realloc_r+0x20>
 8020c52:	f7fb fcf9 	bl	801c648 <_free_r>
 8020c56:	4625      	mov	r5, r4
 8020c58:	4628      	mov	r0, r5
 8020c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020c5c:	f000 f86a 	bl	8020d34 <_malloc_usable_size_r>
 8020c60:	42a0      	cmp	r0, r4
 8020c62:	d20f      	bcs.n	8020c84 <_realloc_r+0x48>
 8020c64:	4621      	mov	r1, r4
 8020c66:	4638      	mov	r0, r7
 8020c68:	f7fb fd3e 	bl	801c6e8 <_malloc_r>
 8020c6c:	4605      	mov	r5, r0
 8020c6e:	2800      	cmp	r0, #0
 8020c70:	d0f2      	beq.n	8020c58 <_realloc_r+0x1c>
 8020c72:	4631      	mov	r1, r6
 8020c74:	4622      	mov	r2, r4
 8020c76:	f7fb fcb7 	bl	801c5e8 <memcpy>
 8020c7a:	4631      	mov	r1, r6
 8020c7c:	4638      	mov	r0, r7
 8020c7e:	f7fb fce3 	bl	801c648 <_free_r>
 8020c82:	e7e9      	b.n	8020c58 <_realloc_r+0x1c>
 8020c84:	4635      	mov	r5, r6
 8020c86:	e7e7      	b.n	8020c58 <_realloc_r+0x1c>

08020c88 <_read_r>:
 8020c88:	b538      	push	{r3, r4, r5, lr}
 8020c8a:	4d07      	ldr	r5, [pc, #28]	; (8020ca8 <_read_r+0x20>)
 8020c8c:	4604      	mov	r4, r0
 8020c8e:	4608      	mov	r0, r1
 8020c90:	4611      	mov	r1, r2
 8020c92:	2200      	movs	r2, #0
 8020c94:	602a      	str	r2, [r5, #0]
 8020c96:	461a      	mov	r2, r3
 8020c98:	f7e1 fa72 	bl	8002180 <_read>
 8020c9c:	1c43      	adds	r3, r0, #1
 8020c9e:	d102      	bne.n	8020ca6 <_read_r+0x1e>
 8020ca0:	682b      	ldr	r3, [r5, #0]
 8020ca2:	b103      	cbz	r3, 8020ca6 <_read_r+0x1e>
 8020ca4:	6023      	str	r3, [r4, #0]
 8020ca6:	bd38      	pop	{r3, r4, r5, pc}
 8020ca8:	24009a6c 	.word	0x24009a6c

08020cac <_raise_r>:
 8020cac:	291f      	cmp	r1, #31
 8020cae:	b538      	push	{r3, r4, r5, lr}
 8020cb0:	4604      	mov	r4, r0
 8020cb2:	460d      	mov	r5, r1
 8020cb4:	d904      	bls.n	8020cc0 <_raise_r+0x14>
 8020cb6:	2316      	movs	r3, #22
 8020cb8:	6003      	str	r3, [r0, #0]
 8020cba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020cbe:	bd38      	pop	{r3, r4, r5, pc}
 8020cc0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8020cc2:	b112      	cbz	r2, 8020cca <_raise_r+0x1e>
 8020cc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020cc8:	b94b      	cbnz	r3, 8020cde <_raise_r+0x32>
 8020cca:	4620      	mov	r0, r4
 8020ccc:	f000 f830 	bl	8020d30 <_getpid_r>
 8020cd0:	462a      	mov	r2, r5
 8020cd2:	4601      	mov	r1, r0
 8020cd4:	4620      	mov	r0, r4
 8020cd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020cda:	f000 b817 	b.w	8020d0c <_kill_r>
 8020cde:	2b01      	cmp	r3, #1
 8020ce0:	d00a      	beq.n	8020cf8 <_raise_r+0x4c>
 8020ce2:	1c59      	adds	r1, r3, #1
 8020ce4:	d103      	bne.n	8020cee <_raise_r+0x42>
 8020ce6:	2316      	movs	r3, #22
 8020ce8:	6003      	str	r3, [r0, #0]
 8020cea:	2001      	movs	r0, #1
 8020cec:	e7e7      	b.n	8020cbe <_raise_r+0x12>
 8020cee:	2400      	movs	r4, #0
 8020cf0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8020cf4:	4628      	mov	r0, r5
 8020cf6:	4798      	blx	r3
 8020cf8:	2000      	movs	r0, #0
 8020cfa:	e7e0      	b.n	8020cbe <_raise_r+0x12>

08020cfc <raise>:
 8020cfc:	4b02      	ldr	r3, [pc, #8]	; (8020d08 <raise+0xc>)
 8020cfe:	4601      	mov	r1, r0
 8020d00:	6818      	ldr	r0, [r3, #0]
 8020d02:	f7ff bfd3 	b.w	8020cac <_raise_r>
 8020d06:	bf00      	nop
 8020d08:	2400383c 	.word	0x2400383c

08020d0c <_kill_r>:
 8020d0c:	b538      	push	{r3, r4, r5, lr}
 8020d0e:	4d07      	ldr	r5, [pc, #28]	; (8020d2c <_kill_r+0x20>)
 8020d10:	2300      	movs	r3, #0
 8020d12:	4604      	mov	r4, r0
 8020d14:	4608      	mov	r0, r1
 8020d16:	4611      	mov	r1, r2
 8020d18:	602b      	str	r3, [r5, #0]
 8020d1a:	f7e1 fa15 	bl	8002148 <_kill>
 8020d1e:	1c43      	adds	r3, r0, #1
 8020d20:	d102      	bne.n	8020d28 <_kill_r+0x1c>
 8020d22:	682b      	ldr	r3, [r5, #0]
 8020d24:	b103      	cbz	r3, 8020d28 <_kill_r+0x1c>
 8020d26:	6023      	str	r3, [r4, #0]
 8020d28:	bd38      	pop	{r3, r4, r5, pc}
 8020d2a:	bf00      	nop
 8020d2c:	24009a6c 	.word	0x24009a6c

08020d30 <_getpid_r>:
 8020d30:	f7e1 ba02 	b.w	8002138 <_getpid>

08020d34 <_malloc_usable_size_r>:
 8020d34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020d38:	1f18      	subs	r0, r3, #4
 8020d3a:	2b00      	cmp	r3, #0
 8020d3c:	bfbc      	itt	lt
 8020d3e:	580b      	ldrlt	r3, [r1, r0]
 8020d40:	18c0      	addlt	r0, r0, r3
 8020d42:	4770      	bx	lr

08020d44 <checkint>:
 8020d44:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8020d48:	2b7e      	cmp	r3, #126	; 0x7e
 8020d4a:	dd10      	ble.n	8020d6e <checkint+0x2a>
 8020d4c:	2b96      	cmp	r3, #150	; 0x96
 8020d4e:	dc0c      	bgt.n	8020d6a <checkint+0x26>
 8020d50:	2201      	movs	r2, #1
 8020d52:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8020d56:	fa02 f303 	lsl.w	r3, r2, r3
 8020d5a:	1e5a      	subs	r2, r3, #1
 8020d5c:	4202      	tst	r2, r0
 8020d5e:	d106      	bne.n	8020d6e <checkint+0x2a>
 8020d60:	4203      	tst	r3, r0
 8020d62:	bf0c      	ite	eq
 8020d64:	2002      	moveq	r0, #2
 8020d66:	2001      	movne	r0, #1
 8020d68:	4770      	bx	lr
 8020d6a:	2002      	movs	r0, #2
 8020d6c:	4770      	bx	lr
 8020d6e:	2000      	movs	r0, #0
 8020d70:	4770      	bx	lr
 8020d72:	0000      	movs	r0, r0
 8020d74:	0000      	movs	r0, r0
	...

08020d78 <powf>:
 8020d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020d7a:	ee10 1a10 	vmov	r1, s0
 8020d7e:	ee10 6a90 	vmov	r6, s1
 8020d82:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8020d86:	0072      	lsls	r2, r6, #1
 8020d88:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8020d8c:	b085      	sub	sp, #20
 8020d8e:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8020d92:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 8020d96:	d256      	bcs.n	8020e46 <powf+0xce>
 8020d98:	4298      	cmp	r0, r3
 8020d9a:	d256      	bcs.n	8020e4a <powf+0xd2>
 8020d9c:	2000      	movs	r0, #0
 8020d9e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 8020da2:	4ea3      	ldr	r6, [pc, #652]	; (8021030 <powf+0x2b8>)
 8020da4:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8020da8:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 8020dac:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 8020db0:	0dd2      	lsrs	r2, r2, #23
 8020db2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 8020db6:	05d2      	lsls	r2, r2, #23
 8020db8:	1a8b      	subs	r3, r1, r2
 8020dba:	ed97 5b00 	vldr	d5, [r7]
 8020dbe:	ee07 3a90 	vmov	s15, r3
 8020dc2:	15d2      	asrs	r2, r2, #23
 8020dc4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8020dc8:	eea5 6b07 	vfma.f64	d6, d5, d7
 8020dcc:	ed97 5b02 	vldr	d5, [r7, #8]
 8020dd0:	ee26 2b06 	vmul.f64	d2, d6, d6
 8020dd4:	ee22 1b02 	vmul.f64	d1, d2, d2
 8020dd8:	ee07 2a90 	vmov	s15, r2
 8020ddc:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 8020de0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8020de4:	ee37 7b05 	vadd.f64	d7, d7, d5
 8020de8:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 8020dec:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 8020df0:	eea6 5b04 	vfma.f64	d5, d6, d4
 8020df4:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 8020df8:	eea6 4b03 	vfma.f64	d4, d6, d3
 8020dfc:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 8020e00:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8020e04:	eea6 7b03 	vfma.f64	d7, d6, d3
 8020e08:	eea2 7b04 	vfma.f64	d7, d2, d4
 8020e0c:	eea5 7b01 	vfma.f64	d7, d5, d1
 8020e10:	ee20 0b07 	vmul.f64	d0, d0, d7
 8020e14:	ee10 1a90 	vmov	r1, s1
 8020e18:	2300      	movs	r3, #0
 8020e1a:	2700      	movs	r7, #0
 8020e1c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 8020e20:	f248 06be 	movw	r6, #32958	; 0x80be
 8020e24:	429f      	cmp	r7, r3
 8020e26:	bf08      	it	eq
 8020e28:	4296      	cmpeq	r6, r2
 8020e2a:	f080 80b1 	bcs.w	8020f90 <powf+0x218>
 8020e2e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 8021010 <powf+0x298>
 8020e32:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8020e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e3a:	dd79      	ble.n	8020f30 <powf+0x1b8>
 8020e3c:	b005      	add	sp, #20
 8020e3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8020e42:	f000 b91f 	b.w	8021084 <__math_oflowf>
 8020e46:	4298      	cmp	r0, r3
 8020e48:	d32d      	bcc.n	8020ea6 <powf+0x12e>
 8020e4a:	b952      	cbnz	r2, 8020e62 <powf+0xea>
 8020e4c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8020e50:	005b      	lsls	r3, r3, #1
 8020e52:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8020e56:	f240 80cd 	bls.w	8020ff4 <powf+0x27c>
 8020e5a:	ee30 0a20 	vadd.f32	s0, s0, s1
 8020e5e:	b005      	add	sp, #20
 8020e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020e62:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8020e66:	d105      	bne.n	8020e74 <powf+0xfc>
 8020e68:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8020e6c:	0076      	lsls	r6, r6, #1
 8020e6e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8020e72:	e7f0      	b.n	8020e56 <powf+0xde>
 8020e74:	004b      	lsls	r3, r1, #1
 8020e76:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8020e7a:	d8ee      	bhi.n	8020e5a <powf+0xe2>
 8020e7c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8020e80:	d1eb      	bne.n	8020e5a <powf+0xe2>
 8020e82:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8020e86:	f000 80b5 	beq.w	8020ff4 <powf+0x27c>
 8020e8a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8020e8e:	ea6f 0606 	mvn.w	r6, r6
 8020e92:	bf34      	ite	cc
 8020e94:	2300      	movcc	r3, #0
 8020e96:	2301      	movcs	r3, #1
 8020e98:	0ff6      	lsrs	r6, r6, #31
 8020e9a:	42b3      	cmp	r3, r6
 8020e9c:	f040 80ad 	bne.w	8020ffa <powf+0x282>
 8020ea0:	ee20 0aa0 	vmul.f32	s0, s1, s1
 8020ea4:	e7db      	b.n	8020e5e <powf+0xe6>
 8020ea6:	004f      	lsls	r7, r1, #1
 8020ea8:	1e7a      	subs	r2, r7, #1
 8020eaa:	429a      	cmp	r2, r3
 8020eac:	d31c      	bcc.n	8020ee8 <powf+0x170>
 8020eae:	2900      	cmp	r1, #0
 8020eb0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8020eb4:	da0f      	bge.n	8020ed6 <powf+0x15e>
 8020eb6:	ee10 0a90 	vmov	r0, s1
 8020eba:	f7ff ff43 	bl	8020d44 <checkint>
 8020ebe:	2801      	cmp	r0, #1
 8020ec0:	d109      	bne.n	8020ed6 <powf+0x15e>
 8020ec2:	eeb1 0a40 	vneg.f32	s0, s0
 8020ec6:	b947      	cbnz	r7, 8020eda <powf+0x162>
 8020ec8:	2e00      	cmp	r6, #0
 8020eca:	dac8      	bge.n	8020e5e <powf+0xe6>
 8020ecc:	b005      	add	sp, #20
 8020ece:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8020ed2:	f000 b8dd 	b.w	8021090 <__math_divzerof>
 8020ed6:	2000      	movs	r0, #0
 8020ed8:	e7f5      	b.n	8020ec6 <powf+0x14e>
 8020eda:	2e00      	cmp	r6, #0
 8020edc:	dabf      	bge.n	8020e5e <powf+0xe6>
 8020ede:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8020ee2:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8020ee6:	e7ba      	b.n	8020e5e <powf+0xe6>
 8020ee8:	2900      	cmp	r1, #0
 8020eea:	da1f      	bge.n	8020f2c <powf+0x1b4>
 8020eec:	ee10 0a90 	vmov	r0, s1
 8020ef0:	f7ff ff28 	bl	8020d44 <checkint>
 8020ef4:	b920      	cbnz	r0, 8020f00 <powf+0x188>
 8020ef6:	b005      	add	sp, #20
 8020ef8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8020efc:	f000 b8d8 	b.w	80210b0 <__math_invalidf>
 8020f00:	2801      	cmp	r0, #1
 8020f02:	bf14      	ite	ne
 8020f04:	2000      	movne	r0, #0
 8020f06:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8020f0a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020f0e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8020f12:	f4bf af44 	bcs.w	8020d9e <powf+0x26>
 8020f16:	eddf 7a47 	vldr	s15, [pc, #284]	; 8021034 <powf+0x2bc>
 8020f1a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8020f1e:	ee10 3a10 	vmov	r3, s0
 8020f22:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020f26:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8020f2a:	e738      	b.n	8020d9e <powf+0x26>
 8020f2c:	2000      	movs	r0, #0
 8020f2e:	e7ee      	b.n	8020f0e <powf+0x196>
 8020f30:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8021018 <powf+0x2a0>
 8020f34:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8020f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f3c:	dd10      	ble.n	8020f60 <powf+0x1e8>
 8020f3e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 8020f42:	2800      	cmp	r0, #0
 8020f44:	d15c      	bne.n	8021000 <powf+0x288>
 8020f46:	9302      	str	r3, [sp, #8]
 8020f48:	eddd 7a02 	vldr	s15, [sp, #8]
 8020f4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8020f50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8020f54:	eef4 7a47 	vcmp.f32	s15, s14
 8020f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f5c:	f47f af6e 	bne.w	8020e3c <powf+0xc4>
 8020f60:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8021020 <powf+0x2a8>
 8020f64:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8020f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f6c:	d804      	bhi.n	8020f78 <powf+0x200>
 8020f6e:	b005      	add	sp, #20
 8020f70:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8020f74:	f000 b87a 	b.w	802106c <__math_uflowf>
 8020f78:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8021028 <powf+0x2b0>
 8020f7c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8020f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f84:	d504      	bpl.n	8020f90 <powf+0x218>
 8020f86:	b005      	add	sp, #20
 8020f88:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8020f8c:	f000 b874 	b.w	8021078 <__math_may_uflowf>
 8020f90:	4b29      	ldr	r3, [pc, #164]	; (8021038 <powf+0x2c0>)
 8020f92:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 8020f96:	ee30 6b07 	vadd.f64	d6, d0, d7
 8020f9a:	ed8d 6b00 	vstr	d6, [sp]
 8020f9e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8020fa2:	ee30 7b47 	vsub.f64	d7, d0, d7
 8020fa6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8020faa:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8020fae:	f006 011f 	and.w	r1, r6, #31
 8020fb2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8020fb6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 8020fba:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 8020fbe:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 8020fc2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 8020fc6:	eea7 6b05 	vfma.f64	d6, d7, d5
 8020fca:	ee27 5b07 	vmul.f64	d5, d7, d7
 8020fce:	1836      	adds	r6, r6, r0
 8020fd0:	2300      	movs	r3, #0
 8020fd2:	eb13 040c 	adds.w	r4, r3, ip
 8020fd6:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 8020fda:	eb41 050e 	adc.w	r5, r1, lr
 8020fde:	eea7 0b04 	vfma.f64	d0, d7, d4
 8020fe2:	ec45 4b17 	vmov	d7, r4, r5
 8020fe6:	eea6 0b05 	vfma.f64	d0, d6, d5
 8020fea:	ee20 0b07 	vmul.f64	d0, d0, d7
 8020fee:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8020ff2:	e734      	b.n	8020e5e <powf+0xe6>
 8020ff4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8020ff8:	e731      	b.n	8020e5e <powf+0xe6>
 8020ffa:	ed9f 0a10 	vldr	s0, [pc, #64]	; 802103c <powf+0x2c4>
 8020ffe:	e72e      	b.n	8020e5e <powf+0xe6>
 8021000:	9303      	str	r3, [sp, #12]
 8021002:	eddd 7a03 	vldr	s15, [sp, #12]
 8021006:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 802100a:	ee77 7a67 	vsub.f32	s15, s14, s15
 802100e:	e7a1      	b.n	8020f54 <powf+0x1dc>
 8021010:	ffd1d571 	.word	0xffd1d571
 8021014:	405fffff 	.word	0x405fffff
 8021018:	ffa3aae2 	.word	0xffa3aae2
 802101c:	405fffff 	.word	0x405fffff
 8021020:	00000000 	.word	0x00000000
 8021024:	c062c000 	.word	0xc062c000
 8021028:	00000000 	.word	0x00000000
 802102c:	c062a000 	.word	0xc062a000
 8021030:	08024410 	.word	0x08024410
 8021034:	4b000000 	.word	0x4b000000
 8021038:	08024538 	.word	0x08024538
 802103c:	00000000 	.word	0x00000000

08021040 <with_errnof>:
 8021040:	b513      	push	{r0, r1, r4, lr}
 8021042:	4604      	mov	r4, r0
 8021044:	ed8d 0a01 	vstr	s0, [sp, #4]
 8021048:	f7fd fff8 	bl	801f03c <__errno>
 802104c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8021050:	6004      	str	r4, [r0, #0]
 8021052:	b002      	add	sp, #8
 8021054:	bd10      	pop	{r4, pc}

08021056 <xflowf>:
 8021056:	b130      	cbz	r0, 8021066 <xflowf+0x10>
 8021058:	eef1 7a40 	vneg.f32	s15, s0
 802105c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8021060:	2022      	movs	r0, #34	; 0x22
 8021062:	f7ff bfed 	b.w	8021040 <with_errnof>
 8021066:	eef0 7a40 	vmov.f32	s15, s0
 802106a:	e7f7      	b.n	802105c <xflowf+0x6>

0802106c <__math_uflowf>:
 802106c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8021074 <__math_uflowf+0x8>
 8021070:	f7ff bff1 	b.w	8021056 <xflowf>
 8021074:	10000000 	.word	0x10000000

08021078 <__math_may_uflowf>:
 8021078:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8021080 <__math_may_uflowf+0x8>
 802107c:	f7ff bfeb 	b.w	8021056 <xflowf>
 8021080:	1a200000 	.word	0x1a200000

08021084 <__math_oflowf>:
 8021084:	ed9f 0a01 	vldr	s0, [pc, #4]	; 802108c <__math_oflowf+0x8>
 8021088:	f7ff bfe5 	b.w	8021056 <xflowf>
 802108c:	70000000 	.word	0x70000000

08021090 <__math_divzerof>:
 8021090:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8021094:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8021098:	2800      	cmp	r0, #0
 802109a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 802109e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80210ac <__math_divzerof+0x1c>
 80210a2:	2022      	movs	r0, #34	; 0x22
 80210a4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80210a8:	f7ff bfca 	b.w	8021040 <with_errnof>
 80210ac:	00000000 	.word	0x00000000

080210b0 <__math_invalidf>:
 80210b0:	eef0 7a40 	vmov.f32	s15, s0
 80210b4:	ee30 7a40 	vsub.f32	s14, s0, s0
 80210b8:	eef4 7a67 	vcmp.f32	s15, s15
 80210bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80210c0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80210c4:	d602      	bvs.n	80210cc <__math_invalidf+0x1c>
 80210c6:	2021      	movs	r0, #33	; 0x21
 80210c8:	f7ff bfba 	b.w	8021040 <with_errnof>
 80210cc:	4770      	bx	lr
	...

080210d0 <_init>:
 80210d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210d2:	bf00      	nop
 80210d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80210d6:	bc08      	pop	{r3}
 80210d8:	469e      	mov	lr, r3
 80210da:	4770      	bx	lr

080210dc <_fini>:
 80210dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210de:	bf00      	nop
 80210e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80210e2:	bc08      	pop	{r3}
 80210e4:	469e      	mov	lr, r3
 80210e6:	4770      	bx	lr
