# system info challengeqsys_tb on 2015.11.30.16:43:26
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1448919787
#
#
# Files generated for challengeqsys_tb on 2015.11.30.16:43:26
files:
filepath,kind,attributes,module,is_top
challengeqsys/testbench/challengeqsys_tb/simulation/challengeqsys_tb.v,VERILOG,,challengeqsys_tb,true
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys.v,VERILOG,,challengeqsys,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_altpll_0.vo,VERILOG,,challengeqsys_altpll_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_jtag_uart_0.v,VERILOG,,challengeqsys_jtag_uart_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0.v,VERILOG,,challengeqsys_nios2_gen2_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_onchip_memory2_0.hex,HEX,,challengeqsys_onchip_memory2_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_onchip_memory2_0.v,VERILOG,,challengeqsys_onchip_memory2_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_pio_0.v,VERILOG,,challengeqsys_pio_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/plot_circle.v,VERILOG,,challengeqsys_pixelmemory,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_timer_0.v,VERILOG,,challengeqsys_timer_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_0.v,VERILOG,,challengeqsys_mm_interconnect_0,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1.v,VERILOG,,challengeqsys_mm_interconnect_1,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_irq_mapper.sv,SYSTEM_VERILOG,,challengeqsys_irq_mapper,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu.sdc,SDC,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu.v,VERILOG,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,challengeqsys_nios2_gen2_0_cpu,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_router,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_router_001,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_router_002,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_router_004,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_demux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_demux_001,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_mux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_mux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_mux_002,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_cmd_mux_002.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_cmd_mux_002,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_rsp_demux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_rsp_mux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_rsp_mux,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_rsp_mux_001,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_rsp_mux_001,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,challengeqsys_mm_interconnect_1_avalon_st_adapter,false
challengeqsys/testbench/challengeqsys_tb/simulation/submodules/challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
challengeqsys_tb.challengeqsys_inst,challengeqsys
challengeqsys_tb.challengeqsys_inst.altpll_0,challengeqsys_altpll_0
challengeqsys_tb.challengeqsys_inst.jtag_uart_0,challengeqsys_jtag_uart_0
challengeqsys_tb.challengeqsys_inst.nios2_gen2_0,challengeqsys_nios2_gen2_0
challengeqsys_tb.challengeqsys_inst.nios2_gen2_0.cpu,challengeqsys_nios2_gen2_0_cpu
challengeqsys_tb.challengeqsys_inst.onchip_memory2_0,challengeqsys_onchip_memory2_0
challengeqsys_tb.challengeqsys_inst.pio_0,challengeqsys_pio_0
challengeqsys_tb.challengeqsys_inst.pio_1,challengeqsys_pio_0
challengeqsys_tb.challengeqsys_inst.pio_2,challengeqsys_pio_0
challengeqsys_tb.challengeqsys_inst.pixelmemory,challengeqsys_pixelmemory
challengeqsys_tb.challengeqsys_inst.timer_0,challengeqsys_timer_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_0,challengeqsys_mm_interconnect_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_0.pixelmemory_avalon_master_translator,altera_merlin_master_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1,challengeqsys_mm_interconnect_1
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pixelmemory_avalon_slave_0_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.altpll_0_pll_slave_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.timer_0_s1_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_2_s1_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_1_s1_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_0_s1_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pixelmemory_avalon_slave_0_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.altpll_0_pll_slave_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.timer_0_s1_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_2_s1_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_1_s1_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_0_s1_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pixelmemory_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.altpll_0_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router,challengeqsys_mm_interconnect_1_router
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_001,challengeqsys_mm_interconnect_1_router_001
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_002,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_003,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_005,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_006,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_007,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_008,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_009,challengeqsys_mm_interconnect_1_router_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_004,challengeqsys_mm_interconnect_1_router_004
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.router_010,challengeqsys_mm_interconnect_1_router_004
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_demux,challengeqsys_mm_interconnect_1_cmd_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_demux_001,challengeqsys_mm_interconnect_1_cmd_demux_001
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_002,challengeqsys_mm_interconnect_1_cmd_demux_001
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_008,challengeqsys_mm_interconnect_1_cmd_demux_001
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_001,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_003,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_004,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_005,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_006,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_007,challengeqsys_mm_interconnect_1_cmd_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_002,challengeqsys_mm_interconnect_1_cmd_mux_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.cmd_mux_008,challengeqsys_mm_interconnect_1_cmd_mux_002
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_001,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_003,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_004,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_005,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_006,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_demux_007,challengeqsys_mm_interconnect_1_rsp_demux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_mux,challengeqsys_mm_interconnect_1_rsp_mux
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.rsp_mux_001,challengeqsys_mm_interconnect_1_rsp_mux_001
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_001,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_002,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_003,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_004,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_005,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_006,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_007,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_008,challengeqsys_mm_interconnect_1_avalon_st_adapter
challengeqsys_tb.challengeqsys_inst.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,challengeqsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
challengeqsys_tb.challengeqsys_inst.irq_mapper,challengeqsys_irq_mapper
challengeqsys_tb.challengeqsys_inst.rst_controller,altera_reset_controller
challengeqsys_tb.challengeqsys_inst_altpll_0_areset_conduit_bfm,altera_conduit_bfm
challengeqsys_tb.challengeqsys_inst_altpll_0_locked_conduit_bfm,altera_conduit_bfm_0002
challengeqsys_tb.challengeqsys_inst_altpll_0_phasedone_conduit_bfm,altera_conduit_bfm_0002
challengeqsys_tb.challengeqsys_inst_clk_bfm,altera_avalon_clock_source
challengeqsys_tb.challengeqsys_inst_pio_0_external_connection_bfm,altera_conduit_bfm_0003
challengeqsys_tb.challengeqsys_inst_pio_1_external_connection_bfm,altera_conduit_bfm_0003
challengeqsys_tb.challengeqsys_inst_pio_2_external_connection_bfm,altera_conduit_bfm_0003
challengeqsys_tb.challengeqsys_inst_reset_bfm,altera_avalon_reset_source
