#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 27 02:19:33 2021
# Process ID: 40296
# Current directory: C:/Users/sudai/Downloads/project_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29956 C:\Users\sudai\Downloads\project_1\project_1\project_1.xpr
# Log file: C:/Users/sudai/Downloads/project_1/project_1/vivado.log
# Journal file: C:/Users/sudai/Downloads/project_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sudai/Downloads/project_1/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/HU-Student/OneDrive - Habib University/SEMESTER 3/DLD LAB/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/xilinix/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.266 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 27 02:20:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 02:20:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplevelmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplevelmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-311] analyzing module toplevelmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: X:/xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'black' [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.pixel_gen
Compiling module xil_defaultlib.toplevelmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplevelmodule_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/toplevelmodule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/toplevelmodule_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 27 02:25:23 2021. For additional details about this file, please refer to the WebTalk help file at X:/xilinix/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.684 ; gain = 23.676
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 27 02:25:23 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1025.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplevelmodule_behav -key {Behavioral:sim_1:Functional:toplevelmodule} -tclbatch {toplevelmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source toplevelmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplevelmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1025.266 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 02:26:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Nov 27 02:27:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1058.953 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1267.445 ; gain = 242.180
set_property IOSTANDARD LVCMOS33 [get_ports [list {black[2]} {black[1]} {black[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[2]} {green[1]} {green[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list h_sync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list v_sync]]
set_property package_pin "" [get_ports [list  clk]]
place_ports {black[0]} G19
place_ports {black[1]} H19
place_ports {black[2]} J19
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 02:34:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1887.723 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.371 ; gain = 67.773
launch_runs impl_1 -jobs 2
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Sat Nov 27 02:38:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {black[3]} {black[2]} {black[1]} {black[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[3]} {green[2]} {green[1]} {green[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list h_sync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list v_sync]]
place_ports {black[0]} G19
place_ports {black[1]} J19
place_ports {black[2]} H19
startgroup
set_property package_pin "" [get_ports [list  {black[0]}]]
place_ports {black[3]} G19
endgroup
set_property package_pin "" [get_ports [list  {black[0]}]]
place_ports {black[3]} N19
startgroup
set_property package_pin "" [get_ports [list  {black[1]}]]
place_ports {black[2]} J19
endgroup
place_ports {black[1]} H19
place_ports {black[0]} G19
place_ports {green[3]} D17
place_ports {green[2]} G17
place_ports {green[1]} H17
place_ports {green[0]} J17
place_ports clk W5
place_ports h_sync P19
place_ports v_sync R19
file mkdir C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc w ]
add_files -fileset constrs_1 C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc
set_property target_constrs_file C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 02:42:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 02:42:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1980.230 ; gain = 1.801
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3293.473 ; gain = 1313.242
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Nov 27 02:51:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3320.293 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 3515.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 3515.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3515.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3587.730 ; gain = 282.273
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 02:54:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 02:54:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:03:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:03:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:09:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:09:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:19:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:19:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:31:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:31:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:36:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:36:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:53:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:53:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 03:59:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 03:59:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:05:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:05:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:16:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:16:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:30:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:30:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:30:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:30:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:40:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:40:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Nov 27 04:46:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:47:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:47:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 04:55:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 04:55:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 05:01:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 05:01:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sim_1/new/random.v w ]
add_files -fileset sim_1 C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sim_1/new/random.v
update_compile_order -fileset sim_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 11:08:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 11:08:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AF3051A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AF3051A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 11:20:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 11:20:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 11:22:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 11:23:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 11:25:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 11:25:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 27 11:28:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3840.711 ; gain = 9.883
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplevelmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplevelmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-311] analyzing module toplevelmodule
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: X:/xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.pixel_gen
Compiling module xil_defaultlib.toplevelmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplevelmodule_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplevelmodule_behav -key {Behavioral:sim_1:Functional:toplevelmodule} -tclbatch {toplevelmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source toplevelmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplevelmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 3840.711 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 11:31:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.711 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
Finished Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.711 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
place_ports {blue[0]} N18
place_ports {blue[1]} L18
place_ports {blue[2]} K18
place_ports {blue[3]} J18
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 3840.711 ; gain = 0.000
[Sat Nov 27 11:34:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 11:45:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 11:45:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Nov 27 12:04:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 12:30:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3840.711 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
Finished Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toplevelmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj toplevelmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-311] analyzing module toplevelmodule
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: X:/xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a52d60e305b84f8ebfbad2697196fc56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toplevelmodule_behav xil_defaultlib.toplevelmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 30. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/sources_1/new/main_menu.v" Line 56. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.pixel_gen
Compiling module xil_defaultlib.toplevelmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot toplevelmodule_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sudai/Downloads/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "toplevelmodule_behav -key {Behavioral:sim_1:Functional:toplevelmodule} -tclbatch {toplevelmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source toplevelmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'toplevelmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3840.711 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Nov 27 12:33:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
Finished Parsing XDC File [C:/Users/sudai/Downloads/project_1/project_1/project_1.srcs/constrs_1/new/test1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.711 ; gain = 0.000
set_property package_pin "" [get_ports [list  gameState]]
set_property IOSTANDARD LVCMOS33 [get_ports [list gameState]]
place_ports gameState V17
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 3842.301 ; gain = 1.590
[Sat Nov 27 12:35:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Nov 27 12:41:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 12:44:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 12:44:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3848.805 ; gain = 0.000
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 3848.805 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF3051A
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 12:51:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 12:51:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 27 12:58:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 27 12:58:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sudai/Downloads/project_1/project_1/project_1.runs/impl_1/toplevelmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF3051A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 27 15:37:11 2021...
