//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<77>;
	.reg .b32 	%r<202>;
	.reg .f32 	%f<157>;
	.reg .b64 	%rd<34>;
	.loc	1 19 0                          // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_0];
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_1];
$L__tmp0:
	.loc	1 22 28                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:22:33
	shl.b32 	%r125, %r1, 4;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_2];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_3];
	.loc	1 23 44                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:23:44
	mov.u32 	%r126, %tid.x;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_4];
	bfe.u32 	%r127, %r126, 6, 2;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_5];
	shl.b32 	%r128, %r126, 2;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_1_param_6];
	.loc	1 23 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:23:23
	or.b32  	%r129, %r125, %r127;
	or.b32  	%r130, %r129, 4;
	or.b32  	%r131, %r129, 8;
	or.b32  	%r132, %r129, 12;
	.loc	1 24 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:24:21
	setp.lt.s32 	%p51, %r129, 64;
	setp.lt.s32 	%p52, %r130, 64;
	setp.lt.s32 	%p53, %r131, 64;
	setp.lt.s32 	%p54, %r132, 64;
	.loc	1 25 28                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:25:33
	shl.b32 	%r133, %r2, 8;
	.loc	1 26 44                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:44
	and.b32  	%r134, %r128, 252;
	and.b32  	%r135, %r126, 255;
	.loc	1 26 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:23
	or.b32  	%r136, %r133, %r134;
	or.b32  	%r137, %r133, %r135;
	.loc	1 27 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:27:21
	setp.lt.s32 	%p55, %r136, 256;
	setp.lt.s32 	%p21, %r137, 256;
	.loc	1 32 43                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:43
	shl.b32 	%r138, %r129, 8;
	shl.b32 	%r139, %r130, 8;
	shl.b32 	%r140, %r131, 8;
	shl.b32 	%r141, %r132, 8;
	.loc	1 32 39                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:39
	add.s32 	%r142, %r136, %r138;
	add.s32 	%r143, %r136, %r139;
	add.s32 	%r144, %r136, %r140;
	add.s32 	%r145, %r136, %r141;
	.loc	1 32 34                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:34
	mul.wide.s32 	%rd25, %r142, 4;
	add.s64 	%rd1, %rd18, %rd25;
	mul.wide.s32 	%rd26, %r143, 4;
	add.s64 	%rd2, %rd18, %rd26;
	mul.wide.s32 	%rd27, %r144, 4;
	add.s64 	%rd3, %rd18, %rd27;
	mul.wide.s32 	%rd28, %r145, 4;
	add.s64 	%rd4, %rd18, %rd28;
	.loc	1 32 56                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:56
	and.pred  	%p1, %p51, %p55;
	and.pred  	%p2, %p52, %p55;
	and.pred  	%p3, %p53, %p55;
	and.pred  	%p4, %p54, %p55;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	and.b32  	%r146, %r128, 1020;
	bfe.u32 	%r147, %r128, 8, 2;
	or.b32  	%r148, %r147, %r146;
	shl.b32 	%r149, %r148, 2;
	mov.u32 	%r150, global_smem;
	add.s32 	%r19, %r150, %r149;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	shl.b32 	%r151, %r147, 2;
	add.s32 	%r152, %r150, %r151;
	shl.b32 	%r153, %r146, 2;
	add.s32 	%r154, %r152, %r153;
	add.s32 	%r21, %r154, 4;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r154, 8;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r154, 12;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r155, %r135, 2;
	add.s32 	%r56, %r150, %r155;
	ld.shared.f32 	%f1, [%r56];
	ld.shared.f32 	%f2, [%r56+1028];
	ld.shared.f32 	%f3, [%r56+2056];
	ld.shared.f32 	%f4, [%r56+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r28;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r30;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r32;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f5, [%r56];
	ld.shared.f32 	%f6, [%r56+1028];
	ld.shared.f32 	%f7, [%r56+2056];
	ld.shared.f32 	%f8, [%r56+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r36;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r38;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r40;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r42;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f9, [%r56];
	ld.shared.f32 	%f10, [%r56+1028];
	ld.shared.f32 	%f11, [%r56+2056];
	ld.shared.f32 	%f12, [%r56+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r44;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r46;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r48;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f13, [%r56];
	ld.shared.f32 	%f14, [%r56+1028];
	ld.shared.f32 	%f15, [%r56+2056];
	ld.shared.f32 	%f16, [%r56+3084];
	.loc	1 33 30                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:33:30
	mul.wide.s32 	%rd29, %r137, 4;
	add.s64 	%rd5, %rd19, %rd29;
	.loc	1 33 35                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:33:35
	// begin inline asm
	mov.u32 %r57, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r57 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:34:30
	add.s64 	%rd6, %rd20, %rd29;
	.loc	1 34 35                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:34:35
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r52 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 30                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:35:30
	add.s64 	%rd7, %rd21, %rd29;
	.loc	1 35 35                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:35:35
	// begin inline asm
	mov.u32 %r53, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r53 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r53;
	.loc	1 36 31                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:36:31
	add.s64 	%rd8, %rd22, %rd29;
	.loc	1 36 36                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:36:36
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r54 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 37 31                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:37:31
	add.s64 	%rd9, %rd23, %rd29;
	.loc	1 37 36                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:37:36
	// begin inline asm
	mov.u32 %r55, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r55 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r56 + 0 ], %r57;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r156, %r134, 2;
	add.s32 	%r157, %r150, %r156;
	ld.shared.v4.f32 	{%f18, %f19, %f20, %f21}, [%r157];
	.loc	1 41 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:41:18
	add.f32 	%f22, %f17, 0f3727C5AC;
	.loc	1 42 26                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:42:26
	sqrt.approx.ftz.f32 	%f23, %f22;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f24, %r50;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f25, %f21, %f24;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f26, %r48;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f27, %f20, %f26;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f28, %r46;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f29, %f19, %f28;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f30, %r44;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f31, %f18, %f30;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f32, %r42;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f33, %f21, %f32;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f34, %r40;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f35, %f20, %f34;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f36, %r38;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f37, %f19, %f36;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f38, %r36;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f39, %f18, %f38;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f40, %r34;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f41, %f21, %f40;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f42, %r32;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f43, %f20, %f42;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f44, %r30;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f45, %f19, %f44;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f46, %r28;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f47, %f18, %f46;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f48, %r26;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f49, %f21, %f48;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f50, %r24;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f51, %f20, %f50;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f52, %r22;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f53, %f19, %f52;
	.loc	1 32 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:48
	mov.b32 	%f54, %r20;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	add.f32 	%f55, %f18, %f54;
	.loc	1 26 44                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:44
	bfe.u32 	%r158, %r126, 2, 6;
	.loc	1 26 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:23
	or.b32  	%r159, %r158, %r133;
	or.b32  	%r160, %r159, 192;
	.loc	1 27 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:27:21
	setp.lt.s32 	%p56, %r160, 256;
	.loc	1 23 44                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:23:44
	and.b32  	%r161, %r128, 12;
	.loc	1 23 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:23:23
	or.b32  	%r162, %r125, %r161;
	.loc	1 24 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:24:21
	setp.lt.s32 	%p57, %r162, 64;
	.loc	1 32 56                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:56
	and.pred  	%p50, %p57, %p56;
	.loc	1 26 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:23
	or.b32  	%r163, %r159, 128;
	.loc	1 27 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:27:21
	setp.lt.s32 	%p58, %r163, 256;
	.loc	1 32 56                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:56
	and.pred  	%p49, %p57, %p58;
	.loc	1 26 23                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:26:23
	or.b32  	%r164, %r159, 64;
	.loc	1 27 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:27:21
	setp.lt.s32 	%p59, %r164, 256;
	.loc	1 32 56                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:56
	and.pred  	%p48, %p57, %p59;
	.loc	1 27 21                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:27:21
	setp.lt.s32 	%p60, %r159, 256;
	.loc	1 32 56                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:32:56
	and.pred  	%p47, %p57, %p60;
	.loc	1 31 19                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:31:19
	shr.s32 	%r166, %r162, 31;
	shr.u32 	%r167, %r166, 28;
	add.s32 	%r168, %r162, %r167;
	.loc	1 30 19                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:30:19
	and.b32  	%r169, %r168, -16;
	sub.s32 	%r170, %r162, %r169;
	.loc	1 44 19                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:44:19
	mov.b32 	%r60, %f23;
	mov.b32 	%r59, 1065353216;
	// begin inline asm
	div.full.f32 %r58, %r59, %r60;
	// end inline asm
	mov.b32 	%f56, %r58;
	.loc	1 38 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:38:18
	mov.b32 	%f57, %r57;
	add.f32 	%f58, %f16, %f57;
	add.f32 	%f59, %f15, %f57;
	add.f32 	%f60, %f14, %f57;
	add.f32 	%f61, %f13, %f57;
	add.f32 	%f62, %f12, %f57;
	add.f32 	%f63, %f11, %f57;
	add.f32 	%f64, %f10, %f57;
	add.f32 	%f65, %f9, %f57;
	add.f32 	%f66, %f8, %f57;
	add.f32 	%f67, %f7, %f57;
	add.f32 	%f68, %f6, %f57;
	add.f32 	%f69, %f5, %f57;
	add.f32 	%f70, %f4, %f57;
	add.f32 	%f71, %f3, %f57;
	add.f32 	%f72, %f2, %f57;
	add.f32 	%f73, %f1, %f57;
	.loc	1 39 18                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:39:18
	mov.b32 	%f74, %r52;
	sub.f32 	%f75, %f73, %f74;
	sub.f32 	%f76, %f72, %f74;
	sub.f32 	%f77, %f71, %f74;
	sub.f32 	%f78, %f70, %f74;
	sub.f32 	%f79, %f69, %f74;
	sub.f32 	%f80, %f68, %f74;
	sub.f32 	%f81, %f67, %f74;
	sub.f32 	%f82, %f66, %f74;
	sub.f32 	%f83, %f65, %f74;
	sub.f32 	%f84, %f64, %f74;
	sub.f32 	%f85, %f63, %f74;
	sub.f32 	%f86, %f62, %f74;
	sub.f32 	%f87, %f61, %f74;
	sub.f32 	%f88, %f60, %f74;
	sub.f32 	%f89, %f59, %f74;
	sub.f32 	%f90, %f58, %f74;
	.loc	1 47 19                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:47:19
	mul.f32 	%f91, %f90, %f56;
	mul.f32 	%f92, %f89, %f56;
	mul.f32 	%f93, %f88, %f56;
	mul.f32 	%f94, %f87, %f56;
	mul.f32 	%f95, %f86, %f56;
	mul.f32 	%f96, %f85, %f56;
	mul.f32 	%f97, %f84, %f56;
	mul.f32 	%f98, %f83, %f56;
	mul.f32 	%f99, %f82, %f56;
	mul.f32 	%f100, %f81, %f56;
	mul.f32 	%f101, %f80, %f56;
	mul.f32 	%f102, %f79, %f56;
	mul.f32 	%f103, %f78, %f56;
	mul.f32 	%f104, %f77, %f56;
	mul.f32 	%f105, %f76, %f56;
	mul.f32 	%f106, %f75, %f56;
	.loc	1 48 20                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:48:20
	mov.b32 	%f107, %r54;
	.loc	1 49 20                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:49:20
	mov.b32 	%f108, %r55;
	fma.rn.f32 	%f109, %f106, %f107, %f108;
	fma.rn.f32 	%f110, %f105, %f107, %f108;
	fma.rn.f32 	%f111, %f104, %f107, %f108;
	fma.rn.f32 	%f112, %f103, %f107, %f108;
	fma.rn.f32 	%f113, %f102, %f107, %f108;
	fma.rn.f32 	%f114, %f101, %f107, %f108;
	fma.rn.f32 	%f115, %f100, %f107, %f108;
	fma.rn.f32 	%f116, %f99, %f107, %f108;
	fma.rn.f32 	%f117, %f98, %f107, %f108;
	fma.rn.f32 	%f118, %f97, %f107, %f108;
	fma.rn.f32 	%f119, %f96, %f107, %f108;
	fma.rn.f32 	%f120, %f95, %f107, %f108;
	fma.rn.f32 	%f121, %f94, %f107, %f108;
	fma.rn.f32 	%f122, %f93, %f107, %f108;
	fma.rn.f32 	%f123, %f92, %f107, %f108;
	fma.rn.f32 	%f124, %f91, %f107, %f108;
	.loc	1 51 20                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:51:20
	setp.gt.f32 	%p61, %f124, 0f00000000;
	setp.gt.f32 	%p62, %f123, 0f00000000;
	setp.gt.f32 	%p63, %f122, 0f00000000;
	setp.gt.f32 	%p64, %f121, 0f00000000;
	setp.gt.f32 	%p65, %f120, 0f00000000;
	setp.gt.f32 	%p66, %f119, 0f00000000;
	setp.gt.f32 	%p67, %f118, 0f00000000;
	setp.gt.f32 	%p68, %f117, 0f00000000;
	setp.gt.f32 	%p69, %f116, 0f00000000;
	setp.gt.f32 	%p70, %f115, 0f00000000;
	setp.gt.f32 	%p71, %f114, 0f00000000;
	setp.gt.f32 	%p72, %f113, 0f00000000;
	setp.gt.f32 	%p73, %f112, 0f00000000;
	setp.gt.f32 	%p74, %f111, 0f00000000;
	setp.gt.f32 	%p75, %f110, 0f00000000;
	setp.gt.f32 	%p76, %f109, 0f00000000;
	.loc	1 53 20                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:53:20
	mul.f32 	%f125, %f109, 0f3E4CCCCD;
	mul.f32 	%f126, %f110, 0f3E4CCCCD;
	mul.f32 	%f127, %f111, 0f3E4CCCCD;
	mul.f32 	%f128, %f112, 0f3E4CCCCD;
	mul.f32 	%f129, %f113, 0f3E4CCCCD;
	mul.f32 	%f130, %f114, 0f3E4CCCCD;
	mul.f32 	%f131, %f115, 0f3E4CCCCD;
	mul.f32 	%f132, %f116, 0f3E4CCCCD;
	mul.f32 	%f133, %f117, 0f3E4CCCCD;
	mul.f32 	%f134, %f118, 0f3E4CCCCD;
	mul.f32 	%f135, %f119, 0f3E4CCCCD;
	mul.f32 	%f136, %f120, 0f3E4CCCCD;
	mul.f32 	%f137, %f121, 0f3E4CCCCD;
	mul.f32 	%f138, %f122, 0f3E4CCCCD;
	mul.f32 	%f139, %f123, 0f3E4CCCCD;
	mul.f32 	%f140, %f124, 0f3E4CCCCD;
	.loc	1 54 35                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:54:35
	selp.f32 	%f141, %f109, %f125, %p76;
	selp.f32 	%f142, %f110, %f126, %p75;
	selp.f32 	%f143, %f111, %f127, %p74;
	selp.f32 	%f144, %f112, %f128, %p73;
	selp.f32 	%f145, %f113, %f129, %p72;
	selp.f32 	%f146, %f114, %f130, %p71;
	selp.f32 	%f147, %f115, %f131, %p70;
	selp.f32 	%f148, %f116, %f132, %p69;
	selp.f32 	%f149, %f117, %f133, %p68;
	selp.f32 	%f150, %f118, %f134, %p67;
	selp.f32 	%f151, %f119, %f135, %p66;
	selp.f32 	%f152, %f120, %f136, %p65;
	selp.f32 	%f153, %f121, %f137, %p64;
	selp.f32 	%f154, %f122, %f138, %p63;
	selp.f32 	%f155, %f123, %f139, %p62;
	selp.f32 	%f156, %f124, %f140, %p61;
	.loc	1 55 4                          // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:55:4
	bar.sync 	0;
	.loc	1 56 48                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:56:48
	mov.b32 	%r61, %f55;
	mov.b32 	%r62, %f53;
	mov.b32 	%r63, %f51;
	mov.b32 	%r64, %f49;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r61, %r62, %r63, %r64 };
	// end inline asm
	mov.b32 	%r65, %f47;
	mov.b32 	%r66, %f45;
	mov.b32 	%r67, %f43;
	mov.b32 	%r68, %f41;
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd2 + 0 ], { %r65, %r66, %r67, %r68 };
	// end inline asm
	mov.b32 	%r69, %f39;
	mov.b32 	%r70, %f37;
	mov.b32 	%r71, %f35;
	mov.b32 	%r72, %f33;
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd3 + 0 ], { %r69, %r70, %r71, %r72 };
	// end inline asm
	mov.b32 	%r73, %f31;
	mov.b32 	%r74, %f29;
	mov.b32 	%r75, %f27;
	mov.b32 	%r76, %f25;
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd4 + 0 ], { %r73, %r74, %r75, %r76 };
	// end inline asm
	.loc	1 57 33                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:33
	shl.b32 	%r171, %r159, 4;
	shl.b32 	%r172, %r164, 4;
	shl.b32 	%r173, %r163, 4;
	shl.b32 	%r174, %r160, 4;
	.loc	1 57 43                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:43
	shl.b32 	%r175, %r168, 8;
	and.b32  	%r176, %r175, -4096;
	.loc	1 57 30                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:30
	add.s32 	%r177, %r176, %r170;
	.loc	1 57 38                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:38
	add.s32 	%r178, %r177, %r171;
	add.s32 	%r179, %r177, %r172;
	add.s32 	%r180, %r177, %r173;
	add.s32 	%r181, %r177, %r174;
	.loc	1 57 25                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:25
	mul.wide.s32 	%rd30, %r178, 4;
	add.s64 	%rd14, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r179, 4;
	add.s64 	%rd15, %rd24, %rd31;
	mul.wide.s32 	%rd32, %r180, 4;
	add.s64 	%rd16, %rd24, %rd32;
	mul.wide.s32 	%rd33, %r181, 4;
	add.s64 	%rd17, %rd24, %rd33;
	.loc	1 57 55                         // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:55
	shl.b32 	%r182, %r126, 4;
	and.b32  	%r183, %r182, 4080;
	add.s32 	%r184, %r150, %r183;
	shl.b32 	%r185, %r183, 2;
	add.s32 	%r77, %r184, %r185;
	mov.b32 	%r78, %f141;
	// begin inline asm
	@%p5 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r77, 4;
	mov.b32 	%r80, %f142;
	// begin inline asm
	@%p5 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	add.s32 	%r81, %r77, 8;
	mov.b32 	%r82, %f143;
	// begin inline asm
	@%p5 st.shared.b32 [ %r81 + 0 ], %r82;
	// end inline asm
	add.s32 	%r83, %r77, 12;
	mov.b32 	%r84, %f144;
	// begin inline asm
	@%p5 st.shared.b32 [ %r83 + 0 ], %r84;
	// end inline asm
	add.s32 	%r85, %r77, 16;
	mov.b32 	%r86, %f145;
	// begin inline asm
	@%p5 st.shared.b32 [ %r85 + 0 ], %r86;
	// end inline asm
	add.s32 	%r87, %r77, 20;
	mov.b32 	%r88, %f146;
	// begin inline asm
	@%p5 st.shared.b32 [ %r87 + 0 ], %r88;
	// end inline asm
	add.s32 	%r89, %r77, 24;
	mov.b32 	%r90, %f147;
	// begin inline asm
	@%p5 st.shared.b32 [ %r89 + 0 ], %r90;
	// end inline asm
	add.s32 	%r91, %r77, 28;
	mov.b32 	%r92, %f148;
	// begin inline asm
	@%p5 st.shared.b32 [ %r91 + 0 ], %r92;
	// end inline asm
	add.s32 	%r93, %r77, 32;
	mov.b32 	%r94, %f149;
	// begin inline asm
	@%p5 st.shared.b32 [ %r93 + 0 ], %r94;
	// end inline asm
	add.s32 	%r95, %r77, 36;
	mov.b32 	%r96, %f150;
	// begin inline asm
	@%p5 st.shared.b32 [ %r95 + 0 ], %r96;
	// end inline asm
	add.s32 	%r97, %r77, 40;
	mov.b32 	%r98, %f151;
	// begin inline asm
	@%p5 st.shared.b32 [ %r97 + 0 ], %r98;
	// end inline asm
	add.s32 	%r99, %r77, 44;
	mov.b32 	%r100, %f152;
	// begin inline asm
	@%p5 st.shared.b32 [ %r99 + 0 ], %r100;
	// end inline asm
	add.s32 	%r101, %r77, 48;
	mov.b32 	%r102, %f153;
	// begin inline asm
	@%p5 st.shared.b32 [ %r101 + 0 ], %r102;
	// end inline asm
	add.s32 	%r103, %r77, 52;
	mov.b32 	%r104, %f154;
	// begin inline asm
	@%p5 st.shared.b32 [ %r103 + 0 ], %r104;
	// end inline asm
	add.s32 	%r105, %r77, 56;
	mov.b32 	%r106, %f155;
	// begin inline asm
	@%p5 st.shared.b32 [ %r105 + 0 ], %r106;
	// end inline asm
	add.s32 	%r107, %r77, 60;
	mov.b32 	%r108, %f156;
	// begin inline asm
	@%p5 st.shared.b32 [ %r107 + 0 ], %r108;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r186, %r126, 252;
	shl.b32 	%r187, %r186, 2;
	add.s32 	%r188, %r150, %r187;
	add.s32 	%r189, %r188, %r153;
	or.b32  	%r190, %r146, 1024;
	and.b32  	%r191, %r190, 2032;
	add.s32 	%r192, %r150, %r191;
	add.s32 	%r193, %r192, %r153;
	ld.shared.v4.u32 	{%r113, %r114, %r115, %r116}, [%r193+4096];
	or.b32  	%r194, %r146, 2048;
	and.b32  	%r195, %r194, 3056;
	add.s32 	%r196, %r150, %r195;
	add.s32 	%r197, %r196, %r153;
	ld.shared.v4.u32 	{%r117, %r118, %r119, %r120}, [%r197+8192];
	or.b32  	%r198, %r146, 3072;
	and.b32  	%r199, %r198, 4080;
	add.s32 	%r200, %r150, %r199;
	add.s32 	%r201, %r200, %r153;
	ld.shared.v4.u32 	{%r121, %r122, %r123, %r124}, [%r201+12288];
	ld.shared.v4.u32 	{%r109, %r110, %r111, %r112}, [%r189];
	// begin inline asm
	@%p47 st.global.v4.b32 [ %rd14 + 0 ], { %r109, %r110, %r111, %r112 };
	// end inline asm
	// begin inline asm
	@%p48 st.global.v4.b32 [ %rd15 + 0 ], { %r113, %r114, %r115, %r116 };
	// end inline asm
	// begin inline asm
	@%p49 st.global.v4.b32 [ %rd16 + 0 ], { %r117, %r118, %r119, %r120 };
	// end inline asm
	// begin inline asm
	@%p50 st.global.v4.b32 [ %rd17 + 0 ], { %r121, %r122, %r123, %r124 };
	// end inline asm
	.loc	1 57 4                          // c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py:57:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2i/c2innfelhkdx5brpzizufs3l4bdnjdo25vvxgqlmua67aru33vdu.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 105
.b8 110
.b8 110
.b8 102
.b8 101
.b8 108
.b8 104
.b8 107
.b8 100
.b8 120
.b8 53
.b8 98
.b8 114
.b8 112
.b8 122
.b8 105
.b8 122
.b8 117
.b8 102
.b8 115
.b8 51
.b8 108
.b8 52
.b8 98
.b8 100
.b8 110
.b8 106
.b8 100
.b8 111
.b8 50
.b8 53
.b8 118
.b8 118
.b8 120
.b8 103
.b8 113
.b8 108
.b8 109
.b8 117
.b8 97
.b8 54
.b8 55
.b8 97
.b8 114
.b8 117
.b8 51
.b8 51
.b8 118
.b8 100
.b8 117
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 105
.b8 0
	}
	.section	.debug_macinfo	{	}
