# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do part2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Suhas/Documents/altera/lab2/part2 {C:/Users/Suhas/Documents/altera/lab2/part2/part2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module part2
# -- Compiling module comparator
# -- Compiling module circuitA
# -- Compiling module mux_2to1_1bit
# -- Compiling module seg71
# -- Compiling module seg72
# 
# Top level modules:
# 	part2
# 
vsim -voptargs=+acc work.part2
# vsim -voptargs=+acc work.part2 
# Loading work.part2
# Loading work.comparator
# Loading work.circuitA
# Loading work.mux_2to1_1bit
# Loading work.seg71
# Loading work.seg72
add wave -position insertpoint  \
sim:/part2/SW \
sim:/part2/HEX0 \
sim:/part2/HEX1 \
sim:/part2/z \
sim:/part2/M \
sim:/part2/t
force -freeze sim:/part2/SW 1110 0
quit -sim
vsim work.comparator
# vsim work.comparator 
# Loading work.comparator
add wave -position insertpoint  \
sim:/comparator/V \
sim:/comparator/z
force -freeze sim:/comparator/V 1110 0
run
force -freeze sim:/comparator/V 0011 0
run
quit -sim
vsim work.part2
# vsim work.part2 
# Loading work.part2
# Loading work.comparator
# Loading work.circuitA
# Loading work.mux_2to1_1bit
# Loading work.seg71
# Loading work.seg72
add wave -position insertpoint  \
sim:/part2/SW \
sim:/part2/HEX0 \
sim:/part2/HEX1 \
sim:/part2/z \
sim:/part2/M \
sim:/part2/t
force -freeze sim:/part2/SW 1110 0
run
run
quit -sim
vsim -voptargs=+acc work.circuitA
# vsim -voptargs=+acc work.circuitA 
# Loading work.circuitA
add wave -position insertpoint  \
sim:/circuitA/V \
sim:/circuitA/M \
sim:/circuitA/z
quit -sim
vsim work.seg72
# vsim work.seg72 
# Loading work.seg72
