#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 19:08:46 2025
# Process ID         : 12336
# Current directory  : D:/lab_ini_2/project_ini_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21980 D:\lab_ini_2\project_ini_1\project_ini_1.xpr
# Log file           : D:/lab_ini_2/project_ini_1/vivado.log
# Journal file       : D:/lab_ini_2/project_ini_1\vivado.jou
# Running On         : jyx
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16794 MB
# Swap memory        : 2140 MB
# Total Virtual      : 18935 MB
# Available Virtual  : 8018 MB
#-----------------------------------------------------------
start_gui
open_project D:/lab_ini_2/project_ini_1/project_ini_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/lab_ini_2/design_int_1/design_int_1.bd}
delete_bd_objs [get_bd_nets cg_fpga_0_gpio_sw_1] [get_bd_nets adpt_in3_0_a1] [get_bd_nets adpt_in3_0_a0] [get_bd_cells adpt_in3_0]
delete_bd_objs [get_bd_nets xor2_0_y0] [get_bd_cells xor2_0]
set_property location {1.5 28 175} [get_bd_cells adpt_in_0]
set_property location {3 385 384} [get_bd_cells CNT]
create_bd_cell -type module -reference xor2 xor2_0
copy_bd_objs /  [get_bd_cells {xor2_0}]
copy_bd_objs /  [get_bd_cells {xor2_0}]
copy_bd_objs /  [get_bd_cells {xor2_0}]
delete_bd_objs [get_bd_nets adpt_in_0_I1] [get_bd_nets adpt_in_0_I2] [get_bd_nets adpt_in_0_I3] [get_bd_nets adpt_in_0_I4] [get_bd_nets adpt_in_0_I5] [get_bd_nets adpt_in_0_I6] [get_bd_nets adpt_in_0_I0] [get_bd_nets adpt_in_0_I7]
set_property location {4 543 287} [get_bd_cells xor2_0]
set_property location {4 551 23} [get_bd_cells xor2_0]
set_property location {4 521 110} [get_bd_cells xor2_1]
set_property location {3 563 336} [get_bd_cells xor2_3]
copy_bd_objs /  [get_bd_cells {xor2_1}]
copy_bd_objs /  [get_bd_cells {xor2_1}]
copy_bd_objs /  [get_bd_cells {xor2_1}]
copy_bd_objs /  [get_bd_cells {xor2_1}]
connect_bd_net [get_bd_pins adpt_in_0/I0] [get_bd_pins xor2_0/a0]
connect_bd_net [get_bd_pins xor2_1/a0] [get_bd_pins adpt_in_0/I1]
connect_bd_net [get_bd_pins xor2_2/a0] [get_bd_pins adpt_in_0/I2]
connect_bd_net [get_bd_pins xor2_3/a0] [get_bd_pins adpt_in_0/I3]
connect_bd_net [get_bd_pins xor2_4/a0] [get_bd_pins adpt_in_0/I4]
connect_bd_net [get_bd_pins xor2_5/a0] [get_bd_pins adpt_in_0/I5]
connect_bd_net [get_bd_pins xor2_6/a0] [get_bd_pins adpt_in_0/I6]
connect_bd_net [get_bd_pins xor2_7/a0] [get_bd_pins adpt_in_0/I7]
create_bd_cell -type module -reference m7482 m7482_0
set_property location {4.5 704 61} [get_bd_cells m7482_0]
copy_bd_objs /  [get_bd_cells {m7482_0}]
set_property location {4 761 271} [get_bd_cells m7482_1]
set_property location {4 750 67} [get_bd_cells m7482_0]
copy_bd_objs /  [get_bd_cells {m7482_0}]
copy_bd_objs /  [get_bd_cells {m7482_0}]
connect_bd_net [get_bd_pins xor2_0/y0] [get_bd_pins m7482_0/A1]
connect_bd_net [get_bd_pins xor2_1/y0] [get_bd_pins m7482_0/A2]
connect_bd_net [get_bd_pins xor2_3/y0] [get_bd_pins m7482_1/A2]
connect_bd_net [get_bd_pins xor2_2/y0] [get_bd_pins m7482_1/A1]
connect_bd_net [get_bd_pins xor2_4/y0] [get_bd_pins m7482_2/A1]
connect_bd_net [get_bd_pins xor2_5/y0] [get_bd_pins m7482_2/A2]
connect_bd_net [get_bd_pins xor2_6/y0] [get_bd_pins m7482_3/A1]
connect_bd_net [get_bd_pins xor2_7/y0] [get_bd_pins m7482_3/A2]
connect_bd_net [get_bd_pins m7482_0/C2] [get_bd_pins m7482_1/C0]
connect_bd_net [get_bd_pins m7482_2/C2] [get_bd_pins m7482_3/C0]
connect_bd_net [get_bd_pins m7482_1/C2] [get_bd_pins m7482_2/C0]
connect_bd_net [get_bd_pins m7482_0/SUM1] [get_bd_pins and8_0/a0]
connect_bd_net [get_bd_pins m7482_0/SUM2] [get_bd_pins and8_0/a1]
connect_bd_net [get_bd_pins m7482_1/SUM1] [get_bd_pins and8_0/a2]
connect_bd_net [get_bd_pins m7482_1/SUM2] [get_bd_pins and8_0/a3]
connect_bd_net [get_bd_pins m7482_2/SUM1] [get_bd_pins and8_0/a4]
connect_bd_net [get_bd_pins m7482_2/SUM2] [get_bd_pins and8_0/a5]
connect_bd_net [get_bd_pins m7482_3/SUM1] [get_bd_pins and8_0/a6]
connect_bd_net [get_bd_pins m7482_3/SUM2] [get_bd_pins and8_0/a7]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins xor2_7/b0]
undo
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
set_property location {4 631 721} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xor2_7/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_6/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_5/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_4/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_3/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_2/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_1/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xor2_0/b0] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins m7482_0/C0] [get_bd_pins xlconstant_0/dout]
group_bd_cells QB [get_bd_cells xor2_0] [get_bd_cells xor2_1] [get_bd_cells m7482_0] [get_bd_cells xor2_2] [get_bd_cells xor2_3] [get_bd_cells m7482_1] [get_bd_cells m7482_2] [get_bd_cells xor2_4] [get_bd_cells xor2_5] [get_bd_cells xor2_6] [get_bd_cells xor2_7] [get_bd_cells m7482_3]
set_property name SUM0 [get_bd_pins QB/SUM1]
set_property name SUM1 [get_bd_pins QB/SUM2]
set_property name SUM2 [get_bd_pins QB/SUM4]
set_property name SUM4 [get_bd_pins QB/SUM6]
set_property name SUM6 [get_bd_pins QB/SUM8]
set_property name k [get_bd_pins QB/b0]
copy_bd_objs /  [get_bd_cells {QB/m7482_0}]
undo
create_bd_cell -type module -reference xor2 xor2_0
set_property location {7 1688 581} [get_bd_cells xor2_0]
disconnect_bd_net /m74LS194_0_Q0 [get_bd_pins HL/Q0]
disconnect_bd_net /m74LS194_0_Q0 [get_bd_pins adpt_out_0/Y0]
startgroup
connect_bd_net [get_bd_pins HL/Q0] [get_bd_pins xor2_0/a0]
connect_bd_net [get_bd_pins HL/Q0] [get_bd_pins adpt_out_0/Y0]
endgroup
connect_bd_net [get_bd_pins HL/Q1] [get_bd_pins xor2_0/b0]
connect_bd_net [get_bd_pins xor2_0/y0] [get_bd_pins and8_0/b7]
create_bd_cell -type module -reference not1 not1_0
create_bd_cell -type module -reference and2 and2_0
connect_bd_net [get_bd_pins not1_0/a] [get_bd_pins HL/Q0]
connect_bd_net [get_bd_pins not1_0/y] [get_bd_pins and2_0/b0]
connect_bd_net [get_bd_pins and2_0/a0] [get_bd_pins HL/Q1]
delete_bd_objs [get_bd_nets xlconstant_0_dout1]
connect_bd_net [get_bd_pins and2_0/y0] [get_bd_pins QB/k]
set_property location {3 680 93} [get_bd_cells and2_0]
set_property location {3 694 385} [get_bd_cells and2_0]
save_bd_design
group_bd_cells M_ADD [get_bd_cells and8_0] [get_bd_cells xor2_0] [get_bd_cells QB]
set_property location {5 1192 57} [get_bd_cells M_ADD]
set_property location {3 621 382} [get_bd_cells and2_0]
undo
undo
undo
undo
undo
undo
connect_bd_net [get_bd_pins QB/k] [get_bd_pins and2_0/y0]
set_property location {3 657 -212} [get_bd_cells and2_0]
set_property location {4 1248 111} [get_bd_cells QB]
set_property location {4 1156 -399} [get_bd_cells QB]
set_property location {6 1934 -581} [get_bd_cells and8_0]
group_bd_cells M_ADD [get_bd_cells and8_0] [get_bd_cells and2_0] [get_bd_cells not1_0] [get_bd_cells QB]
set_property location {4 895 57} [get_bd_cells M_ADD]
undo
undo
group_bd_cells M_ADD [get_bd_cells and8_0] [get_bd_cells xor2_0] [get_bd_cells and2_0] [get_bd_cells not1_0] [get_bd_cells QB]
set_property location {4 873 114} [get_bd_cells M_ADD]
set_property location {4 939 215} [get_bd_cells M_ADD]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
copy_bd_objs HL  [get_bd_cells {HL/m74LS194_0}]
set_property location {6 1182 -56} [get_bd_cells HL/m74LS194_4]
undo
undo
copy_bd_objs HL  [get_bd_cells {HL/m74LS194_0}]
connect_bd_net [get_bd_pins HL/m74LS194_4/SR] [get_bd_pins HL/m74LS194_0/Q0]
connect_bd_net [get_bd_pins HL/m74LS194_4/S0] [get_bd_pins HL/or2_1/y0]
connect_bd_net [get_bd_pins HL/m74LS194_4/S1] [get_bd_pins HL/or2_0/y0]
connect_bd_net [get_bd_pins HL/clk] [get_bd_pins HL/m74LS194_4/CLK]
connect_bd_net [get_bd_pins HL/CLR_n] [get_bd_pins HL/m74LS194_4/CLR_n]
save_bd_design
open_bd_design {D:/lab_ini_2/design_int_1/design_int_1.bd}
set_property name yi1 [get_bd_pins M_ADD/a]
set_property name y [get_bd_pins M_ADD/a0]
set_property name yi [get_bd_pins M_ADD/y]
disconnect_bd_net /HL_Q0 [get_bd_pins M_ADD/yi1]
disconnect_bd_net /m74LS194_0_Q1 [get_bd_pins M_ADD/yi]
connect_bd_net [get_bd_pins M_ADD/yi] [get_bd_pins HL/Q0] -boundary_type upper
connect_bd_net [get_bd_pins HL/m74LS194_4/Q3] [get_bd_pins M_ADD/yi1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_nets HL/dff_2_q]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_bd_net [get_bd_pins HL/m74LS194_3/SR] [get_bd_pins HL/m74LS194_3/Q3]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
