5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate2.vcd -o generate2.cdd -v generate2.v
3 0 $root $root NA 0 0
3 0 main main generate2.v 1 23
2 1 18 9000c 1 0 20004 0 0 1 4 100
2 2 18 10005 0 1 400 0 0 bar.x
2 3 18 1000c 1 37 1006 1 2
2 4 19 20003 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 5 19 20003 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 6 19 10003 2 2c 2000a 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 20 9000c 1 0 20008 0 0 1 4 1001
2 8 20 10005 0 1 400 0 0 bar.x
2 9 20 1000c 1 37 a 7 8
1 a 0 0 80000 32 1 0 0 0 0 0 0 0 0
4 9 0 0
4 6 9 0
4 3 6 6
3 0 foobar main.bar generate2.v 27 31
1 x 0 29 830004 1 1 102
