// Seed: 2543810877
module module_0 (
    output wire id_0,
    output wire module_0,
    output wire id_2
);
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1
);
  always @(1) id_0 <= 1;
  module_0(
      id_1, id_1, id_1
  );
  wire id_3;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    output uwire id_8,
    output wire id_9,
    input wand id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wand id_16,
    output tri0 id_17
);
endmodule
module module_3 (
    output supply0 id_0,
    output tri id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input wand id_7,
    output wor id_8,
    output wand id_9,
    output tri0 id_10
);
  wire id_12;
  xnor (id_8, id_5, id_6, id_7, id_12, id_2, id_3);
  module_2(
      id_5,
      id_3,
      id_2,
      id_5,
      id_6,
      id_5,
      id_4,
      id_7,
      id_1,
      id_0,
      id_2,
      id_6,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_8
  );
endmodule
