// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_dfm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        Dbuf_address1,
        Dbuf_ce1,
        Dbuf_we1,
        Dbuf_d1,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        B,
        K,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [0:0] p_read4;
input  [0:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read7;
output  [15:0] Dbuf_address1;
output   Dbuf_ce1;
output   Dbuf_we1;
output  [31:0] Dbuf_d1;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] B;
input  [29:0] K;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem3_ARVALID;
reg[63:0] m_axi_gmem3_ARADDR;
reg[0:0] m_axi_gmem3_ARID;
reg[31:0] m_axi_gmem3_ARLEN;
reg[2:0] m_axi_gmem3_ARSIZE;
reg[1:0] m_axi_gmem3_ARBURST;
reg[1:0] m_axi_gmem3_ARLOCK;
reg[3:0] m_axi_gmem3_ARCACHE;
reg[2:0] m_axi_gmem3_ARPROT;
reg[3:0] m_axi_gmem3_ARQOS;
reg[3:0] m_axi_gmem3_ARREGION;
reg[0:0] m_axi_gmem3_ARUSER;
reg m_axi_gmem3_RREADY;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem3_blk_n_AR;
wire    ap_CS_fsm_state5;
wire   [31:0] K_cast_fu_226_p1;
reg   [31:0] K_cast_reg_550;
wire   [2:0] add_ln111_fu_252_p2;
reg   [2:0] add_ln111_reg_563;
wire    ap_CS_fsm_state2;
wire   [15:0] trunc_ln111_fu_258_p1;
reg   [15:0] trunc_ln111_reg_568;
wire   [0:0] icmp_ln111_fu_246_p2;
wire   [1:0] trunc_ln112_fu_262_p1;
reg   [1:0] trunc_ln112_reg_573;
wire   [0:0] tmp_fu_266_p6;
reg   [0:0] tmp_reg_578;
wire  signed [31:0] tmp_3_fu_276_p6;
wire   [0:0] icmp_ln121_fu_291_p2;
reg   [0:0] icmp_ln121_reg_587;
wire   [31:0] tmp_4_fu_297_p6;
reg   [31:0] tmp_4_reg_591;
wire   [31:0] grp_fu_286_p2;
reg   [31:0] mul_reg_596;
wire    ap_CS_fsm_state3;
reg   [61:0] trunc_ln7_reg_601;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln121_fu_402_p2;
wire    ap_CS_fsm_state14;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_done;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_idle;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_ready;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWVALID;
wire   [63:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWADDR;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWID;
wire   [31:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWLEN;
wire   [2:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWBURST;
wire   [1:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWPROT;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWQOS;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWREGION;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWUSER;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WVALID;
wire   [31:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WDATA;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WSTRB;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WLAST;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WID;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WUSER;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARVALID;
wire   [63:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARADDR;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARID;
wire   [31:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLEN;
wire   [2:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARBURST;
wire   [1:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARPROT;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARQOS;
wire   [3:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARREGION;
wire   [0:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARUSER;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_RREADY;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_BREADY;
wire   [15:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_address1;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_ce1;
wire    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_we1;
wire   [31:0] grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_d1;
reg   [1:0] j_reg_192;
wire   [0:0] icmp_ln121_1_fu_397_p2;
wire   [0:0] icmp_ln122_fu_418_p2;
reg    grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire  signed [63:0] sext_ln114_fu_358_p1;
reg   [2:0] i_fu_102;
reg    ap_block_state13_on_subcall_done;
reg   [31:0] tile_to_dbuf_begin_0_fu_106;
reg   [31:0] Dlen_0_fu_110;
wire   [31:0] add_ln119_fu_384_p2;
reg   [31:0] tile_to_dbuf_begin9_0_fu_114;
wire   [31:0] tmp_6_fu_423_p6;
reg   [31:0] tile_to_dbuf_begin810_0_fu_118;
reg   [31:0] tile_to_dbuf_begin7_0_fu_122;
wire   [29:0] grp_fu_286_p1;
wire   [33:0] shl_ln_fu_332_p3;
wire   [63:0] zext_ln114_fu_339_p1;
wire   [63:0] add_ln114_fu_343_p2;
wire   [31:0] tmp_5_fu_408_p6;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_condition_309;
reg    ap_condition_313;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg = 1'b0;
end

spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2 grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start),
    .ap_done(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_done),
    .ap_idle(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_idle),
    .ap_ready(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_ready),
    .m_axi_gmem3_AWVALID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .sext_ln114(trunc_ln7_reg_601),
    .K(K),
    .trunc_ln(trunc_ln111_reg_568),
    .Dbuf_address1(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_address1),
    .Dbuf_ce1(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_ce1),
    .Dbuf_we1(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_we1),
    .Dbuf_d1(grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_d1)
);

spmm_hls_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U71(
    .din0(p_read4),
    .din1(p_read5),
    .din2(p_read6),
    .din3(p_read7),
    .din4(trunc_ln112_fu_262_p1),
    .dout(tmp_fu_266_p6)
);

spmm_hls_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U72(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(trunc_ln112_fu_262_p1),
    .dout(tmp_3_fu_276_p6)
);

spmm_hls_mul_32s_30ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 32 ))
mul_32s_30ns_32_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_fu_276_p6),
    .din1(grp_fu_286_p1),
    .ce(1'b1),
    .dout(grp_fu_286_p2)
);

spmm_hls_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U74(
    .din0(32'd0),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(trunc_ln112_fu_262_p1),
    .dout(tmp_4_fu_297_p6)
);

spmm_hls_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U75(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(j_reg_192),
    .dout(tmp_5_fu_408_p6)
);

spmm_hls_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U76(
    .din0(tile_to_dbuf_begin_0_fu_106),
    .din1(tile_to_dbuf_begin7_0_fu_122),
    .din2(tile_to_dbuf_begin810_0_fu_118),
    .din3(tile_to_dbuf_begin9_0_fu_114),
    .din4(j_reg_192),
    .dout(tmp_6_fu_423_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_ready == 1'b1)) begin
            grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Dlen_0_fu_110 <= 32'd0;
    end else if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0))) begin
        Dlen_0_fu_110 <= add_ln119_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_102 <= 3'd0;
    end else if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
        i_fu_102 <= add_ln111_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_418_p2 == 1'd0) & (icmp_ln121_1_fu_397_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln121_reg_587 == 1'd0))) begin
        j_reg_192 <= add_ln121_fu_402_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln121_fu_291_p2 == 1'd0) & (tmp_fu_266_p6 == 1'd1) & (icmp_ln111_fu_246_p2 == 1'd0))) begin
        j_reg_192 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((trunc_ln112_reg_573 == 2'd1)) begin
        if ((1'b1 == ap_condition_313)) begin
            tile_to_dbuf_begin7_0_fu_122 <= Dlen_0_fu_110;
        end else if ((1'b1 == ap_condition_309)) begin
            tile_to_dbuf_begin7_0_fu_122 <= tmp_6_fu_423_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((trunc_ln112_reg_573 == 2'd2)) begin
        if ((1'b1 == ap_condition_313)) begin
            tile_to_dbuf_begin810_0_fu_118 <= Dlen_0_fu_110;
        end else if ((1'b1 == ap_condition_309)) begin
            tile_to_dbuf_begin810_0_fu_118 <= tmp_6_fu_423_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0) & (trunc_ln112_reg_573 == 2'd3))) begin
        tile_to_dbuf_begin9_0_fu_114 <= Dlen_0_fu_110;
    end else if ((~(trunc_ln112_reg_573 == 2'd2) & ~(trunc_ln112_reg_573 == 2'd1) & (icmp_ln122_fu_418_p2 == 1'd1) & (icmp_ln121_1_fu_397_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln121_reg_587 == 1'd0))) begin
        tile_to_dbuf_begin9_0_fu_114 <= tmp_6_fu_423_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        K_cast_reg_550[29 : 0] <= K_cast_fu_226_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln111_reg_563 <= add_ln111_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_266_p6 == 1'd1) & (icmp_ln111_fu_246_p2 == 1'd0))) begin
        icmp_ln121_reg_587 <= icmp_ln121_fu_291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_reg_596 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0) & (trunc_ln112_reg_573 == 2'd0))) begin
        tile_to_dbuf_begin_0_fu_106 <= Dlen_0_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln121_fu_291_p2 == 1'd0) & (tmp_fu_266_p6 == 1'd1) & (icmp_ln111_fu_246_p2 == 1'd0))) begin
        tmp_4_reg_591 <= tmp_4_fu_297_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln111_fu_246_p2 == 1'd0))) begin
        tmp_reg_578 <= tmp_fu_266_p6;
        trunc_ln111_reg_568 <= trunc_ln111_fu_258_p1;
        trunc_ln112_reg_573 <= trunc_ln112_fu_262_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln7_reg_601 <= {{add_ln114_fu_343_p2[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem3_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln111_fu_246_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln111_fu_246_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem3_blk_n_AR = m_axi_gmem3_ARREADY;
    end else begin
        gmem3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem3_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem3_ARADDR = sext_ln114_fu_358_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARADDR = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARADDR;
    end else begin
        m_axi_gmem3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARBURST = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARBURST;
    end else begin
        m_axi_gmem3_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARCACHE = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARCACHE;
    end else begin
        m_axi_gmem3_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARID = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARID;
    end else begin
        m_axi_gmem3_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem3_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem3_ARLEN = K_cast_reg_550;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARLEN = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLEN;
    end else begin
        m_axi_gmem3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARLOCK = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARLOCK;
    end else begin
        m_axi_gmem3_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARPROT = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARPROT;
    end else begin
        m_axi_gmem3_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARQOS = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARQOS;
    end else begin
        m_axi_gmem3_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARREGION = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARREGION;
    end else begin
        m_axi_gmem3_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARSIZE = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARSIZE;
    end else begin
        m_axi_gmem3_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARUSER = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARUSER;
    end else begin
        m_axi_gmem3_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem3_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_ARVALID = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_ARVALID;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0)))) begin
        m_axi_gmem3_RREADY = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_m_axi_gmem3_RREADY;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln111_fu_246_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_266_p6 == 1'd1) & (icmp_ln111_fu_246_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_gmem3_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln121_reg_587 == 1'd1) | ((icmp_ln122_fu_418_p2 == 1'd1) | (icmp_ln121_1_fu_397_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Dbuf_address1 = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_address1;

assign Dbuf_ce1 = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_ce1;

assign Dbuf_d1 = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_d1;

assign Dbuf_we1 = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_Dbuf_we1;

assign K_cast_fu_226_p1 = K;

assign add_ln111_fu_252_p2 = (i_fu_102 + 3'd1);

assign add_ln114_fu_343_p2 = (zext_ln114_fu_339_p1 + B);

assign add_ln119_fu_384_p2 = (Dlen_0_fu_110 + K_cast_reg_550);

assign add_ln121_fu_402_p2 = (j_reg_192 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_done == 1'b0) & (tmp_reg_578 == 1'd0));
end

always @ (*) begin
    ap_condition_309 = ((icmp_ln122_fu_418_p2 == 1'd1) & (icmp_ln121_1_fu_397_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln121_reg_587 == 1'd0));
end

always @ (*) begin
    ap_condition_313 = ((1'b0 == ap_block_state13_on_subcall_done) & (1'b1 == ap_CS_fsm_state13) & (tmp_reg_578 == 1'd0));
end

assign ap_return_0 = tile_to_dbuf_begin_0_fu_106;

assign ap_return_1 = tile_to_dbuf_begin7_0_fu_122;

assign ap_return_2 = tile_to_dbuf_begin810_0_fu_118;

assign ap_return_3 = tile_to_dbuf_begin9_0_fu_114;

assign grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start = grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203_ap_start_reg;

assign grp_fu_286_p1 = K_cast_reg_550;

assign icmp_ln111_fu_246_p2 = ((i_fu_102 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln121_1_fu_397_p2 = ((j_reg_192 < trunc_ln112_reg_573) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_291_p2 = ((i_fu_102 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_418_p2 = ((tmp_5_fu_408_p6 == tmp_4_reg_591) ? 1'b1 : 1'b0);

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign sext_ln114_fu_358_p1 = $signed(trunc_ln7_reg_601);

assign shl_ln_fu_332_p3 = {{mul_reg_596}, {2'd0}};

assign trunc_ln111_fu_258_p1 = Dlen_0_fu_110[15:0];

assign trunc_ln112_fu_262_p1 = i_fu_102[1:0];

assign zext_ln114_fu_339_p1 = shl_ln_fu_332_p3;

always @ (posedge ap_clk) begin
    K_cast_reg_550[31:30] <= 2'b00;
end

endmodule //spmm_hls_dfm
