
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.452308                       # Number of seconds simulated
sim_ticks                                452307833500                       # Number of ticks simulated
final_tick                               952307879500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236862                       # Simulator instruction rate (inst/s)
host_op_rate                                   236862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35711479                       # Simulator tick rate (ticks/s)
host_mem_usage                                2335100                       # Number of bytes of host memory used
host_seconds                                 12665.62                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        74368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42937280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43011648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40657344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40657344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       670895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              672057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        635271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             635271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       164419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     94929331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95093750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       164419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           164419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        89888658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89888658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        89888658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       164419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     94929331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184982408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      672058                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     635271                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    672058                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   635271                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   43011648                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                40657344                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             43011648                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             40657344                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               41578                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               42197                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               42144                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               42131                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               41650                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               42134                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               42213                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42135                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               41149                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               42009                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              42154                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              42412                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              41391                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42391                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42194                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              42167                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               39255                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               39828                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               39795                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               39829                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               39213                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               39840                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40003                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               39913                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               39100                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               39828                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              39849                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              39951                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              39115                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              40025                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              39885                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              39842                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  452307684000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                672058                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               635271                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  601923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   25859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   27200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   27499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       148983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.553251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.339489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   667.152112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        60805     40.81%     40.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        19434     13.04%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         5636      3.78%     57.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         2390      1.60%     59.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         1793      1.20%     60.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1679      1.13%     61.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1051      0.71%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1031      0.69%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1054      0.71%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1056      0.71%     64.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1040      0.70%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1148      0.77%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          948      0.64%     66.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1047      0.70%     67.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1005      0.67%     67.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1281      0.86%     68.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1452      0.97%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1998      1.34%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         2514      1.69%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4410      2.96%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5848      3.93%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         6522      4.38%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        22349     15.00%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          952      0.64%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           97      0.07%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           41      0.03%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           26      0.02%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           20      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           11      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            7      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           11      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049            7      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            5      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            4      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            5      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            5      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            3      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            3      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            3      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            5      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            2      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            1      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            4      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            7      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            3      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            2      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            2      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            2      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            3      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            2      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            2      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            5      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            3      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            6      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          190      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       148983                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  12056654500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             25603215750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3360245000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               10186316250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     17940.14                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15157.10                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                38097.25                       # Average memory access latency
system.mem_ctrls.avgRdBW                        95.09                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        89.89                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                95.09                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                89.89                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.06                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       1.40                       # Average write queue length over time
system.mem_ctrls.readRowHits                   613089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  545237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     345978.47                       # Average gap between requests
system.membus.throughput                    184982408                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                5241                       # Transaction distribution
system.membus.trans_dist::ReadResp               5241                       # Transaction distribution
system.membus.trans_dist::Writeback            635271                       # Transaction distribution
system.membus.trans_dist::ReadExReq            666817                       # Transaction distribution
system.membus.trans_dist::ReadExResp           666816                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1979386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1979386                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     83668992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            83668992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               83668992                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3194748500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3185157500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       429988227                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    333503392                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6208922                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    262606843                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       247380967                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.202026                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        35958690                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       149398                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            340549518                       # DTB read hits
system.switch_cpus.dtb.read_misses             311271                       # DTB read misses
system.switch_cpus.dtb.read_acv                    13                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        340860789                       # DTB read accesses
system.switch_cpus.dtb.write_hits           208833619                       # DTB write hits
system.switch_cpus.dtb.write_misses            185404                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       209019023                       # DTB write accesses
system.switch_cpus.dtb.data_hits            549383137                       # DTB hits
system.switch_cpus.dtb.data_misses             496675                       # DTB misses
system.switch_cpus.dtb.data_acv                    14                       # DTB access violations
system.switch_cpus.dtb.data_accesses        549879812                       # DTB accesses
system.switch_cpus.itb.fetch_hits           261408031                       # ITB hits
system.switch_cpus.itb.fetch_misses            222702                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       261630733                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  136                       # Number of system calls
system.switch_cpus.numCycles                904615668                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    265817353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2224754618                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           429988227                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    283339657                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             436421886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21774010                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      168911155                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        16971                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1126902                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          176                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         261408031                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2296850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    887130181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.507811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.029496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        450708295     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34236679      3.86%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         46205175      5.21%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         49640612      5.60%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40798678      4.60%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70658153      7.96%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29535423      3.33%     81.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         67289590      7.59%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         98057576     11.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    887130181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.475327                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.459337                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        290720572                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     149666434                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         407612314                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      25261279                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13869581                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     51385876                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1004282                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2201205274                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2379357                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       13869581                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        304959471                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        27482689                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     74893158                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         419604170                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      46321111                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2182548704                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1409                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       22948688                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14334425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1515168957                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2834607374                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2800712137                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     33895237                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426814662                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         88354285                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3990687                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2923220                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          98530414                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    345044541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    213493203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23600801                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11143929                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2081294890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5748793                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2063531886                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       812734                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     84020883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48179987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       111497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    887130181                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.326076                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.015186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    208093867     23.46%     23.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    168714465     19.02%     42.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    145630417     16.42%     58.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114900742     12.95%     71.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     94936657     10.70%     82.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     78857671      8.89%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     55138889      6.22%     97.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12873740      1.45%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7983733      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    887130181                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2951086     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         718112      2.85%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1063      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         4133      0.02%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13432447     53.26%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8111461     32.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1494291986     72.41%     72.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3277201      0.16%     72.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      5797756      0.28%     72.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          109      0.00%     72.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          719      0.00%     72.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2671288      0.13%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           58      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    347230062     16.83%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    210262704     10.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2063531886                       # Type of FU issued
system.switch_cpus.iq.rate                   2.281114                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25218303                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012221                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5005646384                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2150668284                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2027995040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     34578605                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     20415561                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16103504                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2071149726                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        17600461                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     38412095                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     17089095                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        43591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        20211                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7397514                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      1713319                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1623109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13869581                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12715203                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3044613                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2147324613                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6861607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     345044541                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    213493203                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2893049                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        20211                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2842083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3690160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6532243                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2051672525                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     341009195                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11859360                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              60280930                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            550028232                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        407931036                       # Number of branches executed
system.switch_cpus.iew.exec_stores          209019037                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.268005                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046169029                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2044098544                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1139312388                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1619067959                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.259632                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.703684                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     89223765                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5637296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5242765                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    873260600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.356487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.522221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    253161988     28.99%     28.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    194458812     22.27%     51.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    139550013     15.98%     67.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44085922      5.05%     72.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     54070989      6.19%     78.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     50014248      5.73%     84.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     39133356      4.48%     88.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     39427200      4.51%     93.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     59358072      6.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    873260600                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2057826912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2057826912                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              534051133                       # Number of memory references committed
system.switch_cpus.commit.loads             327955446                       # Number of loads committed
system.switch_cpus.commit.membars             2818580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          398819024                       # Number of branches committed
system.switch_cpus.commit.fp_insts           15974709                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1966709693                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     33249484                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      59358072                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2960838727                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4307971698                       # The number of ROB writes
system.switch_cpus.timesIdled                  432287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17485487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.452308                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.452308                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.210884                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.210884                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2719390545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1450752537                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          21597169                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11426160                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         6675875                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5637161                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              6281                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.191681                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1904615741                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         394305.428955                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          394305.428955                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    642279                       # number of replacements
system.l2.tags.tagsinuse                  8992.702619                       # Cycle average of tags in use
system.l2.tags.total_refs                     1221032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    673747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.812300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7158.213979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   149.982881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   103.807628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1375.945563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        204.752568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.218451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.004577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.003168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.041991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.274436                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       191822                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       387796                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  579618                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1104234                       # number of Writeback hits
system.l2.Writeback_hits::total               1104234                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        53828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53828                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        191822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        441624                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633446                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       191822                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       441624                       # number of overall hits
system.l2.overall_hits::total                  633446                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         4079                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5241                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       666817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              666817                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       670896                       # number of demand (read+write) misses
system.l2.demand_misses::total                 672058                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1162                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       670896                       # number of overall misses
system.l2.overall_misses::total                672058                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     79443750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    279991750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       359435500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  47752433000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47752433000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     79443750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48032424750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48111868500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     79443750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48032424750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48111868500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       192984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       391875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              584859                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1104234                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1104234                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       720645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            720645                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       192984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1112520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1305504                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       192984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1112520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1305504                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.008961                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.925306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925306                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.603042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.514788                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.603042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.514788                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 68368.115318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 68642.253003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 68581.473001                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71612.500881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71612.500881                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 68368.115318                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 71594.441985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71588.863610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 68368.115318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 71594.441985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71588.863610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               635271                       # number of writebacks
system.l2.writebacks::total                    635271                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         4079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5241                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       666817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         666817                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       670896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            672058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       670896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           672058                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     66102250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    233197250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    299299500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  40098140000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40098140000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     66102250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  40331337250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40397439500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     66102250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  40331337250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40397439500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.008961                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.925306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925306                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.603042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.514788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.603042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.514788                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56886.617900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 57170.201030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57107.326846                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60133.649862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60133.649862                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 56886.617900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60115.632304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60110.049281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 56886.617900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60115.632304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60110.049281                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   340969483                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             584859                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            584859                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1104234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           720645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          720644                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       385968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3329273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3715241                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     12350976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    141872192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          154223168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             154223168                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         2309103000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         289754995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1826079750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1904615563                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6814907.238905                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6814907.238905                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            192962                       # number of replacements
system.cpu.icache.tags.tagsinuse          1020.230452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1200680708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            193986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6189.522481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      891193856750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   313.411617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   706.818835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.306066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.690253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996319                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    261214479                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       261214479                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    261214479                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        261214479                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    261214479                       # number of overall hits
system.cpu.icache.overall_hits::total       261214479                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       193548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        193548                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       193548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         193548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       193548                       # number of overall misses
system.cpu.icache.overall_misses::total        193548                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1070385986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1070385986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1070385986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1070385986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1070385986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1070385986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    261408027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    261408027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    261408027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    261408027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    261408027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    261408027                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000740                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5530.338655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5530.338655                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5530.338655                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5530.338655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5530.338655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5530.338655                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                68                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.808824                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          564                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          564                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          564                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          564                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          564                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       192984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       192984                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       192984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       192984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       192984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       192984                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    656141750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    656141750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    656141750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    656141750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    656141750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    656141750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000738                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3399.980050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3399.980050                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3399.980050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3399.980050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3399.980050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3399.980050                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1904615758                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 11552697.717686                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11552697.717686                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1112427                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1003.984370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759544657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1113449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            682.154869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   822.402709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   181.581661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.803128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.177326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980453                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    295971316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       295971316                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    192585472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192585472                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2818574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2818574                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2818580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2818580                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    488556788                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        488556788                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    488556788                       # number of overall hits
system.cpu.dcache.overall_hits::total       488556788                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       481770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        481770                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10691634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10691634                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11173404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11173404                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11173404                       # number of overall misses
system.cpu.dcache.overall_misses::total      11173404                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3146416750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3146416750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 643368721707                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 643368721707                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       128750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       128750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 646515138457                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 646515138457                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 646515138457                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 646515138457                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    296453086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    296453086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    499730192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    499730192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    499730192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    499730192                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001625                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.052596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052596                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022359                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022359                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022359                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6530.952010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6530.952010                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60174.966867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60174.966867                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        12875                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12875                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57861.967441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57861.967441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57861.967441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57861.967441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4967690                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     45703791                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            153999                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          450020                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.257937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.559466                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1104234                       # number of writebacks
system.cpu.dcache.writebacks::total           1104234                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        89904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        89904                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      9970989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9970989                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10060893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10060893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10060893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10060893                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       391866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       391866                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       720645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       720645                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1112511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1112511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1112511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1112511                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1720009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1720009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  48625436749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48625436749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       104750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  50345445749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50345445749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  50345445749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50345445749                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002226                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4389.278478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4389.278478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67474.882569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67474.882569                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11638.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11638.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 45253.885803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45253.885803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 45253.885803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45253.885803                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
