// Seed: 3502849389
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_5;
  type_0 id_6 (
      .id_0(id_5),
      .id_1(id_1),
      .id_2(1)
  );
  assign id_4 = id_5 ? 1 : id_5;
  defparam id_7.id_8 = 1;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
