-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of FFT is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FFT_FFT,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.250000,HLS_SYN_LAT=100921,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=4417,HLS_SYN_LUT=5687,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal f : STD_LOGIC_VECTOR (63 downto 0);
    signal logn : STD_LOGIC_VECTOR (31 downto 0);
    signal fpr_gm_tab_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal fpr_gm_tab_ce0 : STD_LOGIC;
    signal fpr_gm_tab_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpr_gm_tab_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal fpr_gm_tab_ce1 : STD_LOGIC;
    signal fpr_gm_tab_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal logn_read_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_read_reg_407 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_reg_412 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln956_fu_256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln956_reg_423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln956_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln960_fu_270_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln960_reg_429 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln958_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_reg_439 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln968_fu_288_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln968_reg_444 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln4_reg_449 : STD_LOGIC_VECTOR (60 downto 0);
    signal i1_1_fu_307_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal i1_1_reg_457 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln962_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j1_fu_346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_reg_472 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln962_fu_351_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln962_reg_477 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_re_reg_482 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal s_im_reg_487 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_idle : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_ready : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_BREADY : STD_LOGIC;
    signal gmem0_AWVALID : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WVALID : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BREADY : STD_LOGIC;
    signal indvars_iv_reg_147 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal j1_2_reg_157 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_reg_169 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln968_fu_330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln969_fu_341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_98 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_361_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_102 : STD_LOGIC_VECTOR (62 downto 0);
    signal u_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_3_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln952_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_204_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ht_fu_260_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln968_1_fu_313_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln968_fu_317_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_322_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln969_fu_335_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component FFT_FFT_Pipeline_VITIS_LOOP_972_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        j1_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        indvars_iv : IN STD_LOGIC_VECTOR (63 downto 0);
        f : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (60 downto 0);
        trunc_ln4 : IN STD_LOGIC_VECTOR (60 downto 0);
        s_re : IN STD_LOGIC_VECTOR (63 downto 0);
        s_im : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component FFT_fpr_gm_tab_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component FFT_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        f : OUT STD_LOGIC_VECTOR (63 downto 0);
        logn : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component FFT_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    fpr_gm_tab_U : component FFT_fpr_gm_tab_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fpr_gm_tab_address0,
        ce0 => fpr_gm_tab_ce0,
        q0 => fpr_gm_tab_q0,
        address1 => fpr_gm_tab_address1,
        ce1 => fpr_gm_tab_ce1,
        q1 => fpr_gm_tab_q1);

    grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180 : component FFT_FFT_Pipeline_VITIS_LOOP_972_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start,
        ap_done => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done,
        ap_idle => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_idle,
        ap_ready => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_ready,
        m_axi_gmem0_AWVALID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        j1_2 => j1_2_reg_157,
        indvars_iv => indvars_iv_reg_147,
        f => f_read_reg_407,
        trunc_ln1 => trunc_ln1_reg_412,
        trunc_ln4 => trunc_ln4_reg_449,
        s_re => s_re_reg_482,
        s_im => s_im_reg_487);

    control_s_axi_U : component FFT_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        f => f,
        logn => logn,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component FFT_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_DW => 64,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARADDR,
        I_ARLEN => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => gmem0_AWVALID,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWADDR,
        I_AWLEN => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWLEN,
        I_WVALID => gmem0_WVALID,
        I_WREADY => gmem0_WREADY,
        I_WDATA => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WDATA,
        I_WSTRB => grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WSTRB,
        I_BVALID => gmem0_BVALID,
        I_BREADY => gmem0_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_ready = ap_const_logic_1)) then 
                    grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_1))) then 
                i1_reg_169 <= ap_const_lv63_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done = ap_const_logic_1))) then 
                i1_reg_169 <= i1_1_reg_457;
            end if; 
        end if;
    end process;

    indvars_iv_reg_147_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_1))) then 
                indvars_iv_reg_147 <= zext_ln958_fu_274_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done = ap_const_logic_1))) then 
                indvars_iv_reg_147 <= add_ln962_reg_477;
            end if; 
        end if;
    end process;

    j1_2_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_1))) then 
                j1_2_reg_157 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done = ap_const_logic_1))) then 
                j1_2_reg_157 <= j1_reg_472;
            end if; 
        end if;
    end process;

    m_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                m_fu_98(1) <= '1';
                m_fu_98(2) <= '0';
                m_fu_98(3) <= '0';
                m_fu_98(4) <= '0';
                m_fu_98(5) <= '0';
                m_fu_98(6) <= '0';
                m_fu_98(7) <= '0';
                m_fu_98(8) <= '0';
                m_fu_98(9) <= '0';
                m_fu_98(10) <= '0';
                m_fu_98(11) <= '0';
                m_fu_98(12) <= '0';
                m_fu_98(13) <= '0';
                m_fu_98(14) <= '0';
                m_fu_98(15) <= '0';
                m_fu_98(16) <= '0';
                m_fu_98(17) <= '0';
                m_fu_98(18) <= '0';
                m_fu_98(19) <= '0';
                m_fu_98(20) <= '0';
                m_fu_98(21) <= '0';
                m_fu_98(22) <= '0';
                m_fu_98(23) <= '0';
                m_fu_98(24) <= '0';
                m_fu_98(25) <= '0';
                m_fu_98(26) <= '0';
                m_fu_98(27) <= '0';
                m_fu_98(28) <= '0';
                m_fu_98(29) <= '0';
                m_fu_98(30) <= '0';
                m_fu_98(31) <= '0';
                m_fu_98(32) <= '0';
                m_fu_98(33) <= '0';
                m_fu_98(34) <= '0';
                m_fu_98(35) <= '0';
                m_fu_98(36) <= '0';
                m_fu_98(37) <= '0';
                m_fu_98(38) <= '0';
                m_fu_98(39) <= '0';
                m_fu_98(40) <= '0';
                m_fu_98(41) <= '0';
                m_fu_98(42) <= '0';
                m_fu_98(43) <= '0';
                m_fu_98(44) <= '0';
                m_fu_98(45) <= '0';
                m_fu_98(46) <= '0';
                m_fu_98(47) <= '0';
                m_fu_98(48) <= '0';
                m_fu_98(49) <= '0';
                m_fu_98(50) <= '0';
                m_fu_98(51) <= '0';
                m_fu_98(52) <= '0';
                m_fu_98(53) <= '0';
                m_fu_98(54) <= '0';
                m_fu_98(55) <= '0';
                m_fu_98(56) <= '0';
                m_fu_98(57) <= '0';
                m_fu_98(58) <= '0';
                m_fu_98(59) <= '0';
                m_fu_98(60) <= '0';
                m_fu_98(61) <= '0';
                m_fu_98(62) <= '0';
                m_fu_98(63) <= '0';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln962_fu_302_p2 = ap_const_lv1_1))) then 
                                m_fu_98(63 downto 1) <= m_1_fu_361_p2(63 downto 1);
            end if; 
        end if;
    end process;

    t_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_fu_102 <= n_fu_204_p2(63 downto 1);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln962_fu_302_p2 = ap_const_lv1_1))) then 
                t_fu_102 <= zext_ln960_reg_429;
            end if; 
        end if;
    end process;

    u_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                u_fu_106 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln962_fu_302_p2 = ap_const_lv1_1))) then 
                u_fu_106 <= u_3_fu_356_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln962_fu_302_p2 = ap_const_lv1_0))) then
                add_ln962_reg_477 <= add_ln962_fu_351_p2;
                j1_reg_472 <= j1_fu_346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                f_read_reg_407 <= f;
                logn_read_reg_402 <= logn;
                trunc_ln1_reg_412 <= n_fu_204_p2(61 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i1_1_reg_457 <= i1_1_fu_307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                s_im_reg_487 <= fpr_gm_tab_q0;
                s_re_reg_482 <= fpr_gm_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_1))) then
                trunc_ln2_reg_439 <= m_fu_98(63 downto 1);
                trunc_ln4_reg_449 <= t_fu_102(61 downto 1);
                    trunc_ln968_reg_444(9 downto 1) <= trunc_ln968_fu_288_p1(9 downto 1);
                    zext_ln956_reg_423(62 downto 0) <= zext_ln956_fu_256_p1(62 downto 0);
                    zext_ln960_reg_429(61 downto 0) <= zext_ln960_fu_270_p1(61 downto 0);
            end if;
        end if;
    end process;
    zext_ln956_reg_423(63) <= '0';
    zext_ln960_reg_429(62) <= '0';
    trunc_ln968_reg_444(0) <= '0';
    m_fu_98(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln956_fu_248_p2, ap_CS_fsm_state3, icmp_ln962_fu_302_p2, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln962_fu_302_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln962_fu_351_p2 <= std_logic_vector(unsigned(zext_ln956_reg_423) + unsigned(indvars_iv_reg_147));
    add_ln968_fu_317_p2 <= std_logic_vector(unsigned(trunc_ln968_1_fu_313_p1) + unsigned(trunc_ln968_reg_444));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done)
    begin
        if ((grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln956_fu_248_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln956_fu_248_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln956_fu_248_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    fpr_gm_tab_address0 <= zext_ln969_fu_341_p1(11 - 1 downto 0);
    fpr_gm_tab_address1 <= zext_ln968_fu_330_p1(11 - 1 downto 0);

    fpr_gm_tab_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce0 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fpr_gm_tab_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce1 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state4, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARVALID, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_ARVALID <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_AWVALID_assign_proc : process(ap_CS_fsm_state4, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWVALID, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_AWVALID <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_AWVALID;
        else 
            gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_BREADY_assign_proc : process(ap_CS_fsm_state4, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_BREADY, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_BREADY <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_BREADY;
        else 
            gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(ap_CS_fsm_state4, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_RREADY, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_RREADY <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_WVALID_assign_proc : process(ap_CS_fsm_state4, grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WVALID, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            gmem0_WVALID <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_m_axi_gmem0_WVALID;
        else 
            gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start <= grp_FFT_Pipeline_VITIS_LOOP_972_3_fu_180_ap_start_reg;
    ht_fu_260_p4 <= t_fu_102(62 downto 1);
    i1_1_fu_307_p2 <= std_logic_vector(unsigned(i1_reg_169) + unsigned(ap_const_lv63_1));
    icmp_ln956_fu_248_p2 <= "1" when (unsigned(u_fu_106) < unsigned(logn_read_reg_402)) else "0";
    icmp_ln962_fu_302_p2 <= "1" when (i1_reg_169 = trunc_ln2_reg_439) else "0";
    j1_fu_346_p2 <= std_logic_vector(unsigned(zext_ln956_reg_423) + unsigned(j1_2_reg_157));
    m_1_fu_361_p2 <= std_logic_vector(shift_left(unsigned(m_fu_98),to_integer(unsigned('0' & ap_const_lv64_1(31-1 downto 0)))));
    n_fu_204_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_1),to_integer(unsigned('0' & zext_ln952_fu_200_p1(31-1 downto 0)))));
    or_ln969_fu_335_p2 <= (shl_ln_fu_322_p3 or ap_const_lv11_1);
    shl_ln_fu_322_p3 <= (add_ln968_fu_317_p2 & ap_const_lv1_0);
    trunc_ln968_1_fu_313_p1 <= i1_reg_169(10 - 1 downto 0);
    trunc_ln968_fu_288_p1 <= m_fu_98(10 - 1 downto 0);
    u_3_fu_356_p2 <= std_logic_vector(unsigned(u_fu_106) + unsigned(ap_const_lv32_1));
    zext_ln952_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn),64));
    zext_ln956_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_102),64));
    zext_ln958_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_260_p4),64));
    zext_ln960_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_260_p4),63));
    zext_ln968_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_322_p3),64));
    zext_ln969_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln969_fu_335_p2),64));
end behav;
