read_verilog dom_and.v;
hierarchy -check -top dom_and;
proc;
flatten;
opt;
memory;
opt;
techmap -map +/simcells.v;
opt;
write_rtlil dom_and4.il

