

================================================================
== Vitis HLS Report for 'spmv_result_drain'
================================================================
* Date:           Tue Dec  3 11:23:17 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        spmv_result_drain
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- result_drain_main_loop  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      355|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     -|     1032|     1286|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      282|    -|
|Register             |        -|     -|     2384|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|     3416|     2339|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+------+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------+----------------+---------+----+-----+------+-----+
    |control_s_axi_U   |control_s_axi   |        0|   0|  151|   234|    0|
    |spmv_vin_m_axi_U  |spmv_vin_m_axi  |       16|   0|  881|  1052|    0|
    +------------------+----------------+---------+----+-----+------+-----+
    |Total             |                |       16|   0| 1032|  1286|    0|
    +------------------+----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |abs_pkt_idx_fu_631_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln112_fu_654_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln33_1_fu_405_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln33_2_fu_507_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln33_fu_617_p2                    |         +|   0|  0|  12|           4|           1|
    |grp_fu_284_p2                         |         +|   0|  0|  15|           8|           1|
    |write_counter_1_fu_636_p2             |         +|   0|  0|  39|          32|           1|
    |ap_block_state3_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state72_pp0_stage0_iter70    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1455                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1464                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1842                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1844                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_260                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op116_read_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_read_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op189_read_state2        |       and|   0|  0|   2|           1|           1|
    |do_write_2_fu_607_p2                  |      icmp|   0|  0|   8|           2|           3|
    |do_write_4_fu_395_p2                  |      icmp|   0|  0|   8|           2|           3|
    |do_write_fu_497_p2                    |      icmp|   0|  0|   8|           2|           3|
    |grp_fu_272_p2                         |      icmp|   0|  0|  10|           6|           1|
    |grp_fu_290_p2                         |      icmp|   0|  0|   8|           3|           2|
    |grp_fu_304_p2                         |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln1064_1_fu_383_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_2_fu_485_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_fu_595_p2                 |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1068_1_fu_389_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1068_2_fu_491_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1068_fu_601_p2                 |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln44_fu_573_p2                   |      icmp|   0|  0|   9|           5|           1|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0      |        or|   0|  0|   2|           1|           1|
    |ap_condition_1877                     |        or|   0|  0|   2|           1|           1|
    |ap_condition_1883                     |        or|   0|  0|   2|           1|           1|
    |ap_condition_1891                     |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op243_writereq_state3    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op244_write_state4       |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op312_writeresp_state72  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran72to73_state2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_579_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_367_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln82_fu_469_p2                     |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 355|         207|         152|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+------+-----------+
    |                       Name                      | LUT| Input Size| Bits | Total Bits|
    +-------------------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                                        |  20|          4|     1|          4|
    |ap_done                                          |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter70                         |   9|          2|     1|          2|
    |ap_phi_mux_and_reduce_i14_phi_fu_207_p6          |  14|          3|     1|          3|
    |ap_phi_mux_counter_413_phi_fu_219_p6             |  20|          4|     4|         16|
    |ap_phi_mux_exit_phi_fu_230_p14                   |  20|          4|     1|          4|
    |ap_phi_reg_pp0_iter1_pkt_0_410_in_in_in_reg_248  |  20|          4|  1024|       4096|
    |ap_sig_allocacmp_p_what2_load_5                  |   9|          2|     3|          6|
    |ap_sig_allocacmp_p_what2_load_7                  |   9|          2|     3|          6|
    |ap_sig_allocacmp_p_what2_load_8                  |   9|          2|     3|          6|
    |counter_fu_154                                   |  14|          3|     8|         24|
    |current_input_fu_150                             |  26|          5|     2|         10|
    |from_SLR0_TDATA_blk_n                            |   9|          2|     1|          2|
    |from_SLR1_TDATA_blk_n                            |   9|          2|     1|          2|
    |from_SLR2_TDATA_blk_n                            |   9|          2|     1|          2|
    |grp_load_fu_301_p1                               |  20|          4|     3|         12|
    |p_what2_s_fu_142                                 |  20|          4|     3|         12|
    |spmv_vin_blk_n_AW                                |   9|          2|     1|          2|
    |spmv_vin_blk_n_B                                 |   9|          2|     1|          2|
    |spmv_vin_blk_n_W                                 |   9|          2|     1|          2|
    |write_counter_fu_146                             |   9|          2|    32|         64|
    +-------------------------------------------------+----+-----------+------+-----------+
    |Total                                            | 282|         59|  1096|       4279|
    +-------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------+------+----+------+-----------+
    |                       Name                      |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                        |     3|   0|     3|          0|
    |ap_done_reg                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter27                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter28                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter29                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter30                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter31                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter32                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter33                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter34                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter35                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter36                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter37                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter38                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter39                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter40                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter41                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter42                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter43                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter44                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter45                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter46                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter47                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter48                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter49                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter50                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter51                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter52                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter53                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter54                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter55                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter56                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter57                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter58                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter59                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter60                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter61                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter62                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter63                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter64                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter65                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter66                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter67                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter68                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter69                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter70                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9                          |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_pkt_0_410_in_in_in_reg_248  |  1024|   0|  1024|          0|
    |ap_rst_n_inv                                     |     1|   0|     1|          0|
    |ap_rst_reg_1                                     |     1|   0|     1|          0|
    |ap_rst_reg_2                                     |     1|   0|     1|          0|
    |counter_fu_154                                   |     8|   0|     8|          0|
    |current_input_fu_150                             |     2|   0|     8|          6|
    |current_input_load_reg_804                       |     2|   0|     8|          6|
    |do_write_2_reg_867                               |     1|   0|     1|          0|
    |do_write_4_reg_825                               |     1|   0|     1|          0|
    |do_write_reg_846                                 |     1|   0|     1|          0|
    |icmp_ln1064_1_reg_817                            |     1|   0|     1|          0|
    |icmp_ln1064_2_reg_838                            |     1|   0|     1|          0|
    |icmp_ln1064_reg_859                              |     1|   0|     1|          0|
    |icmp_ln1068_1_reg_821                            |     1|   0|     1|          0|
    |icmp_ln1068_2_reg_842                            |     1|   0|     1|          0|
    |icmp_ln1068_reg_863                              |     1|   0|     1|          0|
    |or_ln112_6_reg_876                               |   256|   0|   256|          0|
    |or_ln44_reg_850                                  |     1|   0|     1|          0|
    |or_ln63_reg_808                                  |     1|   0|     1|          0|
    |or_ln82_reg_829                                  |     1|   0|     1|          0|
    |p_what2_s_fu_142                                 |     3|   0|     3|          0|
    |packed_dense_result_read_reg_794                 |    64|   0|    64|          0|
    |trunc_ln4_reg_871                                |    59|   0|    59|          0|
    |write_counter_fu_146                             |    32|   0|    32|          0|
    |zext_ln36_reg_799                                |    12|   0|    32|         20|
    |current_input_load_reg_804                       |    64|  32|     8|          6|
    |do_write_2_reg_867                               |    64|  32|     1|          0|
    |do_write_4_reg_825                               |    64|  32|     1|          0|
    |do_write_reg_846                                 |    64|  32|     1|          0|
    |icmp_ln1064_1_reg_817                            |    64|  32|     1|          0|
    |icmp_ln1064_2_reg_838                            |    64|  32|     1|          0|
    |icmp_ln1064_reg_859                              |    64|  32|     1|          0|
    |icmp_ln1068_1_reg_821                            |    64|  32|     1|          0|
    |icmp_ln1068_2_reg_842                            |    64|  32|     1|          0|
    |icmp_ln1068_reg_863                              |    64|  32|     1|          0|
    |or_ln44_reg_850                                  |    64|  32|     1|          0|
    |or_ln63_reg_808                                  |    64|  32|     1|          0|
    |or_ln82_reg_829                                  |    64|  32|     1|          0|
    +-------------------------------------------------+------+----+------+-----------+
    |Total                                            |  2384| 416|  1604|         38|
    +-------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+---------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits |    Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+------+---------------+-------------------+--------------+
|s_axi_control_AWVALID    |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY    |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR     |   in|     6|          s_axi|            control|        scalar|
|s_axi_control_WVALID     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_WREADY     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_WDATA      |   in|    32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB      |   in|     4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID    |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY    |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR     |   in|     6|          s_axi|            control|        scalar|
|s_axi_control_RVALID     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_RREADY     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_RDATA      |  out|    32|          s_axi|            control|        scalar|
|s_axi_control_RRESP      |  out|     2|          s_axi|            control|        scalar|
|s_axi_control_BVALID     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_BREADY     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_BRESP      |  out|     2|          s_axi|            control|        scalar|
|ap_local_block           |  out|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|ap_clk                   |   in|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|ap_rst_n                 |   in|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|interrupt                |  out|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|m_axi_spmv_vin_AWVALID   |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWREADY   |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWADDR    |  out|    64|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWID      |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWLEN     |  out|     8|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWSIZE    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWBURST   |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWLOCK    |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWCACHE   |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWPROT    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWQOS     |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWREGION  |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWUSER    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WVALID    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WREADY    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WDATA     |  out|   256|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WSTRB     |  out|    32|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WLAST     |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WID       |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WUSER     |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARVALID   |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARREADY   |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARADDR    |  out|    64|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARID      |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARLEN     |  out|     8|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARSIZE    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARBURST   |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARLOCK    |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARCACHE   |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARPROT    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARQOS     |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARREGION  |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARUSER    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RVALID    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RREADY    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RDATA     |   in|   256|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RLAST     |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RID       |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RUSER     |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RRESP     |   in|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BVALID    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BREADY    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BRESP     |   in|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BID       |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BUSER     |   in|     1|          m_axi|           spmv_vin|       pointer|
|from_SLR0_TDATA          |   in|  1024|           axis|          from_SLR0|       pointer|
|from_SLR0_TVALID         |   in|     1|           axis|          from_SLR0|       pointer|
|from_SLR0_TREADY         |  out|     1|           axis|          from_SLR0|       pointer|
|from_SLR1_TDATA          |   in|  1024|           axis|          from_SLR1|       pointer|
|from_SLR1_TVALID         |   in|     1|           axis|          from_SLR1|       pointer|
|from_SLR1_TREADY         |  out|     1|           axis|          from_SLR1|       pointer|
|from_SLR2_TDATA          |   in|  1024|           axis|          from_SLR2|       pointer|
|from_SLR2_TVALID         |   in|     1|           axis|          from_SLR2|       pointer|
|from_SLR2_TREADY         |  out|     1|           axis|          from_SLR2|       pointer|
+-------------------------+-----+------+---------------+-------------------+--------------+

