# CODTECH-internship-Task-2 FSM
**Name:** Madhura Mahesh Pawar
**Company name:** CODTECH IT SOLUTIONS PVT.LTD
**ID:** CT08FEE
**Domain:** VLSI(Very Large Scale Integration)
**Duration:** December-2024 to January-2025
**Mentor:** CODTECH VLSI Mentor

### Project: Finite State Machine(FSM) Design.


## Objective: Design FSMs using Verilog or VHDL in the VLSI software environment.Write testbenches to test different states and transitions of the FSM. Simulate the FSM behavior and verify its  correctness.


## Key Activities
- **View simulation results**
- **Simulate verilog designs**
- **Correct Analysis**
- **Testbenchs**

### Technologies used
- **Verilog,VHDL**



