// Seed: 948315811
module module_0 (
    input wand id_0
);
  logic id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input uwire id_12
);
  always begin : LABEL_0
    assign id_8 = -1 == id_4;
  end
  assign id_3 = id_5;
  module_0 modCall_1 (id_11);
endmodule
