ARM GAS  /tmp/ccYwGe2B.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bluenrg_hal_aci.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.aci_hal_get_fw_build_number,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	aci_hal_get_fw_build_number
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	aci_hal_get_fw_build_number:
  28              	.LVL0:
  29              	.LFB130:
  30              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c"
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** /******************** (C) COPYRIGHT 2013 STMicroelectronics ********************
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * File Name          : bluenrg_hci.c
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * Author             : AMS - HEA&RF BU
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * Version            : V1.0.0
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * Date               : 4-Oct-2013
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * Description        : File with HCI commands for BlueNRG FW6.0 and above.
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** ********************************************************************************
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** *******************************************************************************/
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_types.h"
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_def.h"
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "hci_const.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_aci_const.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_hal_aci.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_gatt_server.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #include "bluenrg_gap.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_fw_build_number(uint16_t *build_number)
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
ARM GAS  /tmp/ccYwGe2B.s 			page 2


  31              		.loc 1 28 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 32
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
  35              		.loc 1 29 3 view .LVU1
  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_fw_build_number_rp rp;
  36              		.loc 1 30 3 view .LVU2
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  37              		.loc 1 32 3 view .LVU3
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
  38              		.loc 1 28 1 is_stmt 0 view .LVU4
  39 0000 30B5     		push	{r4, r5, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 12
  42              		.cfi_offset 4, -12
  43              		.cfi_offset 5, -8
  44              		.cfi_offset 14, -4
  45 0002 89B0     		sub	sp, sp, #36
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 48
  48              		.loc 1 32 3 view .LVU5
  49 0004 0021     		movs	r1, #0
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_FW_BUILD_NUMBER;
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
  50              		.loc 1 35 13 view .LVU6
  51 0006 01AA     		add	r2, sp, #4
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
  52              		.loc 1 36 11 view .LVU7
  53 0008 0323     		movs	r3, #3
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  54              		.loc 1 33 10 view .LVU8
  55 000a 3F25     		movs	r5, #63
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
  56              		.loc 1 28 1 view .LVU9
  57 000c 0446     		mov	r4, r0
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  58              		.loc 1 38 7 view .LVU10
  59 000e 02A8     		add	r0, sp, #8
  60              	.LVL1:
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  61              		.loc 1 32 3 view .LVU11
  62 0010 CDE90311 		strd	r1, r1, [sp, #12]
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
  63              		.loc 1 36 11 view .LVU12
  64 0014 CDE90623 		strd	r2, r3, [sp, #24]
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  65              		.loc 1 32 3 view .LVU13
  66 0018 0591     		str	r1, [sp, #20]
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_FW_BUILD_NUMBER;
  67              		.loc 1 33 3 is_stmt 1 view .LVU14
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
  68              		.loc 1 34 3 view .LVU15
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_FW_BUILD_NUMBER;
ARM GAS  /tmp/ccYwGe2B.s 			page 3


  69              		.loc 1 33 10 is_stmt 0 view .LVU16
  70 001a 0295     		str	r5, [sp, #8]
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
  71              		.loc 1 35 3 is_stmt 1 view .LVU17
  72              		.loc 1 38 3 view .LVU18
  73              		.loc 1 38 7 is_stmt 0 view .LVU19
  74 001c FFF7FEFF 		bl	hci_send_req
  75              	.LVL2:
  76              		.loc 1 38 6 view .LVU20
  77 0020 0028     		cmp	r0, #0
  78 0022 08DB     		blt	.L3
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
  79              		.loc 1 41 3 is_stmt 1 view .LVU21
  80              		.loc 1 41 8 is_stmt 0 view .LVU22
  81 0024 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
  82              		.loc 1 41 5 view .LVU23
  83 0028 18B9     		cbnz	r0, .L2
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *build_number = rp.build_number;
  84              		.loc 1 44 3 is_stmt 1 view .LVU24
  85              		.loc 1 44 21 is_stmt 0 view .LVU25
  86 002a 019B     		ldr	r3, [sp, #4]
  87 002c C3F30F23 		ubfx	r3, r3, #8, #16
  88              		.loc 1 44 17 view .LVU26
  89 0030 2380     		strh	r3, [r4]	@ movhi
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
  90              		.loc 1 46 3 is_stmt 1 view .LVU27
  91              	.L2:
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
  92              		.loc 1 47 1 is_stmt 0 view .LVU28
  93 0032 09B0     		add	sp, sp, #36
  94              	.LCFI2:
  95              		.cfi_remember_state
  96              		.cfi_def_cfa_offset 12
  97              		@ sp needed
  98 0034 30BD     		pop	{r4, r5, pc}
  99              	.LVL3:
 100              	.L3:
 101              	.LCFI3:
 102              		.cfi_restore_state
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 103              		.loc 1 39 12 view .LVU29
 104 0036 FF20     		movs	r0, #255
 105              		.loc 1 47 1 view .LVU30
 106 0038 09B0     		add	sp, sp, #36
 107              	.LCFI4:
 108              		.cfi_def_cfa_offset 12
 109              		@ sp needed
 110 003a 30BD     		pop	{r4, r5, pc}
 111              		.loc 1 47 1 view .LVU31
 112              		.cfi_endproc
 113              	.LFE130:
 115              		.section	.text.aci_hal_write_config_data,"ax",%progbits
ARM GAS  /tmp/ccYwGe2B.s 			page 4


 116              		.align	1
 117              		.p2align 2,,3
 118              		.global	aci_hal_write_config_data
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	aci_hal_write_config_data:
 125              	.LVL4:
 126              	.LFB131:
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_write_config_data(uint8_t offset, 
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****                                     uint8_t len,
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****                                     const uint8_t *val)
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 127              		.loc 1 52 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 160
 130              		@ frame_needed = 0, uses_anonymous_args = 0
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 131              		.loc 1 53 3 view .LVU33
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 132              		.loc 1 54 3 view .LVU34
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
 133              		.loc 1 55 3 view .LVU35
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t indx = 0;
 134              		.loc 1 56 3 view .LVU36
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 135              		.loc 1 58 3 view .LVU37
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 136              		.loc 1 52 1 is_stmt 0 view .LVU38
 137 0000 70B5     		push	{r4, r5, r6, lr}
 138              	.LCFI5:
 139              		.cfi_def_cfa_offset 16
 140              		.cfi_offset 4, -16
 141              		.cfi_offset 5, -12
 142              		.cfi_offset 6, -8
 143              		.cfi_offset 14, -4
 144              		.loc 1 58 6 view .LVU39
 145 0002 7E29     		cmp	r1, #126
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 146              		.loc 1 52 1 view .LVU40
 147 0004 A8B0     		sub	sp, sp, #160
 148              	.LCFI6:
 149              		.cfi_def_cfa_offset 176
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 150              		.loc 1 52 1 view .LVU41
 151 0006 0C46     		mov	r4, r1
 152              		.loc 1 58 6 view .LVU42
 153 0008 21D8     		bhi	.L8
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   buffer[indx] = offset;
 154              		.loc 1 61 3 is_stmt 1 view .LVU43
 155 000a 0346     		mov	r3, r0
 156 000c 1146     		mov	r1, r2
ARM GAS  /tmp/ccYwGe2B.s 			page 5


 157              	.LVL5:
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   buffer[indx] = len;
 158              		.loc 1 64 16 is_stmt 0 view .LVU44
 159 000e 8DF82140 		strb	r4, [sp, #33]
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****         
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(buffer + indx, val, len);
 160              		.loc 1 67 3 view .LVU45
 161 0012 2246     		mov	r2, r4
 162              	.LVL6:
 163              		.loc 1 67 3 view .LVU46
 164 0014 0DF12200 		add	r0, sp, #34
 165              	.LVL7:
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx +=  len;
 166              		.loc 1 68 8 view .LVU47
 167 0018 0234     		adds	r4, r4, #2
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
 168              		.loc 1 61 16 view .LVU48
 169 001a 8DF82030 		strb	r3, [sp, #32]
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 170              		.loc 1 62 3 is_stmt 1 view .LVU49
 171              	.LVL8:
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx++;
 172              		.loc 1 64 3 view .LVU50
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****         
 173              		.loc 1 65 3 view .LVU51
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx +=  len;
 174              		.loc 1 67 3 view .LVU52
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 175              		.loc 1 71 10 is_stmt 0 view .LVU53
 176 001e 0F4D     		ldr	r5, .L11
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx +=  len;
 177              		.loc 1 67 3 view .LVU54
 178 0020 FFF7FEFF 		bl	memcpy
 179              	.LVL9:
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 180              		.loc 1 68 3 is_stmt 1 view .LVU55
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 181              		.loc 1 70 3 view .LVU56
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = (void *)buffer;
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = indx;
 182              		.loc 1 74 11 is_stmt 0 view .LVU57
 183 0024 E4B2     		uxtb	r4, r4
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 184              		.loc 1 70 3 view .LVU58
 185 0026 0021     		movs	r1, #0
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 186              		.loc 1 75 13 view .LVU59
 187 0028 0DF10702 		add	r2, sp, #7
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 188              		.loc 1 76 11 view .LVU60
 189 002c 0123     		movs	r3, #1
ARM GAS  /tmp/ccYwGe2B.s 			page 6


  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   indx +=  len;
 190              		.loc 1 67 3 view .LVU61
 191 002e 08AE     		add	r6, sp, #32
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 192              		.loc 1 78 7 view .LVU62
 193 0030 02A8     		add	r0, sp, #8
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 194              		.loc 1 76 11 view .LVU63
 195 0032 CDE90623 		strd	r2, r3, [sp, #24]
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 196              		.loc 1 74 11 view .LVU64
 197 0036 0594     		str	r4, [sp, #20]
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 198              		.loc 1 70 3 view .LVU65
 199 0038 0391     		str	r1, [sp, #12]
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 200              		.loc 1 71 3 is_stmt 1 view .LVU66
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = (void *)buffer;
 201              		.loc 1 72 3 view .LVU67
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = indx;
 202              		.loc 1 73 13 is_stmt 0 view .LVU68
 203 003a 0496     		str	r6, [sp, #16]
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 204              		.loc 1 71 10 view .LVU69
 205 003c 0295     		str	r5, [sp, #8]
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = indx;
 206              		.loc 1 73 3 is_stmt 1 view .LVU70
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 207              		.loc 1 74 3 view .LVU71
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 208              		.loc 1 75 3 view .LVU72
 209              		.loc 1 78 3 view .LVU73
 210              		.loc 1 78 7 is_stmt 0 view .LVU74
 211 003e FFF7FEFF 		bl	hci_send_req
 212              	.LVL10:
 213              		.loc 1 78 6 view .LVU75
 214 0042 0028     		cmp	r0, #0
 215 0044 06DB     		blt	.L9
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 216              		.loc 1 81 3 is_stmt 1 view .LVU76
 217              		.loc 1 81 10 is_stmt 0 view .LVU77
 218 0046 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 219              		.loc 1 82 1 view .LVU78
 220 004a 28B0     		add	sp, sp, #160
 221              	.LCFI7:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 16
 224              		@ sp needed
 225 004c 70BD     		pop	{r4, r5, r6, pc}
 226              	.LVL11:
 227              	.L8:
 228              	.LCFI8:
 229              		.cfi_restore_state
ARM GAS  /tmp/ccYwGe2B.s 			page 7


  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 230              		.loc 1 59 12 view .LVU79
 231 004e 4220     		movs	r0, #66
 232              	.LVL12:
 233              		.loc 1 82 1 view .LVU80
 234 0050 28B0     		add	sp, sp, #160
 235              	.LCFI9:
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 16
 238              		@ sp needed
 239 0052 70BD     		pop	{r4, r5, r6, pc}
 240              	.LVL13:
 241              	.L9:
 242              	.LCFI10:
 243              		.cfi_restore_state
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 244              		.loc 1 79 12 view .LVU81
 245 0054 FF20     		movs	r0, #255
 246              		.loc 1 82 1 view .LVU82
 247 0056 28B0     		add	sp, sp, #160
 248              	.LCFI11:
 249              		.cfi_def_cfa_offset 16
 250              		@ sp needed
 251 0058 70BD     		pop	{r4, r5, r6, pc}
 252              	.L12:
 253 005a 00BF     		.align	2
 254              	.L11:
 255 005c 3F000C00 		.word	786495
 256              		.cfi_endproc
 257              	.LFE131:
 259              		.section	.text.aci_hal_read_config_data,"ax",%progbits
 260              		.align	1
 261              		.p2align 2,,3
 262              		.global	aci_hal_read_config_data
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu fpv4-sp-d16
 268              	aci_hal_read_config_data:
 269              	.LVL14:
 270              	.LFB132:
  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uin
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 271              		.loc 1 85 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 160
 274              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 275              		.loc 1 86 3 view .LVU84
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_read_config_data_cp cp;
 276              		.loc 1 87 3 view .LVU85
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_read_config_data_rp rp;
 277              		.loc 1 88 3 view .LVU86
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.offset = offset;
 278              		.loc 1 90 3 view .LVU87
ARM GAS  /tmp/ccYwGe2B.s 			page 8


  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 279              		.loc 1 85 1 is_stmt 0 view .LVU88
 280 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 281              	.LCFI12:
 282              		.cfi_def_cfa_offset 24
 283              		.cfi_offset 4, -24
 284              		.cfi_offset 5, -20
 285              		.cfi_offset 6, -16
 286              		.cfi_offset 7, -12
 287              		.cfi_offset 8, -8
 288              		.cfi_offset 14, -4
 289 0004 A8B0     		sub	sp, sp, #160
 290              	.LCFI13:
 291              		.cfi_def_cfa_offset 184
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 292              		.loc 1 92 3 view .LVU89
 293 0006 0024     		movs	r4, #0
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 294              		.loc 1 90 13 view .LVU90
 295 0008 8DF80400 		strb	r0, [sp, #4]
 296              		.loc 1 92 3 is_stmt 1 view .LVU91
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 297              		.loc 1 85 1 is_stmt 0 view .LVU92
 298 000c 1F46     		mov	r7, r3
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_READ_CONFIG_DATA;
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 299              		.loc 1 95 13 view .LVU93
 300 000e 01A8     		add	r0, sp, #4
 301              	.LVL15:
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = sizeof(cp);
 302              		.loc 1 96 11 view .LVU94
 303 0010 0123     		movs	r3, #1
 304              	.LVL16:
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 305              		.loc 1 93 10 view .LVU95
 306 0012 DFF85CC0 		ldr	ip, .L19
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = sizeof(cp);
 307              		.loc 1 95 13 view .LVU96
 308 0016 0490     		str	r0, [sp, #16]
 309              		.loc 1 96 11 view .LVU97
 310 0018 0593     		str	r3, [sp, #20]
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 311              		.loc 1 85 1 view .LVU98
 312 001a 0D46     		mov	r5, r1
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 313              		.loc 1 98 11 view .LVU99
 314 001c 8023     		movs	r3, #128
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 315              		.loc 1 100 7 view .LVU100
 316 001e 2146     		mov	r1, r4
 317              	.LVL17:
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 318              		.loc 1 85 1 view .LVU101
ARM GAS  /tmp/ccYwGe2B.s 			page 9


 319 0020 1646     		mov	r6, r2
 320              		.loc 1 100 7 view .LVU102
 321 0022 02A8     		add	r0, sp, #8
 322              	.LVL18:
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 323              		.loc 1 97 13 view .LVU103
 324 0024 08AA     		add	r2, sp, #32
 325              	.LVL19:
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 326              		.loc 1 92 3 view .LVU104
 327 0026 0394     		str	r4, [sp, #12]
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 328              		.loc 1 93 3 is_stmt 1 view .LVU105
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 329              		.loc 1 94 3 view .LVU106
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 330              		.loc 1 93 10 is_stmt 0 view .LVU107
 331 0028 CDF808C0 		str	ip, [sp, #8]
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = sizeof(cp);
 332              		.loc 1 95 3 is_stmt 1 view .LVU108
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 333              		.loc 1 96 3 view .LVU109
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 334              		.loc 1 97 3 view .LVU110
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 335              		.loc 1 97 13 is_stmt 0 view .LVU111
 336 002c 0692     		str	r2, [sp, #24]
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 337              		.loc 1 98 3 is_stmt 1 view .LVU112
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 338              		.loc 1 98 11 is_stmt 0 view .LVU113
 339 002e 0793     		str	r3, [sp, #28]
 340              		.loc 1 100 3 is_stmt 1 view .LVU114
 341              		.loc 1 100 7 is_stmt 0 view .LVU115
 342 0030 FFF7FEFF 		bl	hci_send_req
 343              	.LVL20:
 344              		.loc 1 100 6 view .LVU116
 345 0034 A042     		cmp	r0, r4
 346 0036 14DB     		blt	.L17
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 347              		.loc 1 103 3 is_stmt 1 view .LVU117
 348              		.loc 1 103 8 is_stmt 0 view .LVU118
 349 0038 9DF82080 		ldrb	r8, [sp, #32]	@ zero_extendqisi2
 350              		.loc 1 103 5 view .LVU119
 351 003c B8F1000F 		cmp	r8, #0
 352 0040 0BD1     		bne	.L14
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *data_len_out_p = rq.rlen-1;
 353              		.loc 1 106 3 is_stmt 1 view .LVU120
 354              		.loc 1 106 28 is_stmt 0 view .LVU121
 355 0042 079C     		ldr	r4, [sp, #28]
 356 0044 013C     		subs	r4, r4, #1
 357 0046 E2B2     		uxtb	r2, r4
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
ARM GAS  /tmp/ccYwGe2B.s 			page 10


 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 358              		.loc 1 108 3 view .LVU122
 359 0048 AA42     		cmp	r2, r5
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 360              		.loc 1 106 19 view .LVU123
 361 004a 3270     		strb	r2, [r6]
 362              		.loc 1 108 3 is_stmt 1 view .LVU124
 363 004c 3846     		mov	r0, r7
 364 004e 28BF     		it	cs
 365 0050 2A46     		movcs	r2, r5
 366 0052 0DF12101 		add	r1, sp, #33
 367 0056 FFF7FEFF 		bl	memcpy
 368              	.LVL21:
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 369              		.loc 1 110 3 view .LVU125
 370              	.L14:
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 371              		.loc 1 111 1 is_stmt 0 view .LVU126
 372 005a 4046     		mov	r0, r8
 373 005c 28B0     		add	sp, sp, #160
 374              	.LCFI14:
 375              		.cfi_remember_state
 376              		.cfi_def_cfa_offset 24
 377              		@ sp needed
 378 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 379              	.LVL22:
 380              	.L17:
 381              	.LCFI15:
 382              		.cfi_restore_state
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 383              		.loc 1 101 12 view .LVU127
 384 0062 4FF0FF08 		mov	r8, #255
 385              		.loc 1 111 1 view .LVU128
 386 0066 4046     		mov	r0, r8
 387 0068 28B0     		add	sp, sp, #160
 388              	.LCFI16:
 389              		.cfi_def_cfa_offset 24
 390              		@ sp needed
 391 006a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 392              	.LVL23:
 393              	.L20:
 394              		.loc 1 111 1 view .LVU129
 395 006e 00BF     		.align	2
 396              	.L19:
 397 0070 3F000D00 		.word	852031
 398              		.cfi_endproc
 399              	.LFE132:
 401              		.section	.text.aci_hal_set_tx_power_level,"ax",%progbits
 402              		.align	1
 403              		.p2align 2,,3
 404              		.global	aci_hal_set_tx_power_level
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	aci_hal_set_tx_power_level:
ARM GAS  /tmp/ccYwGe2B.s 			page 11


 411              	.LVL24:
 412              	.LFB133:
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 413              		.loc 1 114 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 32
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 417              		.loc 1 115 3 view .LVU131
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_set_tx_power_level_cp cp;    
 418              		.loc 1 116 3 view .LVU132
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 419              		.loc 1 117 3 view .LVU133
 118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.en_high_power = en_high_power;
 420              		.loc 1 119 3 view .LVU134
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 421              		.loc 1 114 1 is_stmt 0 view .LVU135
 422 0000 70B5     		push	{r4, r5, r6, lr}
 423              	.LCFI17:
 424              		.cfi_def_cfa_offset 16
 425              		.cfi_offset 4, -16
 426              		.cfi_offset 5, -12
 427              		.cfi_offset 6, -8
 428              		.cfi_offset 14, -4
 429 0002 88B0     		sub	sp, sp, #32
 430              	.LCFI18:
 431              		.cfi_def_cfa_offset 48
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.pa_level = pa_level;
 121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 432              		.loc 1 122 3 view .LVU136
 433 0004 0023     		movs	r3, #0
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 434              		.loc 1 114 1 view .LVU137
 435 0006 0A46     		mov	r2, r1
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.pa_level = pa_level;
 436              		.loc 1 119 20 view .LVU138
 437 0008 8DF80400 		strb	r0, [sp, #4]
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.pa_level = pa_level;
 438              		.loc 1 120 3 is_stmt 1 view .LVU139
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 439              		.loc 1 130 7 is_stmt 0 view .LVU140
 440 000c 1946     		mov	r1, r3
 441              	.LVL25:
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 442              		.loc 1 120 15 view .LVU141
 443 000e 8DF80520 		strb	r2, [sp, #5]
ARM GAS  /tmp/ccYwGe2B.s 			page 12


 122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 444              		.loc 1 122 3 is_stmt 1 view .LVU142
 445 0012 0393     		str	r3, [sp, #12]
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 446              		.loc 1 123 3 view .LVU143
 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 447              		.loc 1 124 3 view .LVU144
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 448              		.loc 1 127 13 is_stmt 0 view .LVU145
 449 0014 0DF10302 		add	r2, sp, #3
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 450              		.loc 1 128 11 view .LVU146
 451 0018 0123     		movs	r3, #1
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 452              		.loc 1 123 10 view .LVU147
 453 001a 094E     		ldr	r6, .L25
 454 001c 0296     		str	r6, [sp, #8]
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 455              		.loc 1 125 3 is_stmt 1 view .LVU148
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 456              		.loc 1 125 13 is_stmt 0 view .LVU149
 457 001e 01AD     		add	r5, sp, #4
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 458              		.loc 1 126 11 view .LVU150
 459 0020 0224     		movs	r4, #2
 460              		.loc 1 130 7 view .LVU151
 461 0022 02A8     		add	r0, sp, #8
 462              	.LVL26:
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 463              		.loc 1 126 11 view .LVU152
 464 0024 CDE90454 		strd	r5, r4, [sp, #16]
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 465              		.loc 1 127 3 is_stmt 1 view .LVU153
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 466              		.loc 1 128 11 is_stmt 0 view .LVU154
 467 0028 CDE90623 		strd	r2, r3, [sp, #24]
 468              		.loc 1 130 3 is_stmt 1 view .LVU155
 469              		.loc 1 130 7 is_stmt 0 view .LVU156
 470 002c FFF7FEFF 		bl	hci_send_req
 471              	.LVL27:
 472              		.loc 1 130 6 view .LVU157
 473 0030 0028     		cmp	r0, #0
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 474              		.loc 1 133 3 is_stmt 1 view .LVU158
 475              		.loc 1 133 10 is_stmt 0 view .LVU159
 476 0032 ACBF     		ite	ge
 477 0034 9DF80300 		ldrbge	r0, [sp, #3]	@ zero_extendqisi2
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 478              		.loc 1 131 12 view .LVU160
 479 0038 FF20     		movlt	r0, #255
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 480              		.loc 1 134 1 view .LVU161
 481 003a 08B0     		add	sp, sp, #32
 482              	.LCFI19:
 483              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccYwGe2B.s 			page 13


 484              		@ sp needed
 485 003c 70BD     		pop	{r4, r5, r6, pc}
 486              	.L26:
 487 003e 00BF     		.align	2
 488              	.L25:
 489 0040 3F000F00 		.word	983103
 490              		.cfi_endproc
 491              	.LFE133:
 493              		.section	.text.aci_hal_le_tx_test_packet_number,"ax",%progbits
 494              		.align	1
 495              		.p2align 2,,3
 496              		.global	aci_hal_le_tx_test_packet_number
 497              		.syntax unified
 498              		.thumb
 499              		.thumb_func
 500              		.fpu fpv4-sp-d16
 502              	aci_hal_le_tx_test_packet_number:
 503              	.LVL28:
 504              	.LFB134:
 135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_le_tx_test_packet_number(uint32_t *number_of_packets)
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 505              		.loc 1 137 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 32
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 509              		.loc 1 138 3 view .LVU163
 139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_le_tx_test_packet_number_rp resp;
 510              		.loc 1 139 3 view .LVU164
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 511              		.loc 1 141 3 view .LVU165
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 512              		.loc 1 137 1 is_stmt 0 view .LVU166
 513 0000 10B5     		push	{r4, lr}
 514              	.LCFI20:
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 4, -8
 517              		.cfi_offset 14, -4
 518 0002 88B0     		sub	sp, sp, #32
 519              	.LCFI21:
 520              		.cfi_def_cfa_offset 40
 521              		.loc 1 141 3 view .LVU167
 522 0004 0021     		movs	r1, #0
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 523              		.loc 1 142 10 view .LVU168
 524 0006 0D4A     		ldr	r2, .L31
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 525              		.loc 1 141 3 view .LVU169
 526 0008 0491     		str	r1, [sp, #16]
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_LE_TX_TEST_PACKET_NUMBER;
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &resp;
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(resp);
 527              		.loc 1 145 11 view .LVU170
 528 000a 0523     		movs	r3, #5
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccYwGe2B.s 			page 14


 529              		.loc 1 137 1 view .LVU171
 530 000c 0446     		mov	r4, r0
 146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 531              		.loc 1 147 7 view .LVU172
 532 000e 02A8     		add	r0, sp, #8
 533              	.LVL29:
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 534              		.loc 1 141 3 view .LVU173
 535 0010 0391     		str	r1, [sp, #12]
 536 0012 0591     		str	r1, [sp, #20]
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_LE_TX_TEST_PACKET_NUMBER;
 537              		.loc 1 142 3 is_stmt 1 view .LVU174
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &resp;
 538              		.loc 1 143 3 view .LVU175
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_LE_TX_TEST_PACKET_NUMBER;
 539              		.loc 1 142 10 is_stmt 0 view .LVU176
 540 0014 0292     		str	r2, [sp, #8]
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(resp);
 541              		.loc 1 144 3 is_stmt 1 view .LVU177
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(resp);
 542              		.loc 1 144 13 is_stmt 0 view .LVU178
 543 0016 CDF818D0 		str	sp, [sp, #24]
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 544              		.loc 1 145 3 is_stmt 1 view .LVU179
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 545              		.loc 1 145 11 is_stmt 0 view .LVU180
 546 001a 0793     		str	r3, [sp, #28]
 547              		.loc 1 147 3 is_stmt 1 view .LVU181
 548              		.loc 1 147 7 is_stmt 0 view .LVU182
 549 001c FFF7FEFF 		bl	hci_send_req
 550              	.LVL30:
 551              		.loc 1 147 6 view .LVU183
 552 0020 0028     		cmp	r0, #0
 553 0022 07DB     		blt	.L29
 148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (resp.status) {
 554              		.loc 1 150 3 is_stmt 1 view .LVU184
 555              		.loc 1 150 11 is_stmt 0 view .LVU185
 556 0024 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 557              		.loc 1 150 6 view .LVU186
 558 0028 10B9     		cbnz	r0, .L28
 151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return resp.status;
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   }
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *number_of_packets = btohl(resp.number_of_packets);
 559              		.loc 1 154 3 is_stmt 1 view .LVU187
 560              		.loc 1 154 24 is_stmt 0 view .LVU188
 561 002a DDF80130 		ldr	r3, [sp, #1]	@ unaligned
 562              		.loc 1 154 22 view .LVU189
 563 002e 2360     		str	r3, [r4]
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 564              		.loc 1 156 3 is_stmt 1 view .LVU190
 565              	.L28:
 157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
ARM GAS  /tmp/ccYwGe2B.s 			page 15


 566              		.loc 1 157 1 is_stmt 0 view .LVU191
 567 0030 08B0     		add	sp, sp, #32
 568              	.LCFI22:
 569              		.cfi_remember_state
 570              		.cfi_def_cfa_offset 8
 571              		@ sp needed
 572 0032 10BD     		pop	{r4, pc}
 573              	.LVL31:
 574              	.L29:
 575              	.LCFI23:
 576              		.cfi_restore_state
 148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 577              		.loc 1 148 12 view .LVU192
 578 0034 FF20     		movs	r0, #255
 579              		.loc 1 157 1 view .LVU193
 580 0036 08B0     		add	sp, sp, #32
 581              	.LCFI24:
 582              		.cfi_def_cfa_offset 8
 583              		@ sp needed
 584 0038 10BD     		pop	{r4, pc}
 585              	.LVL32:
 586              	.L32:
 587              		.loc 1 157 1 view .LVU194
 588 003a 00BF     		.align	2
 589              	.L31:
 590 003c 3F001400 		.word	1310783
 591              		.cfi_endproc
 592              	.LFE134:
 594              		.section	.text.aci_hal_device_standby,"ax",%progbits
 595              		.align	1
 596              		.p2align 2,,3
 597              		.global	aci_hal_device_standby
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 601              		.fpu fpv4-sp-d16
 603              	aci_hal_device_standby:
 604              	.LFB135:
 158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_device_standby(void)
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 605              		.loc 1 160 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 32
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 609              		.loc 1 161 3 view .LVU196
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 610              		.loc 1 162 3 view .LVU197
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 611              		.loc 1 164 3 view .LVU198
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 612              		.loc 1 160 1 is_stmt 0 view .LVU199
 613 0000 10B5     		push	{r4, lr}
 614              	.LCFI25:
 615              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccYwGe2B.s 			page 16


 616              		.cfi_offset 4, -8
 617              		.cfi_offset 14, -4
 618 0002 88B0     		sub	sp, sp, #32
 619              	.LCFI26:
 620              		.cfi_def_cfa_offset 40
 621              		.loc 1 164 3 view .LVU200
 622 0004 0021     		movs	r1, #0
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_DEVICE_STANDBY;
 167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 623              		.loc 1 167 13 view .LVU201
 624 0006 0DF10702 		add	r2, sp, #7
 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 625              		.loc 1 168 11 view .LVU202
 626 000a 0123     		movs	r3, #1
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 627              		.loc 1 165 10 view .LVU203
 628 000c 084C     		ldr	r4, .L37
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 629              		.loc 1 164 3 view .LVU204
 630 000e 0491     		str	r1, [sp, #16]
 169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 631              		.loc 1 170 7 view .LVU205
 632 0010 02A8     		add	r0, sp, #8
 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 633              		.loc 1 168 11 view .LVU206
 634 0012 CDE90623 		strd	r2, r3, [sp, #24]
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 635              		.loc 1 164 3 view .LVU207
 636 0016 0391     		str	r1, [sp, #12]
 637 0018 0591     		str	r1, [sp, #20]
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_DEVICE_STANDBY;
 638              		.loc 1 165 3 is_stmt 1 view .LVU208
 166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 639              		.loc 1 166 3 view .LVU209
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_DEVICE_STANDBY;
 640              		.loc 1 165 10 is_stmt 0 view .LVU210
 641 001a 0294     		str	r4, [sp, #8]
 167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 642              		.loc 1 167 3 is_stmt 1 view .LVU211
 643              		.loc 1 170 3 view .LVU212
 644              		.loc 1 170 7 is_stmt 0 view .LVU213
 645 001c FFF7FEFF 		bl	hci_send_req
 646              	.LVL33:
 647              		.loc 1 170 6 view .LVU214
 648 0020 0028     		cmp	r0, #0
 171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 649              		.loc 1 173 3 is_stmt 1 view .LVU215
 650              		.loc 1 173 10 is_stmt 0 view .LVU216
 651 0022 ACBF     		ite	ge
 652 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 653              		.loc 1 171 12 view .LVU217
 654 0028 FF20     		movlt	r0, #255
ARM GAS  /tmp/ccYwGe2B.s 			page 17


 174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 655              		.loc 1 174 1 view .LVU218
 656 002a 08B0     		add	sp, sp, #32
 657              	.LCFI27:
 658              		.cfi_def_cfa_offset 8
 659              		@ sp needed
 660 002c 10BD     		pop	{r4, pc}
 661              	.L38:
 662 002e 00BF     		.align	2
 663              	.L37:
 664 0030 3F001300 		.word	1245247
 665              		.cfi_endproc
 666              	.LFE135:
 668              		.section	.text.aci_hal_tone_start,"ax",%progbits
 669              		.align	1
 670              		.p2align 2,,3
 671              		.global	aci_hal_tone_start
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	aci_hal_tone_start:
 678              	.LVL34:
 679              	.LFB136:
 175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_tone_start(uint8_t rf_channel)
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 680              		.loc 1 177 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 32
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 684              		.loc 1 178 3 view .LVU220
 179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_tone_start_cp cp;    
 685              		.loc 1 179 3 view .LVU221
 180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 686              		.loc 1 180 3 view .LVU222
 181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   cp.rf_channel = rf_channel;
 687              		.loc 1 182 3 view .LVU223
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 688              		.loc 1 177 1 is_stmt 0 view .LVU224
 689 0000 30B5     		push	{r4, r5, lr}
 690              	.LCFI28:
 691              		.cfi_def_cfa_offset 12
 692              		.cfi_offset 4, -12
 693              		.cfi_offset 5, -8
 694              		.cfi_offset 14, -4
 695 0002 89B0     		sub	sp, sp, #36
 696              	.LCFI29:
 697              		.cfi_def_cfa_offset 48
 183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_START;
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_TONE_START_CP_SIZE;
ARM GAS  /tmp/ccYwGe2B.s 			page 18


 698              		.loc 1 188 11 view .LVU225
 699 0004 0123     		movs	r3, #1
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 700              		.loc 1 184 3 view .LVU226
 701 0006 0021     		movs	r1, #0
 182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 702              		.loc 1 182 17 view .LVU227
 703 0008 8DF80400 		strb	r0, [sp, #4]
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 704              		.loc 1 184 3 is_stmt 1 view .LVU228
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 705              		.loc 1 189 13 is_stmt 0 view .LVU229
 706 000c 0DF10702 		add	r2, sp, #7
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_START;
 707              		.loc 1 185 10 view .LVU230
 708 0010 084D     		ldr	r5, .L43
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 709              		.loc 1 184 3 view .LVU231
 710 0012 0391     		str	r1, [sp, #12]
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_START;
 711              		.loc 1 185 3 is_stmt 1 view .LVU232
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.cparam = &cp;
 712              		.loc 1 186 3 view .LVU233
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_TONE_START_CP_SIZE;
 713              		.loc 1 187 13 is_stmt 0 view .LVU234
 714 0014 01AC     		add	r4, sp, #4
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 715              		.loc 1 192 7 view .LVU235
 716 0016 02A8     		add	r0, sp, #8
 717              	.LVL35:
 188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 718              		.loc 1 188 11 view .LVU236
 719 0018 CDE90443 		strd	r4, r3, [sp, #16]
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 720              		.loc 1 189 13 view .LVU237
 721 001c CDE90623 		strd	r2, r3, [sp, #24]
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_START;
 722              		.loc 1 185 10 view .LVU238
 723 0020 0295     		str	r5, [sp, #8]
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.clen = HAL_TONE_START_CP_SIZE;
 724              		.loc 1 187 3 is_stmt 1 view .LVU239
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 725              		.loc 1 189 3 view .LVU240
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 726              		.loc 1 190 3 view .LVU241
 727              		.loc 1 192 3 view .LVU242
 728              		.loc 1 192 7 is_stmt 0 view .LVU243
 729 0022 FFF7FEFF 		bl	hci_send_req
 730              	.LVL36:
 731              		.loc 1 192 6 view .LVU244
 732 0026 0028     		cmp	r0, #0
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 733              		.loc 1 195 3 is_stmt 1 view .LVU245
ARM GAS  /tmp/ccYwGe2B.s 			page 19


 734              		.loc 1 195 10 is_stmt 0 view .LVU246
 735 0028 ACBF     		ite	ge
 736 002a 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 737              		.loc 1 193 12 view .LVU247
 738 002e FF20     		movlt	r0, #255
 196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 739              		.loc 1 196 1 view .LVU248
 740 0030 09B0     		add	sp, sp, #36
 741              	.LCFI30:
 742              		.cfi_def_cfa_offset 12
 743              		@ sp needed
 744 0032 30BD     		pop	{r4, r5, pc}
 745              	.L44:
 746              		.align	2
 747              	.L43:
 748 0034 3F001500 		.word	1376319
 749              		.cfi_endproc
 750              	.LFE136:
 752              		.section	.text.aci_hal_tone_stop,"ax",%progbits
 753              		.align	1
 754              		.p2align 2,,3
 755              		.global	aci_hal_tone_stop
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 759              		.fpu fpv4-sp-d16
 761              	aci_hal_tone_stop:
 762              	.LFB137:
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_tone_stop(void)
 199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 763              		.loc 1 199 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 32
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 767              		.loc 1 200 3 view .LVU250
 201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   uint8_t status;
 768              		.loc 1 201 3 view .LVU251
 202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 769              		.loc 1 203 3 view .LVU252
 199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 770              		.loc 1 199 1 is_stmt 0 view .LVU253
 771 0000 10B5     		push	{r4, lr}
 772              	.LCFI31:
 773              		.cfi_def_cfa_offset 8
 774              		.cfi_offset 4, -8
 775              		.cfi_offset 14, -4
 776 0002 88B0     		sub	sp, sp, #32
 777              	.LCFI32:
 778              		.cfi_def_cfa_offset 40
 779              		.loc 1 203 3 view .LVU254
 780 0004 0021     		movs	r1, #0
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_STOP;
ARM GAS  /tmp/ccYwGe2B.s 			page 20


 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 781              		.loc 1 206 13 view .LVU255
 782 0006 0DF10702 		add	r2, sp, #7
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 783              		.loc 1 207 11 view .LVU256
 784 000a 0123     		movs	r3, #1
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 785              		.loc 1 204 10 view .LVU257
 786 000c 084C     		ldr	r4, .L49
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 787              		.loc 1 203 3 view .LVU258
 788 000e 0491     		str	r1, [sp, #16]
 208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 789              		.loc 1 209 7 view .LVU259
 790 0010 02A8     		add	r0, sp, #8
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 791              		.loc 1 207 11 view .LVU260
 792 0012 CDE90623 		strd	r2, r3, [sp, #24]
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 793              		.loc 1 203 3 view .LVU261
 794 0016 0391     		str	r1, [sp, #12]
 795 0018 0591     		str	r1, [sp, #20]
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_STOP;
 796              		.loc 1 204 3 is_stmt 1 view .LVU262
 205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &status;
 797              		.loc 1 205 3 view .LVU263
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_TONE_STOP;
 798              		.loc 1 204 10 is_stmt 0 view .LVU264
 799 001a 0294     		str	r4, [sp, #8]
 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = 1;
 800              		.loc 1 206 3 is_stmt 1 view .LVU265
 801              		.loc 1 209 3 view .LVU266
 802              		.loc 1 209 7 is_stmt 0 view .LVU267
 803 001c FFF7FEFF 		bl	hci_send_req
 804              	.LVL37:
 805              		.loc 1 209 6 view .LVU268
 806 0020 0028     		cmp	r0, #0
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return status;
 807              		.loc 1 212 3 is_stmt 1 view .LVU269
 808              		.loc 1 212 10 is_stmt 0 view .LVU270
 809 0022 ACBF     		ite	ge
 810 0024 9DF80700 		ldrbge	r0, [sp, #7]	@ zero_extendqisi2
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 811              		.loc 1 210 12 view .LVU271
 812 0028 FF20     		movlt	r0, #255
 213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 813              		.loc 1 213 1 view .LVU272
 814 002a 08B0     		add	sp, sp, #32
 815              	.LCFI33:
 816              		.cfi_def_cfa_offset 8
 817              		@ sp needed
 818 002c 10BD     		pop	{r4, pc}
 819              	.L50:
 820 002e 00BF     		.align	2
ARM GAS  /tmp/ccYwGe2B.s 			page 21


 821              	.L49:
 822 0030 3F001600 		.word	1441855
 823              		.cfi_endproc
 824              	.LFE137:
 826              		.section	.text.aci_hal_get_link_status,"ax",%progbits
 827              		.align	1
 828              		.p2align 2,,3
 829              		.global	aci_hal_get_link_status
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 833              		.fpu fpv4-sp-d16
 835              	aci_hal_get_link_status:
 836              	.LVL38:
 837              	.LFB138:
 214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_link_status(uint8_t link_status[8], uint16_t conn_handle[8])
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 838              		.loc 1 216 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 56
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 842              		.loc 1 217 3 view .LVU274
 218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_link_status_rp rp;
 843              		.loc 1 218 3 view .LVU275
 219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 844              		.loc 1 220 3 view .LVU276
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 845              		.loc 1 216 1 is_stmt 0 view .LVU277
 846 0000 70B5     		push	{r4, r5, r6, lr}
 847              	.LCFI34:
 848              		.cfi_def_cfa_offset 16
 849              		.cfi_offset 4, -16
 850              		.cfi_offset 5, -12
 851              		.cfi_offset 6, -8
 852              		.cfi_offset 14, -4
 853 0002 8EB0     		sub	sp, sp, #56
 854              	.LCFI35:
 855              		.cfi_def_cfa_offset 72
 856              		.loc 1 220 3 view .LVU278
 857 0004 0023     		movs	r3, #0
 858 0006 0393     		str	r3, [sp, #12]
 859 0008 0293     		str	r3, [sp, #8]
 860 000a 0493     		str	r3, [sp, #16]
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 861              		.loc 1 221 3 is_stmt 1 view .LVU279
 222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_LINK_STATUS;
 862              		.loc 1 222 3 view .LVU280
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 863              		.loc 1 223 13 is_stmt 0 view .LVU281
 864 000c 07AA     		add	r2, sp, #28
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 865              		.loc 1 221 10 view .LVU282
 866 000e 164D     		ldr	r5, .L57
 867 0010 0195     		str	r5, [sp, #4]
ARM GAS  /tmp/ccYwGe2B.s 			page 22


 868              		.loc 1 223 3 is_stmt 1 view .LVU283
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 869              		.loc 1 216 1 is_stmt 0 view .LVU284
 870 0012 0E46     		mov	r6, r1
 871 0014 0446     		mov	r4, r0
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 872              		.loc 1 226 7 view .LVU285
 873 0016 1946     		mov	r1, r3
 874              	.LVL39:
 875              		.loc 1 226 7 view .LVU286
 876 0018 01A8     		add	r0, sp, #4
 877              	.LVL40:
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 878              		.loc 1 224 11 view .LVU287
 879 001a 1923     		movs	r3, #25
 880 001c CDE90523 		strd	r2, r3, [sp, #20]
 881              		.loc 1 226 3 is_stmt 1 view .LVU288
 882              		.loc 1 226 7 is_stmt 0 view .LVU289
 883 0020 FFF7FEFF 		bl	hci_send_req
 884              	.LVL41:
 885              		.loc 1 226 6 view .LVU290
 886 0024 0028     		cmp	r0, #0
 887 0026 1BDB     		blt	.L54
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 888              		.loc 1 229 3 is_stmt 1 view .LVU291
 889              		.loc 1 229 8 is_stmt 0 view .LVU292
 890 0028 9DF81C00 		ldrb	r0, [sp, #28]	@ zero_extendqisi2
 891              		.loc 1 229 5 view .LVU293
 892 002c B0B9     		cbnz	r0, .L52
 230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memcpy(link_status,rp.link_status,8);
 893              		.loc 1 232 3 is_stmt 1 view .LVU294
 894 002e DDF81D20 		ldr	r2, [sp, #29]	@ unaligned
 895 0032 DDF82130 		ldr	r3, [sp, #33]	@ unaligned
 896 0036 2260     		str	r2, [r4]	@ unaligned
 897 0038 B11E     		subs	r1, r6, #2
 898 003a 6360     		str	r3, [r4, #4]	@ unaligned
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 899              		.loc 1 233 3 view .LVU295
 900              	.LBB2:
 901              		.loc 1 233 7 view .LVU296
 902              	.LVL42:
 903              		.loc 1 233 18 view .LVU297
 904              		.loc 1 233 11 is_stmt 0 view .LVU298
 905 003c 0246     		mov	r2, r0
 906              	.LVL43:
 907              	.L53:
 234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     conn_handle[i] = btohs(rp.conn_handle[i]);
 908              		.loc 1 234 5 is_stmt 1 discriminator 3 view .LVU299
 909              		.loc 1 234 22 is_stmt 0 discriminator 3 view .LVU300
 910 003e 131D     		adds	r3, r2, #4
 911 0040 0EAC     		add	r4, sp, #56
ARM GAS  /tmp/ccYwGe2B.s 			page 23


 912 0042 04EB4303 		add	r3, r4, r3, lsl #1
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 913              		.loc 1 233 26 discriminator 3 view .LVU301
 914 0046 0132     		adds	r2, r2, #1
 915              	.LVL44:
 916              		.loc 1 234 22 discriminator 3 view .LVU302
 917 0048 13F81B4C 		ldrb	r4, [r3, #-27]	@ zero_extendqisi2
 918 004c 13F81A3C 		ldrb	r3, [r3, #-26]	@ zero_extendqisi2
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 919              		.loc 1 233 3 discriminator 3 view .LVU303
 920 0050 082A     		cmp	r2, #8
 921              		.loc 1 234 22 discriminator 3 view .LVU304
 922 0052 44EA0323 		orr	r3, r4, r3, lsl #8
 923              		.loc 1 234 20 discriminator 3 view .LVU305
 924 0056 21F8023F 		strh	r3, [r1, #2]!	@ movhi
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 925              		.loc 1 233 25 is_stmt 1 discriminator 3 view .LVU306
 926              	.LVL45:
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 927              		.loc 1 233 18 discriminator 3 view .LVU307
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 928              		.loc 1 233 3 is_stmt 0 discriminator 3 view .LVU308
 929 005a F0D1     		bne	.L53
 930              	.LVL46:
 931              	.L52:
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   for(int i = 0; i < 8; i++)  
 932              		.loc 1 233 3 discriminator 3 view .LVU309
 933              	.LBE2:
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 934              		.loc 1 237 1 view .LVU310
 935 005c 0EB0     		add	sp, sp, #56
 936              	.LCFI36:
 937              		.cfi_remember_state
 938              		.cfi_def_cfa_offset 16
 939              		@ sp needed
 940 005e 70BD     		pop	{r4, r5, r6, pc}
 941              	.LVL47:
 942              	.L54:
 943              	.LCFI37:
 944              		.cfi_restore_state
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 945              		.loc 1 227 12 view .LVU311
 946 0060 FF20     		movs	r0, #255
 947              		.loc 1 237 1 view .LVU312
 948 0062 0EB0     		add	sp, sp, #56
 949              	.LCFI38:
 950              		.cfi_def_cfa_offset 16
 951              		@ sp needed
 952 0064 70BD     		pop	{r4, r5, r6, pc}
 953              	.LVL48:
 954              	.L58:
 955              		.loc 1 237 1 view .LVU313
 956 0066 00BF     		.align	2
 957              	.L57:
 958 0068 3F001700 		.word	1507391
ARM GAS  /tmp/ccYwGe2B.s 			page 24


 959              		.cfi_endproc
 960              	.LFE138:
 962              		.section	.text.aci_hal_get_anchor_period,"ax",%progbits
 963              		.align	1
 964              		.p2align 2,,3
 965              		.global	aci_hal_get_anchor_period
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu fpv4-sp-d16
 971              	aci_hal_get_anchor_period:
 972              	.LVL49:
 973              	.LFB139:
 238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** 
 239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** tBleStatus aci_hal_get_anchor_period(uint32_t *anchor_period, uint32_t *max_free_slot)
 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** {
 974              		.loc 1 240 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 40
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 978              		.loc 1 241 3 view .LVU315
 242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   hal_get_anchor_period_rp rp;
 979              		.loc 1 242 3 view .LVU316
 243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 980              		.loc 1 244 3 view .LVU317
 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
 981              		.loc 1 240 1 is_stmt 0 view .LVU318
 982 0000 70B5     		push	{r4, r5, r6, lr}
 983              	.LCFI39:
 984              		.cfi_def_cfa_offset 16
 985              		.cfi_offset 4, -16
 986              		.cfi_offset 5, -12
 987              		.cfi_offset 6, -8
 988              		.cfi_offset 14, -4
 989 0002 8AB0     		sub	sp, sp, #40
 990              	.LCFI40:
 991              		.cfi_def_cfa_offset 56
 992              		.loc 1 244 3 view .LVU319
 993 0004 0023     		movs	r3, #0
 994 0006 0693     		str	r3, [sp, #24]
 995 0008 0593     		str	r3, [sp, #20]
 996 000a 0793     		str	r3, [sp, #28]
 245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 997              		.loc 1 245 3 is_stmt 1 view .LVU320
 246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ocf = OCF_HAL_GET_ANCHOR_PERIOD;
 998              		.loc 1 246 3 view .LVU321
 247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rparam = &rp;
 999              		.loc 1 247 13 is_stmt 0 view .LVU322
 1000 000c 01AA     		add	r2, sp, #4
 245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1001              		.loc 1 245 10 view .LVU323
 1002 000e 0D4C     		ldr	r4, .L63
 1003 0010 0494     		str	r4, [sp, #16]
 1004              		.loc 1 247 3 is_stmt 1 view .LVU324
 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccYwGe2B.s 			page 25


 1005              		.loc 1 240 1 is_stmt 0 view .LVU325
 1006 0012 0E46     		mov	r6, r1
 1007 0014 0546     		mov	r5, r0
 248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1008              		.loc 1 250 7 view .LVU326
 1009 0016 1946     		mov	r1, r3
 1010              	.LVL50:
 1011              		.loc 1 250 7 view .LVU327
 1012 0018 04A8     		add	r0, sp, #16
 1013              	.LVL51:
 248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   rq.rlen = sizeof(rp);
 1014              		.loc 1 248 11 view .LVU328
 1015 001a 0923     		movs	r3, #9
 1016 001c CDE90823 		strd	r2, r3, [sp, #32]
 1017              		.loc 1 250 3 is_stmt 1 view .LVU329
 1018              		.loc 1 250 7 is_stmt 0 view .LVU330
 1019 0020 FFF7FEFF 		bl	hci_send_req
 1020              	.LVL52:
 1021              		.loc 1 250 6 view .LVU331
 1022 0024 0028     		cmp	r0, #0
 1023 0026 0ADB     		blt	.L61
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return BLE_STATUS_TIMEOUT;
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   if(rp.status)
 1024              		.loc 1 253 3 is_stmt 1 view .LVU332
 1025              		.loc 1 253 8 is_stmt 0 view .LVU333
 1026 0028 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1027              		.loc 1 253 5 view .LVU334
 1028 002c 28B9     		cbnz	r0, .L60
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****     return rp.status;
 255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *anchor_period = btohl(rp.anchor_period);
 1029              		.loc 1 256 3 is_stmt 1 view .LVU335
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *max_free_slot = btohl(rp.max_free_slot);
 1030              		.loc 1 257 20 is_stmt 0 view .LVU336
 1031 002e DDF80930 		ldr	r3, [sp, #9]	@ unaligned
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *max_free_slot = btohl(rp.max_free_slot);
 1032              		.loc 1 256 20 view .LVU337
 1033 0032 DDF80520 		ldr	r2, [sp, #5]	@ unaligned
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   *max_free_slot = btohl(rp.max_free_slot);
 1034              		.loc 1 256 18 view .LVU338
 1035 0036 2A60     		str	r2, [r5]
 1036              		.loc 1 257 3 is_stmt 1 view .LVU339
 1037              		.loc 1 257 18 is_stmt 0 view .LVU340
 1038 0038 3360     		str	r3, [r6]
 258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   return 0;
 1039              		.loc 1 259 3 is_stmt 1 view .LVU341
 1040              	.L60:
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c **** }
 1041              		.loc 1 260 1 is_stmt 0 view .LVU342
 1042 003a 0AB0     		add	sp, sp, #40
 1043              	.LCFI41:
 1044              		.cfi_remember_state
 1045              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccYwGe2B.s 			page 26


 1046              		@ sp needed
 1047 003c 70BD     		pop	{r4, r5, r6, pc}
 1048              	.LVL53:
 1049              	.L61:
 1050              	.LCFI42:
 1051              		.cfi_restore_state
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_hal_aci.c ****   
 1052              		.loc 1 251 12 view .LVU343
 1053 003e FF20     		movs	r0, #255
 1054              		.loc 1 260 1 view .LVU344
 1055 0040 0AB0     		add	sp, sp, #40
 1056              	.LCFI43:
 1057              		.cfi_def_cfa_offset 16
 1058              		@ sp needed
 1059 0042 70BD     		pop	{r4, r5, r6, pc}
 1060              	.LVL54:
 1061              	.L64:
 1062              		.loc 1 260 1 view .LVU345
 1063              		.align	2
 1064              	.L63:
 1065 0044 3F001900 		.word	1638463
 1066              		.cfi_endproc
 1067              	.LFE139:
 1069              		.text
 1070              	.Letext0:
 1071              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1072              		.file 3 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 1073              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1074              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1075              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1076              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1077              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h"
 1078              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1079              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1080              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1081              		.file 12 "Inc/stm32f4xx_nucleo_bus.h"
 1082              		.file 13 "Inc/hci_tl_interface.h"
 1083              		.file 14 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1084              		.file 15 "/usr/include/newlib/sys/_types.h"
 1085              		.file 16 "/usr/include/newlib/sys/reent.h"
 1086              		.file 17 "/usr/include/newlib/sys/lock.h"
 1087              		.file 18 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 1088              		.file 19 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
 1089              		.file 20 "<built-in>"
ARM GAS  /tmp/ccYwGe2B.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_hal_aci.c
     /tmp/ccYwGe2B.s:18     .text.aci_hal_get_fw_build_number:0000000000000000 $t
     /tmp/ccYwGe2B.s:27     .text.aci_hal_get_fw_build_number:0000000000000000 aci_hal_get_fw_build_number
     /tmp/ccYwGe2B.s:116    .text.aci_hal_write_config_data:0000000000000000 $t
     /tmp/ccYwGe2B.s:124    .text.aci_hal_write_config_data:0000000000000000 aci_hal_write_config_data
     /tmp/ccYwGe2B.s:255    .text.aci_hal_write_config_data:000000000000005c $d
     /tmp/ccYwGe2B.s:260    .text.aci_hal_read_config_data:0000000000000000 $t
     /tmp/ccYwGe2B.s:268    .text.aci_hal_read_config_data:0000000000000000 aci_hal_read_config_data
     /tmp/ccYwGe2B.s:397    .text.aci_hal_read_config_data:0000000000000070 $d
     /tmp/ccYwGe2B.s:402    .text.aci_hal_set_tx_power_level:0000000000000000 $t
     /tmp/ccYwGe2B.s:410    .text.aci_hal_set_tx_power_level:0000000000000000 aci_hal_set_tx_power_level
     /tmp/ccYwGe2B.s:489    .text.aci_hal_set_tx_power_level:0000000000000040 $d
     /tmp/ccYwGe2B.s:494    .text.aci_hal_le_tx_test_packet_number:0000000000000000 $t
     /tmp/ccYwGe2B.s:502    .text.aci_hal_le_tx_test_packet_number:0000000000000000 aci_hal_le_tx_test_packet_number
     /tmp/ccYwGe2B.s:590    .text.aci_hal_le_tx_test_packet_number:000000000000003c $d
     /tmp/ccYwGe2B.s:595    .text.aci_hal_device_standby:0000000000000000 $t
     /tmp/ccYwGe2B.s:603    .text.aci_hal_device_standby:0000000000000000 aci_hal_device_standby
     /tmp/ccYwGe2B.s:664    .text.aci_hal_device_standby:0000000000000030 $d
     /tmp/ccYwGe2B.s:669    .text.aci_hal_tone_start:0000000000000000 $t
     /tmp/ccYwGe2B.s:677    .text.aci_hal_tone_start:0000000000000000 aci_hal_tone_start
     /tmp/ccYwGe2B.s:748    .text.aci_hal_tone_start:0000000000000034 $d
     /tmp/ccYwGe2B.s:753    .text.aci_hal_tone_stop:0000000000000000 $t
     /tmp/ccYwGe2B.s:761    .text.aci_hal_tone_stop:0000000000000000 aci_hal_tone_stop
     /tmp/ccYwGe2B.s:822    .text.aci_hal_tone_stop:0000000000000030 $d
     /tmp/ccYwGe2B.s:827    .text.aci_hal_get_link_status:0000000000000000 $t
     /tmp/ccYwGe2B.s:835    .text.aci_hal_get_link_status:0000000000000000 aci_hal_get_link_status
     /tmp/ccYwGe2B.s:958    .text.aci_hal_get_link_status:0000000000000068 $d
     /tmp/ccYwGe2B.s:963    .text.aci_hal_get_anchor_period:0000000000000000 $t
     /tmp/ccYwGe2B.s:971    .text.aci_hal_get_anchor_period:0000000000000000 aci_hal_get_anchor_period
     /tmp/ccYwGe2B.s:1065   .text.aci_hal_get_anchor_period:0000000000000044 $d

UNDEFINED SYMBOLS
hci_send_req
memcpy
