{
  "module_name": "floating-point.json",
  "hash_id": "81e773c42c294ab987293a299f2542207653b185c87035a4cdf4e9d0622b86cb",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/nehalemep/floating-point.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"X87 Floating point assists (Precise Event)\",\n        \"EventCode\": \"0xF7\",\n        \"EventName\": \"FP_ASSIST.ALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"X87 Floating poiint assists for invalid input value (Precise Event)\",\n        \"EventCode\": \"0xF7\",\n        \"EventName\": \"FP_ASSIST.INPUT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"X87 Floating point assists for invalid output value (Precise Event)\",\n        \"EventCode\": \"0xF7\",\n        \"EventName\": \"FP_ASSIST.OUTPUT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"MMX Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.MMX\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"SSE2 integer Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE2_INTEGER\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"SSE* FP double precision Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"SSE and SSE2 FP Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE_FP\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"SSE FP packed Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE_FP_PACKED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"SSE FP scalar Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE_FP_SCALAR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"SSE* FP single precision Uops\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Computational floating-point operations executed\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"FP_COMP_OPS_EXE.X87\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"All Floating Point to and from MMX transitions\",\n        \"EventCode\": \"0xCC\",\n        \"EventName\": \"FP_MMX_TRANS.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Transitions from MMX to Floating Point instructions\",\n        \"EventCode\": \"0xCC\",\n        \"EventName\": \"FP_MMX_TRANS.TO_FP\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Transitions from Floating Point to MMX instructions\",\n        \"EventCode\": \"0xCC\",\n        \"EventName\": \"FP_MMX_TRANS.TO_MMX\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer pack operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.PACK\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer arithmetic operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.PACKED_ARITH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer logical operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.PACKED_LOGICAL\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer multiply operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.PACKED_MPY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer shift operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.PACKED_SHIFT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer shuffle/move operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.SHUFFLE_MOVE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"128 bit SIMD integer unpack operations\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"SIMD_INT_128.UNPACK\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit pack operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.PACK\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit arithmetic operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.PACKED_ARITH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit logical operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.PACKED_LOGICAL\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit packed multiply operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.PACKED_MPY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit shift operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.PACKED_SHIFT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit shuffle/move operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.SHUFFLE_MOVE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"SIMD integer 64 bit unpack operations\",\n        \"EventCode\": \"0xFD\",\n        \"EventName\": \"SIMD_INT_64.UNPACK\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}