nvdla/top/NV_nvdla.v
nvdla/apb2csb/NV_NVDLA_apb2csb.v
nvdla/top/NV_NVDLA_partition_c.v
nvdla/top/NV_NVDLA_partition_a.v
nvdla/top/NV_NVDLA_partition_p.v
nvdla/top/NV_NVDLA_partition_o.v
nvdla/top/NV_NVDLA_partition_m.v
nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v
nvdla/car/NV_NVDLA_sync3d.v
nvdla/cfgrom/NV_NVDLA_cfgrom.v
nvdla/glb/NV_NVDLA_glb.v
nvdla/car/NV_NVDLA_core_reset.v
nvdla/car/NV_NVDLA_sync3d_s.v
nvdla/nocif/NV_NVDLA_mcif.v
nvdla/cdp/NV_NVDLA_cdp.v
nvdla/csb_master/NV_NVDLA_csb_master.v
nvdla/pdp/NV_NVDLA_pdp.v
nvdla/car/NV_NVDLA_reset.v
nvdla/pdp/NV_NVDLA_PDP_rdma.v
nvdla/cdp/NV_NVDLA_CDP_rdma.v
nvdla/cdp/NV_NVDLA_CDP_DP_nan.v
nvdla/pdp/NV_NVDLA_PDP_slcg.v
nvdla/pdp/NV_NVDLA_PDP_core.v
nvdla/cdp/NV_NVDLA_CDP_slcg.v
nvdla/nocif/NV_NVDLA_MCIF_csb.v
nvdla/pdp/NV_NVDLA_PDP_nan.v
nvdla/cdp/NV_NVDLA_CDP_wdma.v
nvdla/pdp/NV_NVDLA_PDP_wdma.v
nvdla/pdp/NV_NVDLA_PDP_reg.v
nvdla/glb/NV_NVDLA_GLB_ic.v
nvdla/cdp/NV_NVDLA_CDP_reg.v
nvdla/glb/NV_NVDLA_GLB_csb.v
nvdla/cdp/NV_NVDLA_CDP_dp.v
nvdla/nocif/NV_NVDLA_MCIF_read.v
nvdla/nocif/NV_NVDLA_MCIF_write.v
nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v
nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v
nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v
nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v
nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v
nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v
nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v
vlibs/NV_CLK_gate_power.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v
nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v
nvdla/cdp/NV_NVDLA_CDP_DP_sum.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v
nvdla/cdp/NV_NVDLA_CDP_DP_lut.v
nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v
nvdla/cdp/NV_NVDLA_CDP_REG_single.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v
nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v
nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v
nvdla/cdp/NV_NVDLA_CDP_DP_mul.v
nvdla/cdp/NV_NVDLA_CDP_REG_dual.v
nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v
nvdla/cdp/NV_NVDLA_CDP_DP_intp.v
nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v
nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v
nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v
vlibs/sync_reset.v
vlibs/NV_BLKBOX_SRC0.v
vlibs/OR2D1.v
vlibs/p_SSYNC2DO_C_PP.v
vlibs/MUX2D4.v
vlibs/MUX2HDD2.v
vlibs/sync3d_s_ppp.v
vlibs/sync3d.v
vlibs/p_SSYNC3DO_S_PPP.v
vlibs/p_SSYNC3DO.v
nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v
nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v
vlibs/oneHotClk_async_read_clock.v
vlibs/p_STRICTSYNC3DOTM_C_PPP.v
vlibs/oneHotClk_async_write_clock.v
vlibs/p_SSYNC3DO_C_PPP.v
nvdla/nocif/NV_NVDLA_XXIF_libs.v
rams/fpga/small_rams/nv_ram_rwst_256x8.v
rams/fpga/small_rams/nv_ram_rws_256x3.v
nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v
vlibs/NV_BLKBOX_SINK.v
fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v
fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v
nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v
nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v
rams/fpga/small_rams/nv_ram_rwsp_8x65.v
fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v
nvdla/nocif/NV_NVDLA_DMAIF_wr.v
vlibs/HLS_cdp_ocvt.v
vlibs/HLS_cdp_icvt.v
fifos/NV_NVDLA_CDP_DP_data_fifo.v
fifos/NV_NVDLA_CDP_DP_intpinfo_fifo.v
fifos/NV_NVDLA_CDP_DP_sumpd_fifo.v
nvdla/cdp/int_sum_block_tp1.v
vlibs/NV_NVDLA_HLS_shiftrightsu.v
rams/fpga/small_rams/nv_ram_rwsthp_60x21.v
rams/fpga/small_rams/nv_ram_rwsthp_80x9.v
nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v
nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v
nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v
nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v
nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v
nvdla/pdp/NV_NVDLA_PDP_REG_dual.v
nvdla/pdp/NV_NVDLA_PDP_REG_single.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v
nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v
fifos/NV_NVDLA_PDP_RDMA_lat_fifo.v
fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v
fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v
rams/fpga/small_rams/nv_ram_rws_128x18.v
nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v
nvdla/glb/NV_NVDLA_GLB_CSB_reg.v
nvdla/car/NV_NVDLA_sync3d_c.v
vlibs/sync3d_c_ppp.v
nvdla/cdma/NV_NVDLA_cdma.v
nvdla/csc/NV_NVDLA_csc.v
nvdla/cbuf/NV_NVDLA_cbuf.v
rams/fpga/small_rams/nv_ram_rws_256x64.v
nvdla/cdma/NV_NVDLA_CDMA_status.v
nvdla/cdma/NV_NVDLA_CDMA_regfile.v
nvdla/cdma/NV_NVDLA_CDMA_cvt.v
nvdla/cdma/NV_NVDLA_CDMA_dc.v
nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v
nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v
nvdla/cdma/NV_NVDLA_CDMA_img.v
nvdla/cdma/NV_NVDLA_CDMA_slcg.v
nvdla/cdma/NV_NVDLA_CDMA_wt.v
fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v
nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v
nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v
nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v
nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v
nvdla/cdma/NV_NVDLA_CDMA_single_reg.v
nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v
nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v
nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v
rams/fpga/small_rams/nv_ram_rwsp_128x6.v
vlibs/NV_NVDLA_HLS_saturate.v
nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v
nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v
rams/fpga/small_rams/nv_ram_rws_16x64.v
rams/fpga/small_rams/nv_ram_rwsp_128x11.v
nvdla/csc/NV_NVDLA_CSC_regfile.v
nvdla/csc/NV_NVDLA_CSC_wl.v
nvdla/csc/NV_NVDLA_CSC_WL_dec.v
nvdla/csc/NV_NVDLA_CSC_sg.v
nvdla/csc/NV_NVDLA_CSC_dl.v
nvdla/csc/NV_NVDLA_CSC_slcg.v
nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v
nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v
nvdla/csc/NV_NVDLA_CSC_dual_reg.v
nvdla/csc/NV_NVDLA_CSC_single_reg.v
nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v
nvdla/cacc/NV_NVDLA_CACC_dual_reg.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v
nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v
nvdla/cacc/NV_NVDLA_CACC_slcg.v
nvdla/cacc/NV_NVDLA_cacc.v
nvdla/cacc/NV_NVDLA_CACC_single_reg.v
nvdla/cacc/NV_NVDLA_CACC_calculator.v
nvdla/cmac/NV_NVDLA_CMAC_core.v
nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v
nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v
nvdla/cacc/NV_NVDLA_CACC_regfile.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v
nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v
nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v
nvdla/cmac/NV_NVDLA_CMAC_reg.v
nvdla/cmac/NV_NVDLA_cmac.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v
nvdla/cmac/NV_NVDLA_CMAC_REG_single.v
nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v
rams/fpga/small_rams/nv_ram_rws_16x256.v
rams/fpga/small_rams/nv_ram_rws_16x272.v
nvdla/sdp/NV_NVDLA_sdp.v
nvdla/sdp/NV_NVDLA_SDP_rdma.v
nvdla/sdp/NV_NVDLA_SDP_wdma.v
nvdla/sdp/NV_NVDLA_SDP_reg.v
nvdla/sdp/NV_NVDLA_SDP_core.v
nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v
nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v
nvdla/sdp/NV_NVDLA_SDP_REG_dual.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v
nvdla/sdp/NV_NVDLA_SDP_HLS_c.v
nvdla/sdp/NV_NVDLA_SDP_nrdma.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v
nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v
nvdla/sdp/NV_NVDLA_SDP_cmux.v
nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v
nvdla/sdp/NV_NVDLA_SDP_REG_single.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v
nvdla/sdp/NV_NVDLA_SDP_brdma.v
nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v
nvdla/sdp/NV_NVDLA_SDP_mrdma.v
nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v
nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v
nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v
nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v
nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v
nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v
nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v
nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v
nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v
nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v
nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v
vlibs/NV_NVDLA_HLS_shiftleftsu.v
vlibs/NV_NVDLA_HLS_shiftrightsatsu.v
fifos/NV_NVDLA_SDP_NRDMA_cq_lib.v
fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v
fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v
fifos/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v
fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v
nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v
fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v
rams/fpga/small_rams/nv_ram_rwsthp_20x4.v
rams/fpga/small_rams/nv_ram_rwsthp_80x17.v
rams/fpga/small_rams/nv_ram_rwsp_16x16.v
rams/fpga/small_rams/nv_ram_rwsp_16x65.v
rams/fpga/small_rams/nv_ram_rwsp_16x14.v
nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v
