Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: FIFO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIFO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIFO"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : FIFO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" in Library work.
Entity <fifo> compiled.
Entity <fifo> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FIFO> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FIFO> in library <work> (Architecture <behavioral>).
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1116: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1149: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1182: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1215: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1248: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1281: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1314: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1347: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1380: Size of operands are different : result is <true>.
WARNING:Xst:2095 - "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd" line 1413: Size of operands are different : result is <true>.
INFO:Xst:2679 - Register <enable421> in unit <FIFO> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <tiempo> in unit <FIFO> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FIFO> analyzed. Unit <FIFO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <l3> in unit <FIFO> has a constant value of 0000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FIFO>.
    Related source file is "C:/Users/danzu_000/Desktop/onda vhdl 2/MemFifo/FIFO.vhd".
WARNING:Xst:1306 - Output <led> is never assigned.
WARNING:Xst:1781 - Signal <trian23> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <trian22> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <trian21> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <trian13> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <trian12> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <trian11> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <tiempo<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <sine23> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sine22> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sine21> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sine13> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sine12> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sine11> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra23> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra22> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra21> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra13> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra12> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <sierra11> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <l3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <gauss23> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <gauss22> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <gauss21> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <gauss13> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <gauss12> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <gauss11> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <enable213> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State fapagar is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar321 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar321 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar421 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar421 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar122 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar122 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar222 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar222 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar322 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar322 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar422 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar422 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar123 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar123 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar223 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar223 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar323 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar323 is never reached in FSM <State>.
INFO:Xst:1799 - State fempezar423 is never reached in FSM <State>.
INFO:Xst:1799 - State empezar423 is never reached in FSM <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 65                                             |
    | Inputs             | 31                                             |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | apagar                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 100x8-bit ROM for signal <$varindex0021> created at line 1425.
    Found 100x8-bit ROM for signal <$varindex0020> created at line 1434.
    Found 100x8-bit ROM for signal <$varindex0019> created at line 1443.
    Found 100x8-bit ROM for signal <$varindex0018> created at line 1452.
    Found 100x8-bit ROM for signal <$varindex0017> created at line 1458.
    Found 100x8-bit ROM for signal <$varindex0016> created at line 1476.
    Found 100x8-bit ROM for signal <$varindex0015> created at line 1485.
    Found 100x8-bit ROM for signal <$varindex0014> created at line 1491.
    Found 100x8-bit ROM for signal <$varindex0013> created at line 1500.
    Found 100x8-bit ROM for signal <$varindex0012> created at line 1509.
    Found 100x8-bit ROM for signal <$varindex0011> created at line 1518.
    Found 100x8-bit ROM for signal <$varindex0010> created at line 1524.
    Found 100x8-bit ROM for signal <$varindex0009> created at line 1533.
    Found 100x8-bit ROM for signal <$varindex0008> created at line 1542.
    Found 100x8-bit ROM for signal <$varindex0007> created at line 1557.
    Found 100x8-bit ROM for signal <$varindex0006> created at line 1566.
    Found 100x8-bit ROM for signal <$varindex0005> created at line 1575.
    Found 100x8-bit ROM for signal <$varindex0004> created at line 1584.
    Found 100x8-bit ROM for signal <$varindex0003> created at line 1590.
    Found 100x8-bit ROM for signal <$varindex0002> created at line 1599.
    Found 100x8-bit ROM for signal <$varindex0001> created at line 1608.
    Found 100x8-bit ROM for signal <$varindex0000> created at line 1617.
    Found 8-bit register for signal <dataout>.
    Found 8-bit register for signal <dataout2>.
    Found 1-bit register for signal <Tx>.
    Found 14-bit up counter for signal <contador>.
    Found 11-bit up counter for signal <contbit>.
    Found 1-bit register for signal <enable111>.
    Found 1-bit register for signal <enable112>.
    Found 1-bit register for signal <enable113>.
    Found 1-bit register for signal <enable121>.
    Found 1-bit register for signal <enable122>.
    Found 1-bit register for signal <enable123>.
    Found 1-bit register for signal <enable211>.
    Found 1-bit register for signal <enable212>.
    Found 1-bit register for signal <enable221>.
    Found 1-bit register for signal <enable222>.
    Found 1-bit register for signal <enable223>.
    Found 1-bit register for signal <enable311>.
    Found 1-bit register for signal <enable312>.
    Found 1-bit register for signal <enable313>.
    Found 1-bit register for signal <enable321>.
    Found 1-bit register for signal <enable322>.
    Found 1-bit register for signal <enable323>.
    Found 1-bit register for signal <enable411>.
    Found 1-bit register for signal <enable412>.
    Found 1-bit register for signal <enable413>.
    Found 1-bit register for signal <enable422>.
    Found 1-bit register for signal <enable423>.
    Found 1-bit register for signal <flag>.
    Found 7-bit register for signal <i>.
    Found 7-bit adder for signal <i$addsub0000> created at line 1426.
    Found 7-bit register for signal <i1>.
    Found 7-bit adder for signal <i1$addsub0000> created at line 1435.
    Found 7-bit register for signal <i2>.
    Found 7-bit adder for signal <i2$addsub0000> created at line 1444.
    Found 7-bit register for signal <i3>.
    Found 7-bit adder for signal <i3$addsub0000> created at line 1453.
    Found 7-bit register for signal <j>.
    Found 7-bit adder for signal <j$addsub0000> created at line 1459.
    Found 7-bit register for signal <j1>.
    Found 7-bit adder for signal <j1$addsub0000> created at line 1468.
    Found 7-bit register for signal <j2>.
    Found 7-bit adder for signal <j2$addsub0000> created at line 1477.
    Found 7-bit register for signal <j3>.
    Found 7-bit adder for signal <j3$addsub0000> created at line 1486.
    Found 7-bit register for signal <k>.
    Found 7-bit adder for signal <k$addsub0000> created at line 1492.
    Found 7-bit register for signal <k1>.
    Found 7-bit adder for signal <k1$addsub0000> created at line 1501.
    Found 7-bit register for signal <k2>.
    Found 7-bit adder for signal <k2$addsub0000> created at line 1510.
    Found 7-bit register for signal <k3>.
    Found 7-bit adder for signal <k3$addsub0000> created at line 1519.
    Found 7-bit register for signal <l>.
    Found 7-bit adder for signal <l$addsub0000> created at line 1525.
    Found 7-bit register for signal <l1>.
    Found 7-bit adder for signal <l1$addsub0000> created at line 1534.
    Found 7-bit register for signal <l2>.
    Found 7-bit adder for signal <l2$addsub0000> created at line 1543.
    Found 7-bit register for signal <m>.
    Found 7-bit adder for signal <m$addsub0000> created at line 1558.
    Found 7-bit register for signal <m1>.
    Found 7-bit adder for signal <m1$addsub0000> created at line 1567.
    Found 7-bit register for signal <m2>.
    Found 7-bit adder for signal <m2$addsub0000> created at line 1576.
    Found 7-bit register for signal <m3>.
    Found 7-bit adder for signal <m3$addsub0000> created at line 1585.
    Found 7-bit register for signal <n>.
    Found 7-bit adder for signal <n$addsub0000> created at line 1591.
    Found 7-bit register for signal <n1>.
    Found 7-bit adder for signal <n1$addsub0000> created at line 1600.
    Found 7-bit register for signal <n2>.
    Found 7-bit adder for signal <n2$addsub0000> created at line 1609.
    Found 7-bit register for signal <n3>.
    Found 7-bit adder for signal <n3$addsub0000> created at line 1618.
    Found 4-bit up counter for signal <num>.
    Found 8-bit register for signal <vector>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 ROM(s).
	inferred   3 Counter(s).
	inferred 209 D-type flip-flop(s).
	inferred  23 Adder/Subtractor(s).
Unit <FIFO> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 22
 100x8-bit ROM                                         : 22
# Adders/Subtractors                                   : 23
 7-bit adder                                           : 23
# Counters                                             : 3
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 57
 1-bit register                                        : 32
 7-bit register                                        : 23
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:34]> with one-hot encoding.
---------------------------------------------------
 State       | Encoding
---------------------------------------------------
 apagar      | 0000000000000000000000000000000001
 reiniciar   | 0000000000000000000000000000000010
 salir       | 0000000000000000010000000000000000
 fapagar     | unreached
 freiniciar  | 0000000000000010000000000000000000
 fsalir      | 0000000000000001000000000000000000
 espera      | 0000000000000000100000000000000000
 empezar111  | 0000000000000000000000000000000100
 empezar211  | 0000000000000000000000000000001000
 empezar311  | 0000000000000000000000000000010000
 empezar411  | 0000000000000000000000000000100000
 fempezar111 | 0000000000000100000000000000000000
 fempezar211 | 0000000000001000000000000000000000
 fempezar311 | 0000000000010000000000000000000000
 fempezar411 | 0000000000100000000000000000000000
 empezar112  | 0000000000000000000000000001000000
 empezar212  | 0000000000000000000000000010000000
 empezar312  | 0000000000000000000000000100000000
 empezar412  | 0000000000000000000000001000000000
 fempezar112 | 0000000001000000000000000000000000
 fempezar212 | 0000000010000000000000000000000000
 fempezar312 | 0000000100000000000000000000000000
 fempezar412 | 0000001000000000000000000000000000
 empezar113  | 0000000000000000000000010000000000
 empezar213  | 0000000000000000000000100000000000
 empezar313  | 0000000000000000000001000000000000
 empezar413  | 0000000000000000000010000000000000
 fempezar113 | 0000010000000000000000000000000000
 fempezar213 | 0000100000000000000000000000000000
 fempezar313 | 0001000000000000000000000000000000
 fempezar413 | 0010000000000000000000000000000000
 empezar121  | 0000000000000000000100000000000000
 empezar221  | 0000000000000000001000000000000000
 empezar321  | unreached
 empezar421  | unreached
 fempezar121 | 0100000000000000000000000000000000
 fempezar221 | 1000000000000000000000000000000000
 fempezar321 | unreached
 fempezar421 | unreached
 empezar122  | unreached
 empezar222  | unreached
 empezar322  | unreached
 empezar422  | unreached
 fempezar122 | unreached
 fempezar222 | unreached
 fempezar322 | unreached
 fempezar422 | unreached
 empezar123  | unreached
 empezar223  | unreached
 empezar323  | unreached
 empezar423  | unreached
 fempezar123 | unreached
 fempezar223 | unreached
 fempezar323 | unreached
 fempezar423 | unreached
---------------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd34 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <n_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable223> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable222> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable122> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable123> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable423> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable422> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable323> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable322> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable321> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3044 - The ROM <Mrom__varindex0020> will be implemented as a read-only BLOCK RAM, absorbing the register: <i1>.
INFO:Xst:3044 - The ROM <Mrom__varindex0021> will be implemented as a read-only BLOCK RAM, absorbing the register: <i>.
INFO:Xst:3044 - The ROM <Mrom__varindex0019> will be implemented as a read-only BLOCK RAM, absorbing the register: <i2>.
INFO:Xst:3045 - The ROM description <Mrom__varindex0017> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0018> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0016> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0014> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0015> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0013> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0012> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0011> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0010> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0009> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0007> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0008> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0006> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0004> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0005> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0003> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0001> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0002> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <Mrom__varindex0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3225 - The RAM <Mrom__varindex0020> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mrom__varindex0021> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mrom__varindex0019> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 3
 100x8-bit single-port block RAM                       : 3
# ROMs                                                 : 19
 100x8-bit ROM                                         : 19
# Adders/Subtractors                                   : 22
 7-bit adder                                           : 22
# Counters                                             : 3
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd34 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <m_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable222> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable223> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable123> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable122> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n3_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable422> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable423> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable323> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable322> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <enable321> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <l2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n2_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m3_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_3> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_2> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_1> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <n1_0> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_6> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_5> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m1_4> has a constant value of 0 in block <FIFO>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FIFO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIFO, actual ratio is 87.
FlipFlop enable412 has been replicated 1 time(s)
FlipFlop j_0 has been replicated 1 time(s)
FlipFlop j_1 has been replicated 1 time(s)
FlipFlop j_2 has been replicated 1 time(s)
FlipFlop j_3 has been replicated 1 time(s)
FlipFlop k1_0 has been replicated 1 time(s)
FlipFlop k1_1 has been replicated 1 time(s)
FlipFlop k2_1 has been replicated 1 time(s)
FlipFlop k2_3 has been replicated 1 time(s)
FlipFlop k2_4 has been replicated 1 time(s)
FlipFlop k3_0 has been replicated 1 time(s)
FlipFlop k3_3 has been replicated 1 time(s)
FlipFlop l_0 has been replicated 1 time(s)
FlipFlop l_1 has been replicated 1 time(s)
FlipFlop l_2 has been replicated 1 time(s)
FlipFlop l_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 209
 Flip-Flops                                            : 209

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FIFO.ngr
Top Level Output File Name         : FIFO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 1249
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 81
#      LUT2_D                      : 8
#      LUT2_L                      : 15
#      LUT3                        : 160
#      LUT3_D                      : 11
#      LUT3_L                      : 23
#      LUT4                        : 627
#      LUT4_D                      : 21
#      LUT4_L                      : 59
#      MUXCY                       : 33
#      MUXF5                       : 121
#      MUXF6                       : 29
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 209
#      FD                          : 125
#      FDE                         : 25
#      FDRE                        : 29
#      FDS                         : 15
#      FDSE                        : 15
# RAMS                             : 3
#      RAMB16BWE                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      552  out of    704    78%  
 Number of Slice Flip Flops:            208  out of   1408    14%  
 Number of 4 input LUTs:               1031  out of   1408    73%  
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    108    17%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 212   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.423ns (Maximum Frequency: 134.713MHz)
   Minimum input arrival time before clock: 5.796ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.423ns (frequency: 134.713MHz)
  Total number of paths / destination ports: 9380 / 333
-------------------------------------------------------------------------
Delay:               7.423ns (Levels of Logic = 7)
  Source:            k3_2 (FF)
  Destination:       dataout2_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: k3_2 to dataout2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              43   0.495   1.099  k3_2 (k3_2)
     LUT4:I2->O            1   0.561   0.359  Mrom__varindex0011471 (Mrom__varindex001147)
     LUT4:I3->O            1   0.561   0.380  Mrom__varindex0011471_3 (Mrom__varindex0011471_3)
     LUT4:I2->O            3   0.561   0.559  dataout2_mux0000<6>2112 (dataout2_mux0000<6>2112)
     LUT4:I0->O            1   0.561   0.000  dataout2_mux0000<6>2317_SW0_G (N623)
     MUXF5:I1->O           1   0.229   0.380  dataout2_mux0000<6>2317_SW0 (N408)
     LUT4_D:I2->O          1   0.561   0.359  dataout2_mux0000<6>2366 (dataout2_mux0000<6>2366)
     LUT4:I3->O            1   0.561   0.000  dataout2_mux0000<6> (dataout2_mux0000<6>)
     FDE:D                     0.197          dataout2_6
    ----------------------------------------
    Total                      7.423ns (4.287ns logic, 3.136ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.796ns (Levels of Logic = 4)
  Source:            Rx (PAD)
  Destination:       contbit_0 (FF)
  Destination Clock: clk rising

  Data Path: Rx to contbit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.824   0.795  Rx_IBUF (Rx_IBUF)
     LUT4:I3->O            2   0.561   0.446  num_not0001_SW0 (N2)
     LUT4:I1->O           12   0.562   0.819  contbit_and00001 (contbit_not0001)
     LUT4:I3->O           11   0.561   0.793  contbit_and00002 (contbit_and0000)
     FDRE:R                    0.435          contbit_0
    ----------------------------------------
    Total                      5.796ns (2.943ns logic, 2.853ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            Tx (FF)
  Destination:       Tx (PAD)
  Source Clock:      clk rising

  Data Path: Tx to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  Tx (Tx_OBUF)
     OBUF:I->O                 4.396          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.14 secs
 
--> 

Total memory usage is 300684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  185 (   0 filtered)
Number of infos    :   49 (   0 filtered)

