module test(OUT,clk);
input clk;
output wire OUT;


endmodule