0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB4/FPGA_DEMO/FPGA_DEMO.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB4/Source Code/Lab4_TeamX_Stopwatch_fpga.v,1541333958,verilog,,,,Lab4_TeamX_Stopwatch_fpga;Time_Counter;clock_divider;clock_divider_count;divide_tenth;segament_display;switch_pulse,,,,,,,,
