{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 15:46:05 2021 " "Info: Processing started: Fri Apr 30 15:46:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count_8 -c count_8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_8 -c count_8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register count_4:inst1\|inst6 count_4:inst\|inst 340.02 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 340.02 MHz between source register \"count_4:inst1\|inst6\" and destination register \"count_4:inst\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.637 ns + Longest register register " "Info: + Longest register to register delay is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_4:inst1\|inst6 1 REG LCFF_X19_Y3_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N25; Fanout = 5; REG Node = 'count_4:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_4:inst1|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.370 ns) 0.839 ns count_4:inst\|inst~4 2 COMB LCCOMB_X19_Y3_N18 1 " "Info: 2: + IC(0.469 ns) + CELL(0.370 ns) = 0.839 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; COMB Node = 'count_4:inst\|inst~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { count_4:inst1|inst6 count_4:inst|inst~4 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.651 ns) 2.529 ns count_4:inst\|inst~2 3 COMB LCCOMB_X19_Y3_N16 1 " "Info: 3: + IC(1.039 ns) + CELL(0.651 ns) = 2.529 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 1; COMB Node = 'count_4:inst\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { count_4:inst|inst~4 count_4:inst|inst~2 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.637 ns count_4:inst\|inst 4 REG LCFF_X19_Y3_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.637 ns; Loc. = LCFF_X19_Y3_N17; Fanout = 2; REG Node = 'count_4:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count_4:inst|inst~2 count_4:inst|inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 42.81 % ) " "Info: Total cell delay = 1.129 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.508 ns ( 57.19 % ) " "Info: Total interconnect delay = 1.508 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { count_4:inst1|inst6 count_4:inst|inst~4 count_4:inst|inst~2 count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { count_4:inst1|inst6 {} count_4:inst|inst~4 {} count_4:inst|inst~2 {} count_4:inst|inst {} } { 0.000ns 0.469ns 1.039ns 0.000ns } { 0.000ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.863 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns count_4:inst\|inst 3 REG LCFF_X19_Y3_N17 2 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X19_Y3_N17; Fanout = 2; REG Node = 'count_4:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CK~clkctrl count_4:inst|inst } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst|inst {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.863 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns count_4:inst1\|inst6 3 REG LCFF_X19_Y3_N25 5 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X19_Y3_N25; Fanout = 5; REG Node = 'count_4:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst1|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst|inst {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst1|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { count_4:inst1|inst6 count_4:inst|inst~4 count_4:inst|inst~2 count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { count_4:inst1|inst6 {} count_4:inst|inst~4 {} count_4:inst|inst~2 {} count_4:inst|inst {} } { 0.000ns 0.469ns 1.039ns 0.000ns } { 0.000ns 0.370ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst|inst {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst1|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_4:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { count_4:inst|inst {} } {  } {  } "" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 344 424 160 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "count_4:inst\|inst6 D6 CK 5.234 ns register " "Info: tsu for register \"count_4:inst\|inst6\" (data pin = \"D6\", clock pin = \"CK\") is 5.234 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.137 ns + Longest pin register " "Info: + Longest pin to register delay is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D6 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'D6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { 16 -16 152 32 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.431 ns) + CELL(0.624 ns) 8.029 ns count_4:inst\|x1_2_1:inst9\|inst5~104 2 COMB LCCOMB_X19_Y3_N22 1 " "Info: 2: + IC(6.431 ns) + CELL(0.624 ns) = 8.029 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 1; COMB Node = 'count_4:inst\|x1_2_1:inst9\|inst5~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { D6 count_4:inst|x1_2_1:inst9|inst5~104 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "D:/wangyi/task/count_8/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.137 ns count_4:inst\|inst6 3 REG LCFF_X19_Y3_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.137 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 3; REG Node = 'count_4:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count_4:inst|x1_2_1:inst9|inst5~104 count_4:inst|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.706 ns ( 20.97 % ) " "Info: Total cell delay = 1.706 ns ( 20.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.431 ns ( 79.03 % ) " "Info: Total interconnect delay = 6.431 ns ( 79.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { D6 count_4:inst|x1_2_1:inst9|inst5~104 count_4:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { D6 {} D6~combout {} count_4:inst|x1_2_1:inst9|inst5~104 {} count_4:inst|inst6 {} } { 0.000ns 0.000ns 6.431ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns count_4:inst\|inst6 3 REG LCFF_X19_Y3_N23 3 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 3; REG Node = 'count_4:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CK~clkctrl count_4:inst|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { D6 count_4:inst|x1_2_1:inst9|inst5~104 count_4:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { D6 {} D6~combout {} count_4:inst|x1_2_1:inst9|inst5~104 {} count_4:inst|inst6 {} } { 0.000ns 0.000ns 6.431ns 0.000ns } { 0.000ns 0.974ns 0.624ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK Q4 count_4:inst1\|inst6 9.344 ns register " "Info: tco from clock \"CK\" to destination pin \"Q4\" through register \"count_4:inst1\|inst6\" is 9.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns count_4:inst1\|inst6 3 REG LCFF_X19_Y3_N25 5 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X19_Y3_N25; Fanout = 5; REG Node = 'count_4:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst1|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.177 ns + Longest register pin " "Info: + Longest register to pin delay is 6.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_4:inst1\|inst6 1 REG LCFF_X19_Y3_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N25; Fanout = 5; REG Node = 'count_4:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_4:inst1|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.081 ns) + CELL(3.096 ns) 6.177 ns Q4 2 PIN PIN_40 0 " "Info: 2: + IC(3.081 ns) + CELL(3.096 ns) = 6.177 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Q4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { count_4:inst1|inst6 Q4 } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { 160 752 928 176 "Q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 50.12 % ) " "Info: Total cell delay = 3.096 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.081 ns ( 49.88 % ) " "Info: Total interconnect delay = 3.081 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { count_4:inst1|inst6 Q4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { count_4:inst1|inst6 {} Q4 {} } { 0.000ns 3.081ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst1|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.177 ns" { count_4:inst1|inst6 Q4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.177 ns" { count_4:inst1|inst6 {} Q4 {} } { 0.000ns 3.081ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "count_4:inst3\|inst6 LD CK -0.351 ns register " "Info: th for register \"count_4:inst3\|inst6\" (data pin = \"LD\", clock pin = \"CK\") is -0.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -136 160 328 -120 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns count_4:inst3\|inst6 3 REG LCFF_X19_Y3_N31 5 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X19_Y3_N31; Fanout = 5; REG Node = 'count_4:inst3\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CK~clkctrl count_4:inst3|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst3|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst3|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.520 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LD 1 PIN PIN_130 8 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 8; PIN Node = 'LD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } } { "count_8.bdf" "" { Schematic "D:/wangyi/task/count_8/count_8.bdf" { { -208 152 320 -192 "LD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.206 ns) 3.412 ns count_4:inst3\|x1_2_1:inst9\|inst5~10 2 COMB LCCOMB_X19_Y3_N30 1 " "Info: 2: + IC(2.056 ns) + CELL(0.206 ns) = 3.412 ns; Loc. = LCCOMB_X19_Y3_N30; Fanout = 1; COMB Node = 'count_4:inst3\|x1_2_1:inst9\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { LD count_4:inst3|x1_2_1:inst9|inst5~10 } "NODE_NAME" } } { "x1_2_1.bdf" "" { Schematic "D:/wangyi/task/count_8/x1_2_1.bdf" { { 96 560 624 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.520 ns count_4:inst3\|inst6 3 REG LCFF_X19_Y3_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.520 ns; Loc. = LCFF_X19_Y3_N31; Fanout = 5; REG Node = 'count_4:inst3\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count_4:inst3|x1_2_1:inst9|inst5~10 count_4:inst3|inst6 } "NODE_NAME" } } { "count_4.bdf" "" { Schematic "D:/wangyi/task/count_8/count_4.bdf" { { 96 544 624 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 41.59 % ) " "Info: Total cell delay = 1.464 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 58.41 % ) " "Info: Total interconnect delay = 2.056 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { LD count_4:inst3|x1_2_1:inst9|inst5~10 count_4:inst3|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { LD {} LD~combout {} count_4:inst3|x1_2_1:inst9|inst5~10 {} count_4:inst3|inst6 {} } { 0.000ns 0.000ns 2.056ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CK CK~clkctrl count_4:inst3|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CK {} CK~combout {} CK~clkctrl {} count_4:inst3|inst6 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { LD count_4:inst3|x1_2_1:inst9|inst5~10 count_4:inst3|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { LD {} LD~combout {} count_4:inst3|x1_2_1:inst9|inst5~10 {} count_4:inst3|inst6 {} } { 0.000ns 0.000ns 2.056ns 0.000ns } { 0.000ns 1.150ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 30 15:46:05 2021 " "Info: Processing ended: Fri Apr 30 15:46:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
