// Example zsim config file
// Models a hypothetical Skylake-like 32-core CMP, 64MB shared LLC, mesh network, 6-channel DDR4

sim = {
    stats = "test4cores"
    domains = 1;
    phaseLength = 1000;
    statsPhaseInterval = 10000;
    pinOptions = "-ifeellucky";
    //pinOptions = "-inline 0";
    //gmMBytes = 8192;
};

sys = {
    caches = {
        l1d = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            caches = 4;
            latency = 4;
            size = 32768;
        };
        l1i = {
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            caches = 4;
            latency = 3;
            size = 32768;
        };
        l2 = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
	    type = "Timing";
	    mshrs = 10;
            caches = 4;
            latency = 7;
            children = "l1i|l1d";
            size = 262144;
        };
        l3 = {
            array = {
                hash = "H3";
                type = "SetAssoc";
                ways = 16;
            };
	    type = "Timing";
	    mshrs = 16;
            banks = 4;
            caches = 1;
            latency = 27;
            children = "l2";
	    size = 8388608;
        };
    };

    cores = {
        skylake = {
            cores = 4;
            dcache = "l1d";
            icache = "l1i";
            type = "OOO";
        };
    };

    frequency = 2800;
    lineSize = 64;
    networkType = "mesh";
    networkFile = "network_4.mesh";

    mem = {
        addrMapping = "rank:col:bank";
	    #splitAddrs = False;
        closedPage = True;
        controllerLatency = 40;
        controllers = 1;
        tech = "DDR4-2400-CL17";
        type = "DDR";
    };
};

process0 = {
    command = "../workloads/STREAM/stream_add 4";
    startFastForwarded = True;
};
