
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={11,rS,rT,imm}                         Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={11,rS,rT,imm}                                IMem-Read(S9,S7,S2)
	S11= IMem.Out=>FU.IR_IF                                     Premise(F6)
	S12= FU.IR_IF={11,rS,rT,imm}                                Path(S10,S11)
	S13= IMem.Out=>IR_ID.In                                     Premise(F7)
	S14= IR_ID.In={11,rS,rT,imm}                                Path(S10,S13)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S16= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S17= IR_ID.Out=>FU.IR_ID                                    Premise(F10)
	S18= IR_ID.Out31_26=>CU_ID.Op                               Premise(F11)
	S19= IR_ID.Out25_21=>GPR.RReg1                              Premise(F12)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F13)
	S21= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F14)
	S22= FU.OutID1=>A_EX.In                                     Premise(F15)
	S23= IR_ID.Out=>IR_EX.In                                    Premise(F16)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S26= IR_EX.Out=>FU.IR_EX                                    Premise(F19)
	S27= IR_EX.Out31_26=>CU_EX.Op                               Premise(F20)
	S28= A_EX.Out=>ALU.A                                        Premise(F21)
	S29= IR_EX.Out15_0=>LIMMEXT.In                              Premise(F22)
	S30= LIMMEXT.Out=>ALU.B                                     Premise(F23)
	S31= ALU.Out=>ALUOut_MEM.In                                 Premise(F24)
	S32= ALU.Out=>FU.InEX                                       Premise(F25)
	S33= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F26)
	S34= IR_EX.Out=>IR_MEM.In                                   Premise(F27)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F28)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F29)
	S37= IR_MEM.Out=>IR_WB.In                                   Premise(F30)
	S38= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F31)
	S39= ALUOut_MEM.Out=>FU.InMEM                               Premise(F32)
	S40= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F33)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F34)
	S42= IR_WB.Out31_26=>CU_WB.Op                               Premise(F35)
	S43= IR_WB.Out20_16=>GPR.WReg                               Premise(F36)
	S44= ALUOut_WB.Out=>GPR.WData                               Premise(F37)
	S45= ALUOut_WB.Out=>FU.InWB                                 Premise(F38)
	S46= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F39)
	S47= CtrlPC=0                                               Premise(F40)
	S48= CtrlPCInc=1                                            Premise(F41)
	S49= PC[Out]=addr+4                                         PC-Inc(S1,S47,S48)
	S50= PC[CIA]=addr                                           PC-Inc(S1,S47,S48)
	S51= CtrlIMem=0                                             Premise(F42)
	S52= IMem[{pid,addr}]={11,rS,rT,imm}                        IMem-Hold(S2,S51)
	S53= CtrlASIDIn=0                                           Premise(F43)
	S54= CtrlCP0=0                                              Premise(F44)
	S55= CP0[ASID]=pid                                          CP0-Hold(S0,S54)
	S56= CtrlEPCIn=0                                            Premise(F45)
	S57= CtrlExCodeIn=0                                         Premise(F46)
	S58= CtrlIR_ID=1                                            Premise(F47)
	S59= [IR_ID]={11,rS,rT,imm}                                 IR_ID-Write(S14,S58)
	S60= CtrlGPR=0                                              Premise(F48)
	S61= GPR[rS]=a                                              GPR-Hold(S3,S60)
	S62= CtrlA_EX=0                                             Premise(F49)
	S63= CtrlIR_EX=0                                            Premise(F50)
	S64= CtrlALUOut_MEM=0                                       Premise(F51)
	S65= CtrlIR_MEM=0                                           Premise(F52)
	S66= CtrlIR_WB=0                                            Premise(F53)
	S67= CtrlALUOut_WB=0                                        Premise(F54)

ID	S68= PC.Out=addr+4                                          PC-Out(S49)
	S69= PC.CIA=addr                                            PC-Out(S50)
	S70= PC.CIA31_28=addr[31:28]                                PC-Out(S50)
	S71= CP0.ASID=pid                                           CP0-Read-ASID(S55)
	S72= IR_ID.Out={11,rS,rT,imm}                               IR-Out(S59)
	S73= IR_ID.Out31_26=11                                      IR-Out(S59)
	S74= IR_ID.Out25_21=rS                                      IR-Out(S59)
	S75= IR_ID.Out20_16=rT                                      IR-Out(S59)
	S76= IR_ID.Out15_0=imm                                      IR-Out(S59)
	S77= PC.Out=>IMem.RAddr                                     Premise(F55)
	S78= IMem.RAddr=addr+4                                      Path(S68,S77)
	S79= CP0.ASID=>IMem.ASID                                    Premise(F56)
	S80= IMem.ASID=pid                                          Path(S71,S79)
	S81= IMem.Out=>FU.IR_IF                                     Premise(F57)
	S82= IMem.Out=>IR_ID.In                                     Premise(F58)
	S83= FU.Halt_IF=>CU_IF.Halt                                 Premise(F59)
	S84= FU.Bub_IF=>CU_IF.Bub                                   Premise(F60)
	S85= IR_ID.Out=>FU.IR_ID                                    Premise(F61)
	S86= FU.IR_ID={11,rS,rT,imm}                                Path(S72,S85)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F62)
	S88= CU_ID.Op=11                                            Path(S73,S87)
	S89= CU_ID.Func=cmpu_cmps                                   CU_ID(S88)
	S90= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S91= GPR.RReg1=rS                                           Path(S74,S90)
	S92= GPR.Rdata1=a                                           GPR-Read(S91,S61)
	S93= GPR.Rdata1=>FU.InID1                                   Premise(F64)
	S94= FU.InID1=a                                             Path(S92,S93)
	S95= FU.OutID1=FU(a)                                        FU-Forward(S94)
	S96= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F65)
	S97= FU.InID1_RReg=rS                                       Path(S74,S96)
	S98= FU.OutID1=>A_EX.In                                     Premise(F66)
	S99= A_EX.In=FU(a)                                          Path(S95,S98)
	S100= IR_ID.Out=>IR_EX.In                                   Premise(F67)
	S101= IR_EX.In={11,rS,rT,imm}                               Path(S72,S100)
	S102= FU.Halt_ID=>CU_ID.Halt                                Premise(F68)
	S103= FU.Bub_ID=>CU_ID.Bub                                  Premise(F69)
	S104= FU.InID2_RReg=5'b00000                                Premise(F70)
	S105= IR_EX.Out=>FU.IR_EX                                   Premise(F71)
	S106= IR_EX.Out31_26=>CU_EX.Op                              Premise(F72)
	S107= A_EX.Out=>ALU.A                                       Premise(F73)
	S108= IR_EX.Out15_0=>LIMMEXT.In                             Premise(F74)
	S109= LIMMEXT.Out=>ALU.B                                    Premise(F75)
	S110= ALU.Out=>ALUOut_MEM.In                                Premise(F76)
	S111= ALU.Out=>FU.InEX                                      Premise(F77)
	S112= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F78)
	S113= IR_EX.Out=>IR_MEM.In                                  Premise(F79)
	S114= IR_MEM.Out=>FU.IR_MEM                                 Premise(F80)
	S115= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F81)
	S116= IR_MEM.Out=>IR_WB.In                                  Premise(F82)
	S117= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F83)
	S118= ALUOut_MEM.Out=>FU.InMEM                              Premise(F84)
	S119= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F85)
	S120= IR_WB.Out=>FU.IR_WB                                   Premise(F86)
	S121= IR_WB.Out31_26=>CU_WB.Op                              Premise(F87)
	S122= IR_WB.Out20_16=>GPR.WReg                              Premise(F88)
	S123= ALUOut_WB.Out=>GPR.WData                              Premise(F89)
	S124= ALUOut_WB.Out=>FU.InWB                                Premise(F90)
	S125= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F91)
	S126= CtrlPC=0                                              Premise(F92)
	S127= CtrlPCInc=0                                           Premise(F93)
	S128= PC[CIA]=addr                                          PC-Hold(S50,S127)
	S129= PC[Out]=addr+4                                        PC-Hold(S49,S126,S127)
	S130= CtrlIMem=0                                            Premise(F94)
	S131= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S52,S130)
	S132= CtrlASIDIn=0                                          Premise(F95)
	S133= CtrlCP0=0                                             Premise(F96)
	S134= CP0[ASID]=pid                                         CP0-Hold(S55,S133)
	S135= CtrlEPCIn=0                                           Premise(F97)
	S136= CtrlExCodeIn=0                                        Premise(F98)
	S137= CtrlIR_ID=0                                           Premise(F99)
	S138= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S59,S137)
	S139= CtrlGPR=0                                             Premise(F100)
	S140= GPR[rS]=a                                             GPR-Hold(S61,S139)
	S141= CtrlA_EX=1                                            Premise(F101)
	S142= [A_EX]=FU(a)                                          A_EX-Write(S99,S141)
	S143= CtrlIR_EX=1                                           Premise(F102)
	S144= [IR_EX]={11,rS,rT,imm}                                IR_EX-Write(S101,S143)
	S145= CtrlALUOut_MEM=0                                      Premise(F103)
	S146= CtrlIR_MEM=0                                          Premise(F104)
	S147= CtrlIR_WB=0                                           Premise(F105)
	S148= CtrlALUOut_WB=0                                       Premise(F106)

EX	S149= PC.CIA=addr                                           PC-Out(S128)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S128)
	S151= PC.Out=addr+4                                         PC-Out(S129)
	S152= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S153= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S138)
	S154= IR_ID.Out31_26=11                                     IR-Out(S138)
	S155= IR_ID.Out25_21=rS                                     IR-Out(S138)
	S156= IR_ID.Out20_16=rT                                     IR-Out(S138)
	S157= IR_ID.Out15_0=imm                                     IR-Out(S138)
	S158= A_EX.Out=FU(a)                                        A_EX-Out(S142)
	S159= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S142)
	S160= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S142)
	S161= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S144)
	S162= IR_EX.Out31_26=11                                     IR_EX-Out(S144)
	S163= IR_EX.Out25_21=rS                                     IR_EX-Out(S144)
	S164= IR_EX.Out20_16=rT                                     IR_EX-Out(S144)
	S165= IR_EX.Out15_0=imm                                     IR_EX-Out(S144)
	S166= PC.Out=>IMem.RAddr                                    Premise(F107)
	S167= IMem.RAddr=addr+4                                     Path(S151,S166)
	S168= CP0.ASID=>IMem.ASID                                   Premise(F108)
	S169= IMem.ASID=pid                                         Path(S152,S168)
	S170= IMem.Out=>FU.IR_IF                                    Premise(F109)
	S171= IMem.Out=>IR_ID.In                                    Premise(F110)
	S172= FU.Halt_IF=>CU_IF.Halt                                Premise(F111)
	S173= FU.Bub_IF=>CU_IF.Bub                                  Premise(F112)
	S174= IR_ID.Out=>FU.IR_ID                                   Premise(F113)
	S175= FU.IR_ID={11,rS,rT,imm}                               Path(S153,S174)
	S176= IR_ID.Out31_26=>CU_ID.Op                              Premise(F114)
	S177= CU_ID.Op=11                                           Path(S154,S176)
	S178= CU_ID.Func=cmpu_cmps                                  CU_ID(S177)
	S179= IR_ID.Out25_21=>GPR.RReg1                             Premise(F115)
	S180= GPR.RReg1=rS                                          Path(S155,S179)
	S181= GPR.Rdata1=a                                          GPR-Read(S180,S140)
	S182= GPR.Rdata1=>FU.InID1                                  Premise(F116)
	S183= FU.InID1=a                                            Path(S181,S182)
	S184= FU.OutID1=FU(a)                                       FU-Forward(S183)
	S185= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F117)
	S186= FU.InID1_RReg=rS                                      Path(S155,S185)
	S187= FU.OutID1=>A_EX.In                                    Premise(F118)
	S188= A_EX.In=FU(a)                                         Path(S184,S187)
	S189= IR_ID.Out=>IR_EX.In                                   Premise(F119)
	S190= IR_EX.In={11,rS,rT,imm}                               Path(S153,S189)
	S191= FU.Halt_ID=>CU_ID.Halt                                Premise(F120)
	S192= FU.Bub_ID=>CU_ID.Bub                                  Premise(F121)
	S193= IR_EX.Out=>FU.IR_EX                                   Premise(F122)
	S194= FU.IR_EX={11,rS,rT,imm}                               Path(S161,S193)
	S195= IR_EX.Out31_26=>CU_EX.Op                              Premise(F123)
	S196= CU_EX.Op=11                                           Path(S162,S195)
	S197= CU_EX.Func=cmpu_cmps                                  CU_EX(S196)
	S198= A_EX.Out=>ALU.A                                       Premise(F124)
	S199= ALU.A=FU(a)                                           Path(S158,S198)
	S200= IR_EX.Out15_0=>LIMMEXT.In                             Premise(F125)
	S201= LIMMEXT.In=imm                                        Path(S165,S200)
	S202= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S201)
	S203= LIMMEXT.Out=>ALU.B                                    Premise(F126)
	S204= ALU.B={16{0},imm}                                     Path(S202,S203)
	S205= ALU.Func=6'b000111                                    Premise(F127)
	S206= ALU.Out={31{0},(FU(a)<u{16{0},imm})}                  ALU(S199,S204)
	S207= ALU.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]        ALU(S199,S204)
	S208= ALU.CMP=Compare0({31{0},(FU(a)<u{16{0},imm})})        ALU(S199,S204)
	S209= ALU.OV=OverFlow({31{0},(FU(a)<u{16{0},imm})})         ALU(S199,S204)
	S210= ALU.CA=Carry({31{0},(FU(a)<u{16{0},imm})})            ALU(S199,S204)
	S211= ALU.Out=>ALUOut_MEM.In                                Premise(F128)
	S212= ALUOut_MEM.In={31{0},(FU(a)<u{16{0},imm})}            Path(S206,S211)
	S213= ALU.Out=>FU.InEX                                      Premise(F129)
	S214= FU.InEX={31{0},(FU(a)<u{16{0},imm})}                  Path(S206,S213)
	S215= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F130)
	S216= FU.InEX_WReg=rT                                       Path(S164,S215)
	S217= IR_EX.Out=>IR_MEM.In                                  Premise(F131)
	S218= IR_MEM.In={11,rS,rT,imm}                              Path(S161,S217)
	S219= IR_MEM.Out=>FU.IR_MEM                                 Premise(F132)
	S220= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F133)
	S221= IR_MEM.Out=>IR_WB.In                                  Premise(F134)
	S222= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F135)
	S223= ALUOut_MEM.Out=>FU.InMEM                              Premise(F136)
	S224= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F137)
	S225= IR_WB.Out=>FU.IR_WB                                   Premise(F138)
	S226= IR_WB.Out31_26=>CU_WB.Op                              Premise(F139)
	S227= IR_WB.Out20_16=>GPR.WReg                              Premise(F140)
	S228= ALUOut_WB.Out=>GPR.WData                              Premise(F141)
	S229= ALUOut_WB.Out=>FU.InWB                                Premise(F142)
	S230= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F143)
	S231= CtrlPC=0                                              Premise(F144)
	S232= CtrlPCInc=0                                           Premise(F145)
	S233= PC[CIA]=addr                                          PC-Hold(S128,S232)
	S234= PC[Out]=addr+4                                        PC-Hold(S129,S231,S232)
	S235= CtrlIMem=0                                            Premise(F146)
	S236= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S131,S235)
	S237= CtrlASIDIn=0                                          Premise(F147)
	S238= CtrlCP0=0                                             Premise(F148)
	S239= CP0[ASID]=pid                                         CP0-Hold(S134,S238)
	S240= CtrlEPCIn=0                                           Premise(F149)
	S241= CtrlExCodeIn=0                                        Premise(F150)
	S242= CtrlIR_ID=0                                           Premise(F151)
	S243= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S138,S242)
	S244= CtrlGPR=0                                             Premise(F152)
	S245= GPR[rS]=a                                             GPR-Hold(S140,S244)
	S246= CtrlA_EX=0                                            Premise(F153)
	S247= [A_EX]=FU(a)                                          A_EX-Hold(S142,S246)
	S248= CtrlIR_EX=0                                           Premise(F154)
	S249= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S144,S248)
	S250= CtrlALUOut_MEM=1                                      Premise(F155)
	S251= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Write(S212,S250)
	S252= CtrlIR_MEM=1                                          Premise(F156)
	S253= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Write(S218,S252)
	S254= CtrlIR_WB=0                                           Premise(F157)
	S255= CtrlALUOut_WB=0                                       Premise(F158)

MEM	S256= PC.CIA=addr                                           PC-Out(S233)
	S257= PC.CIA31_28=addr[31:28]                               PC-Out(S233)
	S258= PC.Out=addr+4                                         PC-Out(S234)
	S259= CP0.ASID=pid                                          CP0-Read-ASID(S239)
	S260= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S243)
	S261= IR_ID.Out31_26=11                                     IR-Out(S243)
	S262= IR_ID.Out25_21=rS                                     IR-Out(S243)
	S263= IR_ID.Out20_16=rT                                     IR-Out(S243)
	S264= IR_ID.Out15_0=imm                                     IR-Out(S243)
	S265= A_EX.Out=FU(a)                                        A_EX-Out(S247)
	S266= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S247)
	S267= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S247)
	S268= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S249)
	S269= IR_EX.Out31_26=11                                     IR_EX-Out(S249)
	S270= IR_EX.Out25_21=rS                                     IR_EX-Out(S249)
	S271= IR_EX.Out20_16=rT                                     IR_EX-Out(S249)
	S272= IR_EX.Out15_0=imm                                     IR_EX-Out(S249)
	S273= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_MEM-Out(S251)
	S274= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_MEM-Out(S251)
	S275= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_MEM-Out(S251)
	S276= IR_MEM.Out={11,rS,rT,imm}                             IR_MEM-Out(S253)
	S277= IR_MEM.Out31_26=11                                    IR_MEM-Out(S253)
	S278= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S253)
	S279= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S253)
	S280= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S253)
	S281= PC.Out=>IMem.RAddr                                    Premise(F159)
	S282= IMem.RAddr=addr+4                                     Path(S258,S281)
	S283= CP0.ASID=>IMem.ASID                                   Premise(F160)
	S284= IMem.ASID=pid                                         Path(S259,S283)
	S285= IMem.Out=>FU.IR_IF                                    Premise(F161)
	S286= IMem.Out=>IR_ID.In                                    Premise(F162)
	S287= FU.Halt_IF=>CU_IF.Halt                                Premise(F163)
	S288= FU.Bub_IF=>CU_IF.Bub                                  Premise(F164)
	S289= IR_ID.Out=>FU.IR_ID                                   Premise(F165)
	S290= FU.IR_ID={11,rS,rT,imm}                               Path(S260,S289)
	S291= IR_ID.Out31_26=>CU_ID.Op                              Premise(F166)
	S292= CU_ID.Op=11                                           Path(S261,S291)
	S293= CU_ID.Func=cmpu_cmps                                  CU_ID(S292)
	S294= IR_ID.Out25_21=>GPR.RReg1                             Premise(F167)
	S295= GPR.RReg1=rS                                          Path(S262,S294)
	S296= GPR.Rdata1=a                                          GPR-Read(S295,S245)
	S297= GPR.Rdata1=>FU.InID1                                  Premise(F168)
	S298= FU.InID1=a                                            Path(S296,S297)
	S299= FU.OutID1=FU(a)                                       FU-Forward(S298)
	S300= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F169)
	S301= FU.InID1_RReg=rS                                      Path(S262,S300)
	S302= FU.OutID1=>A_EX.In                                    Premise(F170)
	S303= A_EX.In=FU(a)                                         Path(S299,S302)
	S304= IR_ID.Out=>IR_EX.In                                   Premise(F171)
	S305= IR_EX.In={11,rS,rT,imm}                               Path(S260,S304)
	S306= FU.Halt_ID=>CU_ID.Halt                                Premise(F172)
	S307= FU.Bub_ID=>CU_ID.Bub                                  Premise(F173)
	S308= IR_EX.Out=>FU.IR_EX                                   Premise(F174)
	S309= FU.IR_EX={11,rS,rT,imm}                               Path(S268,S308)
	S310= IR_EX.Out31_26=>CU_EX.Op                              Premise(F175)
	S311= CU_EX.Op=11                                           Path(S269,S310)
	S312= CU_EX.Func=cmpu_cmps                                  CU_EX(S311)
	S313= A_EX.Out=>ALU.A                                       Premise(F176)
	S314= ALU.A=FU(a)                                           Path(S265,S313)
	S315= IR_EX.Out15_0=>LIMMEXT.In                             Premise(F177)
	S316= LIMMEXT.In=imm                                        Path(S272,S315)
	S317= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S316)
	S318= LIMMEXT.Out=>ALU.B                                    Premise(F178)
	S319= ALU.B={16{0},imm}                                     Path(S317,S318)
	S320= ALU.Out=>ALUOut_MEM.In                                Premise(F179)
	S321= ALU.Out=>FU.InEX                                      Premise(F180)
	S322= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F181)
	S323= FU.InEX_WReg=rT                                       Path(S271,S322)
	S324= IR_EX.Out=>IR_MEM.In                                  Premise(F182)
	S325= IR_MEM.In={11,rS,rT,imm}                              Path(S268,S324)
	S326= IR_MEM.Out=>FU.IR_MEM                                 Premise(F183)
	S327= FU.IR_MEM={11,rS,rT,imm}                              Path(S276,S326)
	S328= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F184)
	S329= CU_MEM.Op=11                                          Path(S277,S328)
	S330= CU_MEM.Func=cmpu_cmps                                 CU_MEM(S329)
	S331= IR_MEM.Out=>IR_WB.In                                  Premise(F185)
	S332= IR_WB.In={11,rS,rT,imm}                               Path(S276,S331)
	S333= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F186)
	S334= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}             Path(S273,S333)
	S335= ALUOut_MEM.Out=>FU.InMEM                              Premise(F187)
	S336= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                 Path(S273,S335)
	S337= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F188)
	S338= FU.InMEM_WReg=rT                                      Path(S279,S337)
	S339= IR_WB.Out=>FU.IR_WB                                   Premise(F189)
	S340= IR_WB.Out31_26=>CU_WB.Op                              Premise(F190)
	S341= IR_WB.Out20_16=>GPR.WReg                              Premise(F191)
	S342= ALUOut_WB.Out=>GPR.WData                              Premise(F192)
	S343= ALUOut_WB.Out=>FU.InWB                                Premise(F193)
	S344= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F194)
	S345= CtrlPC=0                                              Premise(F195)
	S346= CtrlPCInc=0                                           Premise(F196)
	S347= PC[CIA]=addr                                          PC-Hold(S233,S346)
	S348= PC[Out]=addr+4                                        PC-Hold(S234,S345,S346)
	S349= CtrlIMem=0                                            Premise(F197)
	S350= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S236,S349)
	S351= CtrlASIDIn=0                                          Premise(F198)
	S352= CtrlCP0=0                                             Premise(F199)
	S353= CP0[ASID]=pid                                         CP0-Hold(S239,S352)
	S354= CtrlEPCIn=0                                           Premise(F200)
	S355= CtrlExCodeIn=0                                        Premise(F201)
	S356= CtrlIR_ID=0                                           Premise(F202)
	S357= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S243,S356)
	S358= CtrlGPR=0                                             Premise(F203)
	S359= GPR[rS]=a                                             GPR-Hold(S245,S358)
	S360= CtrlA_EX=0                                            Premise(F204)
	S361= [A_EX]=FU(a)                                          A_EX-Hold(S247,S360)
	S362= CtrlIR_EX=0                                           Premise(F205)
	S363= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S249,S362)
	S364= CtrlALUOut_MEM=0                                      Premise(F206)
	S365= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Hold(S251,S364)
	S366= CtrlIR_MEM=0                                          Premise(F207)
	S367= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Hold(S253,S366)
	S368= CtrlIR_WB=1                                           Premise(F208)
	S369= [IR_WB]={11,rS,rT,imm}                                IR_WB-Write(S332,S368)
	S370= CtrlALUOut_WB=1                                       Premise(F209)
	S371= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}              ALUOut_WB-Write(S334,S370)

WB	S372= PC.CIA=addr                                           PC-Out(S347)
	S373= PC.CIA31_28=addr[31:28]                               PC-Out(S347)
	S374= PC.Out=addr+4                                         PC-Out(S348)
	S375= CP0.ASID=pid                                          CP0-Read-ASID(S353)
	S376= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S357)
	S377= IR_ID.Out31_26=11                                     IR-Out(S357)
	S378= IR_ID.Out25_21=rS                                     IR-Out(S357)
	S379= IR_ID.Out20_16=rT                                     IR-Out(S357)
	S380= IR_ID.Out15_0=imm                                     IR-Out(S357)
	S381= A_EX.Out=FU(a)                                        A_EX-Out(S361)
	S382= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S361)
	S383= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S361)
	S384= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S363)
	S385= IR_EX.Out31_26=11                                     IR_EX-Out(S363)
	S386= IR_EX.Out25_21=rS                                     IR_EX-Out(S363)
	S387= IR_EX.Out20_16=rT                                     IR_EX-Out(S363)
	S388= IR_EX.Out15_0=imm                                     IR_EX-Out(S363)
	S389= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_MEM-Out(S365)
	S390= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_MEM-Out(S365)
	S391= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_MEM-Out(S365)
	S392= IR_MEM.Out={11,rS,rT,imm}                             IR_MEM-Out(S367)
	S393= IR_MEM.Out31_26=11                                    IR_MEM-Out(S367)
	S394= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S367)
	S395= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S367)
	S396= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S367)
	S397= IR_WB.Out={11,rS,rT,imm}                              IR-Out(S369)
	S398= IR_WB.Out31_26=11                                     IR-Out(S369)
	S399= IR_WB.Out25_21=rS                                     IR-Out(S369)
	S400= IR_WB.Out20_16=rT                                     IR-Out(S369)
	S401= IR_WB.Out15_0=imm                                     IR-Out(S369)
	S402= ALUOut_WB.Out={31{0},(FU(a)<u{16{0},imm})}            ALUOut_WB-Out(S371)
	S403= ALUOut_WB.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]  ALUOut_WB-Out(S371)
	S404= ALUOut_WB.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]  ALUOut_WB-Out(S371)
	S405= PC.Out=>IMem.RAddr                                    Premise(F210)
	S406= IMem.RAddr=addr+4                                     Path(S374,S405)
	S407= CP0.ASID=>IMem.ASID                                   Premise(F211)
	S408= IMem.ASID=pid                                         Path(S375,S407)
	S409= IMem.Out=>FU.IR_IF                                    Premise(F212)
	S410= IMem.Out=>IR_ID.In                                    Premise(F213)
	S411= FU.Halt_IF=>CU_IF.Halt                                Premise(F214)
	S412= FU.Bub_IF=>CU_IF.Bub                                  Premise(F215)
	S413= IR_ID.Out=>FU.IR_ID                                   Premise(F216)
	S414= FU.IR_ID={11,rS,rT,imm}                               Path(S376,S413)
	S415= IR_ID.Out31_26=>CU_ID.Op                              Premise(F217)
	S416= CU_ID.Op=11                                           Path(S377,S415)
	S417= CU_ID.Func=cmpu_cmps                                  CU_ID(S416)
	S418= IR_ID.Out25_21=>GPR.RReg1                             Premise(F218)
	S419= GPR.RReg1=rS                                          Path(S378,S418)
	S420= GPR.Rdata1=a                                          GPR-Read(S419,S359)
	S421= GPR.Rdata1=>FU.InID1                                  Premise(F219)
	S422= FU.InID1=a                                            Path(S420,S421)
	S423= FU.OutID1=FU(a)                                       FU-Forward(S422)
	S424= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F220)
	S425= FU.InID1_RReg=rS                                      Path(S378,S424)
	S426= FU.OutID1=>A_EX.In                                    Premise(F221)
	S427= A_EX.In=FU(a)                                         Path(S423,S426)
	S428= IR_ID.Out=>IR_EX.In                                   Premise(F222)
	S429= IR_EX.In={11,rS,rT,imm}                               Path(S376,S428)
	S430= FU.Halt_ID=>CU_ID.Halt                                Premise(F223)
	S431= FU.Bub_ID=>CU_ID.Bub                                  Premise(F224)
	S432= IR_EX.Out=>FU.IR_EX                                   Premise(F225)
	S433= FU.IR_EX={11,rS,rT,imm}                               Path(S384,S432)
	S434= IR_EX.Out31_26=>CU_EX.Op                              Premise(F226)
	S435= CU_EX.Op=11                                           Path(S385,S434)
	S436= CU_EX.Func=cmpu_cmps                                  CU_EX(S435)
	S437= A_EX.Out=>ALU.A                                       Premise(F227)
	S438= ALU.A=FU(a)                                           Path(S381,S437)
	S439= IR_EX.Out15_0=>LIMMEXT.In                             Premise(F228)
	S440= LIMMEXT.In=imm                                        Path(S388,S439)
	S441= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S440)
	S442= LIMMEXT.Out=>ALU.B                                    Premise(F229)
	S443= ALU.B={16{0},imm}                                     Path(S441,S442)
	S444= ALU.Out=>ALUOut_MEM.In                                Premise(F230)
	S445= ALU.Out=>FU.InEX                                      Premise(F231)
	S446= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F232)
	S447= FU.InEX_WReg=rT                                       Path(S387,S446)
	S448= IR_EX.Out=>IR_MEM.In                                  Premise(F233)
	S449= IR_MEM.In={11,rS,rT,imm}                              Path(S384,S448)
	S450= IR_MEM.Out=>FU.IR_MEM                                 Premise(F234)
	S451= FU.IR_MEM={11,rS,rT,imm}                              Path(S392,S450)
	S452= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F235)
	S453= CU_MEM.Op=11                                          Path(S393,S452)
	S454= CU_MEM.Func=cmpu_cmps                                 CU_MEM(S453)
	S455= IR_MEM.Out=>IR_WB.In                                  Premise(F236)
	S456= IR_WB.In={11,rS,rT,imm}                               Path(S392,S455)
	S457= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S458= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}             Path(S389,S457)
	S459= ALUOut_MEM.Out=>FU.InMEM                              Premise(F238)
	S460= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                 Path(S389,S459)
	S461= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F239)
	S462= FU.InMEM_WReg=rT                                      Path(S395,S461)
	S463= IR_WB.Out=>FU.IR_WB                                   Premise(F240)
	S464= FU.IR_WB={11,rS,rT,imm}                               Path(S397,S463)
	S465= IR_WB.Out31_26=>CU_WB.Op                              Premise(F241)
	S466= CU_WB.Op=11                                           Path(S398,S465)
	S467= CU_WB.Func=cmpu_cmps                                  CU_WB(S466)
	S468= IR_WB.Out20_16=>GPR.WReg                              Premise(F242)
	S469= GPR.WReg=rT                                           Path(S400,S468)
	S470= ALUOut_WB.Out=>GPR.WData                              Premise(F243)
	S471= GPR.WData={31{0},(FU(a)<u{16{0},imm})}                Path(S402,S470)
	S472= ALUOut_WB.Out=>FU.InWB                                Premise(F244)
	S473= FU.InWB={31{0},(FU(a)<u{16{0},imm})}                  Path(S402,S472)
	S474= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F245)
	S475= FU.InWB_WReg=rT                                       Path(S400,S474)
	S476= CtrlPC=0                                              Premise(F246)
	S477= CtrlPCInc=0                                           Premise(F247)
	S478= PC[CIA]=addr                                          PC-Hold(S347,S477)
	S479= PC[Out]=addr+4                                        PC-Hold(S348,S476,S477)
	S480= CtrlIMem=0                                            Premise(F248)
	S481= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S350,S480)
	S482= CtrlASIDIn=0                                          Premise(F249)
	S483= CtrlCP0=0                                             Premise(F250)
	S484= CP0[ASID]=pid                                         CP0-Hold(S353,S483)
	S485= CtrlEPCIn=0                                           Premise(F251)
	S486= CtrlExCodeIn=0                                        Premise(F252)
	S487= CtrlIR_ID=0                                           Premise(F253)
	S488= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S357,S487)
	S489= CtrlGPR=1                                             Premise(F254)
	S490= GPR[rT]={31{0},(FU(a)<u{16{0},imm})}                  GPR-Write(S469,S471,S489)
	S491= CtrlA_EX=0                                            Premise(F255)
	S492= [A_EX]=FU(a)                                          A_EX-Hold(S361,S491)
	S493= CtrlIR_EX=0                                           Premise(F256)
	S494= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S363,S493)
	S495= CtrlALUOut_MEM=0                                      Premise(F257)
	S496= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Hold(S365,S495)
	S497= CtrlIR_MEM=0                                          Premise(F258)
	S498= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Hold(S367,S497)
	S499= CtrlIR_WB=0                                           Premise(F259)
	S500= [IR_WB]={11,rS,rT,imm}                                IR_WB-Hold(S369,S499)
	S501= CtrlALUOut_WB=0                                       Premise(F260)
	S502= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}              ALUOut_WB-Hold(S371,S501)

POST	S478= PC[CIA]=addr                                          PC-Hold(S347,S477)
	S479= PC[Out]=addr+4                                        PC-Hold(S348,S476,S477)
	S481= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S350,S480)
	S484= CP0[ASID]=pid                                         CP0-Hold(S353,S483)
	S488= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S357,S487)
	S490= GPR[rT]={31{0},(FU(a)<u{16{0},imm})}                  GPR-Write(S469,S471,S489)
	S492= [A_EX]=FU(a)                                          A_EX-Hold(S361,S491)
	S494= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S363,S493)
	S496= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Hold(S365,S495)
	S498= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Hold(S367,S497)
	S500= [IR_WB]={11,rS,rT,imm}                                IR_WB-Hold(S369,S499)
	S502= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}              ALUOut_WB-Hold(S371,S501)

