Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fbe87a45d32c4dd797102ce5a03b483d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L floating_point_v7_0_19 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sysgen_STN_tb_behav xil_defaultlib.sysgen_STN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nn_package
Compiling package xil_defaultlib.conv_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package div_gen_v5_1_18.div_gen_v5_1_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_18.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_18.pkg_addsub
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity xil_defaultlib.single_reg_w_init [\single_reg_w_init(width=1)(0,3)...]
Compiling architecture structural of entity xil_defaultlib.synth_reg_w_init [\synth_reg_w_init(width=1)(0,3)\]
Compiling architecture behavior of entity xil_defaultlib.xlclockdriver [\xlclockdriver(period=1,log_2_pe...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_default_clock_driver [bram_stn_8bit_default_clock_driv...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture bram_stn_8bit_c_addsub_v12_0_i0_arch of entity xil_defaultlib.bram_stn_8bit_c_addsub_v12_0_i0 [bram_stn_8bit_c_addsub_v12_0_i0_...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xladdsub [\bram_stn_8bit_xladdsub(core_nam...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_6d417bbfff [sysgen_constant_6d417bbfff_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_61d431801b [sysgen_constant_61d431801b_defau...]
Compiling architecture synth of entity div_gen_v5_1_18.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_18.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_18.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_18.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_18.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_18.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_18.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_18.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_18.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_18.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_18.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_18.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_18.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_18.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_18.div_gen_v5_1_18_viv [\div_gen_v5_1_18_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_18.div_gen_v5_1_18 [\div_gen_v5_1_18(c_xdevicefamily...]
Compiling architecture bram_stn_8bit_div_gen_v5_1_i0_arch of entity xil_defaultlib.bram_stn_8bit_div_gen_v5_1_i0 [bram_stn_8bit_div_gen_v5_1_i0_de...]
Compiling architecture behavior of entity xil_defaultlib.xldivider_generator_18a044dda157e594933af973905d4e82 [xldivider_generator_18a044dda157...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_shift_f86ac2306c [sysgen_shift_f86ac2306c_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=512...
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlsprom [\bram_stn_8bit_xlsprom(c_address...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=512...
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlsprom [\bram_stn_8bit_xlsprom(c_address...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_subsystem_x1 [bram_stn_8bit_subsystem_x1_defau...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture bram_stn_8bit_c_addsub_v12_0_i1_arch of entity xil_defaultlib.bram_stn_8bit_c_addsub_v12_0_i1 [bram_stn_8bit_c_addsub_v12_0_i1_...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xladdsub [\bram_stn_8bit_xladdsub(core_nam...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xladdsub [\bram_stn_8bit_xladdsub(core_nam...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_e713949fd7 [sysgen_constant_e713949fd7_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_00ba788a83 [sysgen_constant_00ba788a83_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_ad24d6571e [sysgen_constant_ad24d6571e_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_1ba6c5c057 [sysgen_constant_1ba6c5c057_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_151cdbfc78 [sysgen_constant_151cdbfc78_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_inverter_864201ba1e [sysgen_inverter_864201ba1e_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_logical_c3ef2f7ec4 [sysgen_logical_c3ef2f7ec4_defaul...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_mux_f90c85e642 [sysgen_mux_f90c85e642_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_c871ec9abe [sysgen_relational_c871ec9abe_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_0953bd4278 [sysgen_relational_0953bd4278_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_shift_9fcf498671 [sysgen_shift_9fcf498671_default]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlslice [\bram_stn_8bit_xlslice(new_msb=7...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_subsystem_x0 [bram_stn_8bit_subsystem_x0_defau...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_subsystem_x2 [bram_stn_8bit_subsystem_x2_defau...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_subsystem1 [bram_stn_8bit_subsystem1_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_3ea89920d0 [sysgen_constant_3ea89920d0_defau...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture bram_stn_8bit_mult_gen_v12_0_i0_arch of entity xil_defaultlib.bram_stn_8bit_mult_gen_v12_0_i0 [bram_stn_8bit_mult_gen_v12_0_i0_...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlmult [\bram_stn_8bit_xlmult(core_name0...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlmult [\bram_stn_8bit_xlmult(core_name0...]
Compiling architecture behavior of entity xil_defaultlib.bram_stn_8bit_xlmult [\bram_stn_8bit_xlmult(core_name0...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_5839c9c099 [sysgen_constant_5839c9c099_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_d9c88e2585 [sysgen_constant_d9c88e2585_defau...]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_subsystem [bram_stn_8bit_subsystem_default]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit_struct [bram_stn_8bit_struct_default]
Compiling architecture structural of entity xil_defaultlib.bram_stn_8bit [bram_stn_8bit_default]
Compiling architecture bram_stn_8bit_0_arch of entity xil_defaultlib.bram_stn_8bit_0 [bram_stn_8bit_0_default]
Compiling architecture behavioral of entity xil_defaultlib.sysgen_STN [sysgen_stn_default]
Compiling architecture behavioral of entity xil_defaultlib.sysgen_stn_tb
Built simulation snapshot sysgen_STN_tb_behav
