$date
  Mon Oct  5 18:28:46 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module not_tb $end
$var reg 1 ! ts0 $end
$var reg 1 " ts1 $end
$var reg 1 # ts2 $end
$var reg 1 $ ti0 $end
$var reg 1 % ti1 $end
$var reg 1 & tj0 $end
$var reg 1 ' tj1 $end
$var reg 1 ( tk0 $end
$var reg 1 ) tk1 $end
$var reg 1 * tcout $end
$scope module uut $end
$var reg 1 + s0 $end
$var reg 1 , s1 $end
$var reg 1 - s2 $end
$var reg 1 . i0 $end
$var reg 1 / i1 $end
$var reg 1 0 j0 $end
$var reg 1 1 j1 $end
$var reg 1 2 k0 $end
$var reg 1 3 k1 $end
$var reg 1 4 c_out $end
$var reg 1 5 k0_and $end
$var reg 1 6 k1_and $end
$var reg 1 7 c_out_and $end
$var reg 1 8 k0_or $end
$var reg 1 9 k1_or $end
$var reg 1 : c_out_or $end
$var reg 1 ; k0_xor $end
$var reg 1 < k1_xor $end
$var reg 1 = c_out_xor $end
$var reg 1 > k0_not $end
$var reg 1 ? k1_not $end
$var reg 1 @ c_out_not $end
$var reg 1 A k0_add $end
$var reg 1 B k1_add $end
$var reg 1 C c_out_add $end
$var reg 1 D k0_sub_1 $end
$var reg 1 E k1_sub_1 $end
$var reg 1 F c_out_sub_1 $end
$var reg 1 G k0_sub_2 $end
$var reg 1 H k1_sub_2 $end
$var reg 1 I c_out_sub_2 $end
$var reg 1 J k0_inc $end
$var reg 1 K k1_inc $end
$var reg 1 L c_out_inc $end
$scope module and_op $end
$var reg 1 M i0 $end
$var reg 1 N j0 $end
$var reg 1 O i1 $end
$var reg 1 P j1 $end
$var reg 1 Q s0 $end
$var reg 1 R k0 $end
$var reg 1 S k1 $end
$var reg 1 T c_out $end
$upscope $end
$scope module or_op $end
$var reg 1 U i0 $end
$var reg 1 V j0 $end
$var reg 1 W i1 $end
$var reg 1 X j1 $end
$var reg 1 Y s0 $end
$var reg 1 Z k0 $end
$var reg 1 [ k1 $end
$var reg 1 \ c_out $end
$upscope $end
$scope module xor_op $end
$var reg 1 ] s0 $end
$var reg 1 ^ i0 $end
$var reg 1 _ i1 $end
$var reg 1 ` j0 $end
$var reg 1 a j1 $end
$var reg 1 b k0 $end
$var reg 1 c k1 $end
$var reg 1 d c_out $end
$upscope $end
$scope module not_op $end
$var reg 1 e s0 $end
$var reg 1 f i0 $end
$var reg 1 g i1 $end
$var reg 1 h k0 $end
$var reg 1 i k1 $end
$var reg 1 j c_out $end
$upscope $end
$scope module add $end
$var reg 1 k i0 $end
$var reg 1 l j0 $end
$var reg 1 m i1 $end
$var reg 1 n j1 $end
$var reg 1 o k0 $end
$var reg 1 p k1 $end
$var reg 1 q c_out $end
$var reg 1 r carry $end
$upscope $end
$scope module sub_1 $end
$var reg 1 s i0 $end
$var reg 1 t j0 $end
$var reg 1 u i1 $end
$var reg 1 v j1 $end
$var reg 1 w k0 $end
$var reg 1 x k1 $end
$var reg 1 y c_out $end
$var reg 1 z j0_c $end
$var reg 1 { j1_c $end
$var reg 1 | carry $end
$upscope $end
$scope module sub_2_op $end
$var reg 1 } s0 $end
$var reg 1 !" s1 $end
$var reg 1 "" i0 $end
$var reg 1 #" i1 $end
$var reg 1 $" j0 $end
$var reg 1 %" j1 $end
$var reg 1 &" k0 $end
$var reg 1 '" k1 $end
$var reg 1 (" c_out $end
$var reg 1 )" j0_c $end
$var reg 1 *" j1_c $end
$var reg 1 +" s_and $end
$var reg 1 ," c $end
$upscope $end
$scope module inc_op $end
$var reg 1 -" s0 $end
$var reg 1 ." s1 $end
$var reg 1 /" s2 $end
$var reg 1 0" i0 $end
$var reg 1 1" i1 $end
$var reg 1 2" k0 $end
$var reg 1 3" k1 $end
$var reg 1 4" c_out $end
$var reg 1 5" s_and $end
$var reg 1 6" c $end
$upscope $end
$scope module mux_0 $end
$var reg 1 7" s0 $end
$var reg 1 8" s1 $end
$var reg 1 9" s2 $end
$var reg 1 :" a0 $end
$var reg 1 ;" a1 $end
$var reg 1 <" a2 $end
$var reg 1 =" a3 $end
$var reg 1 >" a4 $end
$var reg 1 ?" a5 $end
$var reg 1 @" a6 $end
$var reg 1 A" a7 $end
$var reg 1 B" z $end
$var reg 1 C" i0 $end
$var reg 1 D" i1 $end
$var reg 1 E" i2 $end
$var reg 1 F" i3 $end
$var reg 1 G" i4 $end
$var reg 1 H" i5 $end
$var reg 1 I" i6 $end
$var reg 1 J" i7 $end
$upscope $end
$scope module mux_1 $end
$var reg 1 K" s0 $end
$var reg 1 L" s1 $end
$var reg 1 M" s2 $end
$var reg 1 N" a0 $end
$var reg 1 O" a1 $end
$var reg 1 P" a2 $end
$var reg 1 Q" a3 $end
$var reg 1 R" a4 $end
$var reg 1 S" a5 $end
$var reg 1 T" a6 $end
$var reg 1 U" a7 $end
$var reg 1 V" z $end
$var reg 1 W" i0 $end
$var reg 1 X" i1 $end
$var reg 1 Y" i2 $end
$var reg 1 Z" i3 $end
$var reg 1 [" i4 $end
$var reg 1 \" i5 $end
$var reg 1 ]" i6 $end
$var reg 1 ^" i7 $end
$upscope $end
$scope module mux_c $end
$var reg 1 _" s0 $end
$var reg 1 `" s1 $end
$var reg 1 a" s2 $end
$var reg 1 b" a0 $end
$var reg 1 c" a1 $end
$var reg 1 d" a2 $end
$var reg 1 e" a3 $end
$var reg 1 f" a4 $end
$var reg 1 g" a5 $end
$var reg 1 h" a6 $end
$var reg 1 i" a7 $end
$var reg 1 j" z $end
$var reg 1 k" i0 $end
$var reg 1 l" i1 $end
$var reg 1 m" i2 $end
$var reg 1 n" i3 $end
$var reg 1 o" i4 $end
$var reg 1 p" i5 $end
$var reg 1 q" i6 $end
$var reg 1 r" i7 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
0%
U&
U'
1(
1)
0*
0+
1,
1-
0.
0/
U0
U1
12
13
04
05
06
07
U8
U9
0:
U;
U<
0=
1>
1?
0@
UA
UB
0C
UD
UE
0F
UG
UH
UI
0J
0K
0L
0M
UN
0O
UP
0Q
0R
0S
0T
0U
UV
0W
UX
0Y
UZ
U[
0\
0]
0^
0_
U`
Ua
Ub
Uc
0d
0e
0f
0g
1h
1i
0j
0k
Ul
0m
Un
Uo
Up
0q
0r
0s
Ut
0u
Uv
Uw
Ux
0y
Uz
U{
0|
0}
1!"
0""
0#"
U$"
U%"
U&"
U'"
U("
U)"
U*"
0+"
U,"
0-"
1."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
19"
0:"
U;"
U<"
1="
U>"
U?"
U@"
0A"
1B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
0J"
0K"
1L"
1M"
0N"
UO"
UP"
1Q"
UR"
US"
UT"
0U"
1V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
1`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
Uh"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
#10000000
1%
0)
1/
03
U6
19
0?
UC
UF
1K
1O
US
1W
1[
1_
1g
0i
1m
Uq
Ur
1u
Uy
U|
1#"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
Uf"
Ug"
#20000000
1$
0%
0(
1)
1.
0/
02
13
U5
06
18
U9
0>
1?
1J
0K
1M
0O
UR
0S
1U
0W
1Z
U[
1^
0_
1f
0g
0h
1i
1k
0m
0r
1s
0u
0|
1""
0#"
0,"
10"
01"
12"
03"
U:"
1;"
0="
1A"
0B"
0F"
0N"
UO"
1Q"
0U"
1V"
1Z"
#30000000
1%
0)
1/
03
U6
19
0?
1K
1O
US
1W
1[
1_
1g
0i
1m
Ur
1u
U|
1#"
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
#40000000
0$
0%
1(
1)
0.
0/
12
13
05
06
U8
U9
1>
1?
0C
0F
0I
0J
0K
0M
0O
0R
0S
0U
0W
UZ
U[
0^
0_
0f
0g
1h
1i
0k
0m
0q
0r
0s
0u
0y
0|
0""
0#"
0("
0,"
00"
01"
02"
03"
0:"
U;"
1="
0A"
1B"
1F"
0N"
UO"
1Q"
0U"
1V"
1Z"
0f"
0g"
0h"
#50000000
1%
0)
1/
03
U6
19
0?
UC
UF
UI
1K
1O
US
1W
1[
1_
1g
0i
1m
Uq
Ur
1u
Uy
U|
1#"
U("
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
Uf"
Ug"
Uh"
#60000000
1$
0%
0(
1)
1.
0/
02
13
U5
06
18
U9
0>
1?
1J
0K
1M
0O
UR
0S
1U
0W
1Z
U[
1^
0_
1f
0g
0h
1i
1k
0m
0r
1s
0u
0|
1""
0#"
0,"
10"
01"
12"
03"
U:"
1;"
0="
1A"
0B"
0F"
0N"
UO"
1Q"
0U"
1V"
1Z"
#70000000
1%
0)
1/
03
U6
19
0?
1K
1O
US
1W
1[
1_
1g
0i
1m
Ur
1u
U|
1#"
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
#80000000
0$
0%
1(
1)
0.
0/
12
13
05
06
U8
U9
1>
1?
0C
0F
0I
0J
0K
0M
0O
0R
0S
0U
0W
UZ
U[
0^
0_
0f
0g
1h
1i
0k
0m
0q
0r
0s
0u
0y
0|
0""
0#"
0("
0,"
00"
01"
02"
03"
0:"
U;"
1="
0A"
1B"
1F"
0N"
UO"
1Q"
0U"
1V"
1Z"
0f"
0g"
0h"
#90000000
1%
0)
1/
03
U6
19
0?
UC
UF
UI
1K
1O
US
1W
1[
1_
1g
0i
1m
Uq
Ur
1u
Uy
U|
1#"
U("
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
Uf"
Ug"
Uh"
#100000000
1$
0%
0(
1)
1.
0/
02
13
U5
06
18
U9
0>
1?
1J
0K
1M
0O
UR
0S
1U
0W
1Z
U[
1^
0_
1f
0g
0h
1i
1k
0m
0r
1s
0u
0|
1""
0#"
0,"
10"
01"
12"
03"
U:"
1;"
0="
1A"
0B"
0F"
0N"
UO"
1Q"
0U"
1V"
1Z"
#110000000
1%
0)
1/
03
U6
19
0?
1K
1O
US
1W
1[
1_
1g
0i
1m
Ur
1u
U|
1#"
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
#120000000
0$
0%
1(
1)
0.
0/
12
13
05
06
U8
U9
1>
1?
0C
0F
0I
0J
0K
0M
0O
0R
0S
0U
0W
UZ
U[
0^
0_
0f
0g
1h
1i
0k
0m
0q
0r
0s
0u
0y
0|
0""
0#"
0("
0,"
00"
01"
02"
03"
0:"
U;"
1="
0A"
1B"
1F"
0N"
UO"
1Q"
0U"
1V"
1Z"
0f"
0g"
0h"
#130000000
1%
0)
1/
03
U6
19
0?
UC
UF
UI
1K
1O
US
1W
1[
1_
1g
0i
1m
Uq
Ur
1u
Uy
U|
1#"
U("
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
Uf"
Ug"
Uh"
#140000000
1$
0%
0(
1)
1.
0/
02
13
U5
06
18
U9
0>
1?
1J
0K
1M
0O
UR
0S
1U
0W
1Z
U[
1^
0_
1f
0g
0h
1i
1k
0m
0r
1s
0u
0|
1""
0#"
0,"
10"
01"
12"
03"
U:"
1;"
0="
1A"
0B"
0F"
0N"
UO"
1Q"
0U"
1V"
1Z"
#150000000
1%
0)
1/
03
U6
19
0?
1K
1O
US
1W
1[
1_
1g
0i
1m
Ur
1u
U|
1#"
U,"
11"
13"
UN"
1O"
0Q"
1U"
0V"
0Z"
#160000000
