Classic Timing Analyzer report for Period_Meter
Thu Mar 05 13:42:05 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clk_100'
  6. Clock Setup: 'SPI_Clk'
  7. Clock Setup: 'SPI_CS_0_n'
  8. tsu
  9. tco
 10. th
 11. Board Trace Model Assignments
 12. Input Transition Times
 13. Slow Corner Signal Integrity Metrics
 14. Fast Corner Signal Integrity Metrics
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                             ; To                                                                                                ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.499 ns                                       ; Meter_Enable                                                                                     ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; --         ; Clk_100    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.059 ns                                      ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                ; SRG[28]                                                                                           ; Clk_100    ; --         ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.555 ns                                      ; SPI_CS_0_n                                                                                       ; inst35                                                                                            ; --         ; Clk_100    ; 0            ;
; Clock Setup: 'SPI_CS_0_n'    ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; SPI_CS_0_n ; SPI_CS_0_n ; 0            ;
; Clock Setup: 'SPI_Clk'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; SPI_Clk    ; SPI_Clk    ; 0            ;
; Clock Setup: 'Clk_100'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                  ;                                                                                                   ;            ;            ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C16F256C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                         ; On                 ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_100         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_Clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_CS_0_n      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_100'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.030 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3] ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.023 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_Clk'                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; SPI_Clk    ; SPI_Clk  ; None                        ; None                      ; 0.977 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_CS_0_n'                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; SPI_CS_0_n ; SPI_CS_0_n ; None                        ; None                      ; 0.977 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                             ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                ; To Clock ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100  ;
; N/A   ; None         ; 3.499 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100  ;
; N/A   ; None         ; 3.263 ns   ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]  ; Clk_100  ;
; N/A   ; None         ; 3.125 ns   ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]  ; Clk_100  ;
; N/A   ; None         ; 2.550 ns   ; GPS_1Hz      ; inst31                                                                                            ; Clk_100  ;
; N/A   ; None         ; 1.697 ns   ; SPI_CS_0_n   ; inst5                                                                                             ; Clk_100  ;
; N/A   ; None         ; 1.697 ns   ; SPI_CS_0_n   ; inst35                                                                                            ; Clk_100  ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To       ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 11.059 ns  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; SRG[28]  ; Clk_100    ;
; N/A   ; None         ; 11.027 ns  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; SRG[27]  ; Clk_100    ;
; N/A   ; None         ; 10.652 ns  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; SRG[17]  ; Clk_100    ;
; N/A   ; None         ; 10.527 ns  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; SRG[11]  ; Clk_100    ;
; N/A   ; None         ; 10.512 ns  ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; SRG[4]   ; Clk_100    ;
; N/A   ; None         ; 9.826 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; SRG[28]  ; SPI_Clk    ;
; N/A   ; None         ; 9.825 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; SRG[28]  ; SPI_CS_0_n ;
; N/A   ; None         ; 9.794 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; SRG[27]  ; SPI_Clk    ;
; N/A   ; None         ; 9.793 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; SRG[27]  ; SPI_CS_0_n ;
; N/A   ; None         ; 9.720 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; SRG[2]   ; Clk_100    ;
; N/A   ; None         ; 9.716 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; SRG[29]  ; Clk_100    ;
; N/A   ; None         ; 9.675 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; SRG[25]  ; Clk_100    ;
; N/A   ; None         ; 9.625 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; SRG[22]  ; Clk_100    ;
; N/A   ; None         ; 9.587 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; SRG[3]   ; Clk_100    ;
; N/A   ; None         ; 9.499 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Time[11] ; Clk_100    ;
; N/A   ; None         ; 9.453 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; SRG[19]  ; Clk_100    ;
; N/A   ; None         ; 9.438 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]  ; Time[6]  ; Clk_100    ;
; N/A   ; None         ; 9.422 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; SRG[0]   ; Clk_100    ;
; N/A   ; None         ; 9.419 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; SRG[17]  ; SPI_Clk    ;
; N/A   ; None         ; 9.418 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; SRG[17]  ; SPI_CS_0_n ;
; N/A   ; None         ; 9.389 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SRG[31]  ; Clk_100    ;
; N/A   ; None         ; 9.381 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SOMI     ; Clk_100    ;
; N/A   ; None         ; 9.346 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; SRG[26]  ; Clk_100    ;
; N/A   ; None         ; 9.307 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; SRG[7]   ; Clk_100    ;
; N/A   ; None         ; 9.294 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; SRG[11]  ; SPI_Clk    ;
; N/A   ; None         ; 9.293 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; SRG[11]  ; SPI_CS_0_n ;
; N/A   ; None         ; 9.279 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; SRG[4]   ; SPI_Clk    ;
; N/A   ; None         ; 9.278 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; SRG[4]   ; SPI_CS_0_n ;
; N/A   ; None         ; 9.267 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; SRG[8]   ; Clk_100    ;
; N/A   ; None         ; 9.258 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; SRG[13]  ; Clk_100    ;
; N/A   ; None         ; 9.249 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; SRG[15]  ; Clk_100    ;
; N/A   ; None         ; 9.215 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; SRG[24]  ; Clk_100    ;
; N/A   ; None         ; 9.182 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; SRG[20]  ; Clk_100    ;
; N/A   ; None         ; 9.141 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; SRG[12]  ; Clk_100    ;
; N/A   ; None         ; 9.124 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; SRG[16]  ; Clk_100    ;
; N/A   ; None         ; 9.021 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; SRG[10]  ; Clk_100    ;
; N/A   ; None         ; 9.018 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; SRG[21]  ; Clk_100    ;
; N/A   ; None         ; 9.005 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; SRG[18]  ; Clk_100    ;
; N/A   ; None         ; 8.984 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Time[25] ; Clk_100    ;
; N/A   ; None         ; 8.955 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; SRG[6]   ; Clk_100    ;
; N/A   ; None         ; 8.947 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; SRG[5]   ; Clk_100    ;
; N/A   ; None         ; 8.946 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; SRG[9]   ; Clk_100    ;
; N/A   ; None         ; 8.807 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; SRG[23]  ; Clk_100    ;
; N/A   ; None         ; 8.755 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; SRG[14]  ; Clk_100    ;
; N/A   ; None         ; 8.720 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; SRG[1]   ; Clk_100    ;
; N/A   ; None         ; 8.720 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; SRG[30]  ; Clk_100    ;
; N/A   ; None         ; 8.487 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; SRG[2]   ; SPI_Clk    ;
; N/A   ; None         ; 8.486 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; SRG[2]   ; SPI_CS_0_n ;
; N/A   ; None         ; 8.483 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; SRG[29]  ; SPI_Clk    ;
; N/A   ; None         ; 8.482 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; SRG[29]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.442 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; SRG[25]  ; SPI_Clk    ;
; N/A   ; None         ; 8.441 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; SRG[25]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.392 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; SRG[22]  ; SPI_Clk    ;
; N/A   ; None         ; 8.391 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; SRG[22]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.354 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; SRG[3]   ; SPI_Clk    ;
; N/A   ; None         ; 8.353 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; SRG[3]   ; SPI_CS_0_n ;
; N/A   ; None         ; 8.272 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.220 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; SRG[19]  ; SPI_Clk    ;
; N/A   ; None         ; 8.219 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; SRG[19]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.201 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.189 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; SRG[0]   ; SPI_Clk    ;
; N/A   ; None         ; 8.188 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; SRG[0]   ; SPI_CS_0_n ;
; N/A   ; None         ; 8.156 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SRG[31]  ; SPI_Clk    ;
; N/A   ; None         ; 8.155 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SRG[31]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.153 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.148 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SOMI     ; SPI_Clk    ;
; N/A   ; None         ; 8.147 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; SOMI     ; SPI_CS_0_n ;
; N/A   ; None         ; 8.125 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Time[23] ; Clk_100    ;
; N/A   ; None         ; 8.113 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; SRG[26]  ; SPI_Clk    ;
; N/A   ; None         ; 8.112 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; SRG[26]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.092 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.089 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Time[9]  ; Clk_100    ;
; N/A   ; None         ; 8.083 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.074 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; SRG[7]   ; SPI_Clk    ;
; N/A   ; None         ; 8.073 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; SRG[7]   ; SPI_CS_0_n ;
; N/A   ; None         ; 8.034 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; SRG[8]   ; SPI_Clk    ;
; N/A   ; None         ; 8.033 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; SRG[8]   ; SPI_CS_0_n ;
; N/A   ; None         ; 8.029 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 8.025 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; SRG[13]  ; SPI_Clk    ;
; N/A   ; None         ; 8.024 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; SRG[13]  ; SPI_CS_0_n ;
; N/A   ; None         ; 8.016 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; SRG[15]  ; SPI_Clk    ;
; N/A   ; None         ; 8.015 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; SRG[15]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.982 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; SRG[24]  ; SPI_Clk    ;
; N/A   ; None         ; 7.981 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; SRG[24]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.970 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 7.949 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; SRG[20]  ; SPI_Clk    ;
; N/A   ; None         ; 7.948 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; SRG[20]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.940 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Time[12] ; Clk_100    ;
; N/A   ; None         ; 7.917 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]  ; T_cout   ; Clk_100    ;
; N/A   ; None         ; 7.908 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; SRG[12]  ; SPI_Clk    ;
; N/A   ; None         ; 7.907 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; SRG[12]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.891 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; SRG[16]  ; SPI_Clk    ;
; N/A   ; None         ; 7.890 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; SRG[16]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.801 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]  ; Time[5]  ; Clk_100    ;
; N/A   ; None         ; 7.788 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; SRG[10]  ; SPI_Clk    ;
; N/A   ; None         ; 7.787 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; SRG[10]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.785 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; SRG[21]  ; SPI_Clk    ;
; N/A   ; None         ; 7.784 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; SRG[21]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.772 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; SRG[18]  ; SPI_Clk    ;
; N/A   ; None         ; 7.771 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; SRG[18]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.722 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; SRG[6]   ; SPI_Clk    ;
; N/A   ; None         ; 7.721 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; SRG[6]   ; SPI_CS_0_n ;
; N/A   ; None         ; 7.714 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; SRG[5]   ; SPI_Clk    ;
; N/A   ; None         ; 7.713 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; SRG[5]   ; SPI_CS_0_n ;
; N/A   ; None         ; 7.713 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; SRG[9]   ; SPI_Clk    ;
; N/A   ; None         ; 7.712 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; SRG[9]   ; SPI_CS_0_n ;
; N/A   ; None         ; 7.693 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Time[8]  ; Clk_100    ;
; N/A   ; None         ; 7.667 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]  ; Time[7]  ; Clk_100    ;
; N/A   ; None         ; 7.603 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]  ; Time[1]  ; Clk_100    ;
; N/A   ; None         ; 7.584 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]  ; Time[3]  ; Clk_100    ;
; N/A   ; None         ; 7.574 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; SRG[23]  ; SPI_Clk    ;
; N/A   ; None         ; 7.573 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; SRG[23]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.522 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; SRG[14]  ; SPI_Clk    ;
; N/A   ; None         ; 7.521 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; SRG[14]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.487 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; SRG[1]   ; SPI_Clk    ;
; N/A   ; None         ; 7.487 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; SRG[30]  ; SPI_Clk    ;
; N/A   ; None         ; 7.486 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; SRG[1]   ; SPI_CS_0_n ;
; N/A   ; None         ; 7.486 ns   ; lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; SRG[30]  ; SPI_CS_0_n ;
; N/A   ; None         ; 7.454 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Time[10] ; Clk_100    ;
; N/A   ; None         ; 6.955 ns   ; inst36                                                                                            ; SRG_Load ; Clk_100    ;
; N/A   ; None         ; 6.856 ns   ; inst35                                                                                            ; SRG_Load ; Clk_100    ;
; N/A   ; None         ; 6.606 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Time[26] ; Clk_100    ;
; N/A   ; None         ; 6.565 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]  ; Time[4]  ; Clk_100    ;
; N/A   ; None         ; 6.522 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Time[17] ; Clk_100    ;
; N/A   ; None         ; 6.316 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Time[13] ; Clk_100    ;
; N/A   ; None         ; 6.279 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Time[15] ; Clk_100    ;
; N/A   ; None         ; 6.266 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Time[22] ; Clk_100    ;
; N/A   ; None         ; 6.266 ns   ; inst5                                                                                             ; Ready    ; Clk_100    ;
; N/A   ; None         ; 6.192 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Time[20] ; Clk_100    ;
; N/A   ; None         ; 6.076 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]  ; Time[2]  ; Clk_100    ;
; N/A   ; None         ; 5.971 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Time[19] ; Clk_100    ;
; N/A   ; None         ; 5.963 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Time[24] ; Clk_100    ;
; N/A   ; None         ; 5.728 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Time[27] ; Clk_100    ;
; N/A   ; None         ; 5.721 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Time[16] ; Clk_100    ;
; N/A   ; None         ; 5.700 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Time[14] ; Clk_100    ;
; N/A   ; None         ; 5.691 ns   ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]  ; Time[0]  ; Clk_100    ;
; N/A   ; None         ; 5.687 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Time[21] ; Clk_100    ;
; N/A   ; None         ; 5.648 ns   ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Time[18] ; Clk_100    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                    ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                ; To Clock ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.555 ns ; SPI_CS_0_n   ; inst5                                                                                             ; Clk_100  ;
; N/A           ; None        ; -1.555 ns ; SPI_CS_0_n   ; inst35                                                                                            ; Clk_100  ;
; N/A           ; None        ; -2.408 ns ; GPS_1Hz      ; inst31                                                                                            ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]  ; Clk_100  ;
; N/A           ; None        ; -2.409 ns ; Meter_Enable ; lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[9]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[8]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[7]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[6]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[5]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[4]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[3]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[2]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[1]  ; Clk_100  ;
; N/A           ; None        ; -2.572 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[0]  ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[18] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[17] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[16] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[15] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[14] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[13] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[12] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[11] ; Clk_100  ;
; N/A           ; None        ; -2.754 ns ; Meter_Enable ; lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[10] ; Clk_100  ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; T_cout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ready         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOMI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG_Load      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Time[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[31]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[30]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[29]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[28]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[27]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[26]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[25]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Meter_Enable            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_CS_0_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPS_1Hz                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_Clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T_cout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.36 V              ; -0.00992 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.36 V             ; -0.00992 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; Ready         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; SOMI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; Time[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; Time[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.36 V              ; -0.00992 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.36 V             ; -0.00992 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; Time[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.36 V              ; -0.00992 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.36 V             ; -0.00992 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; Time[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; Time[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.36 V              ; -0.00992 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.36 V             ; -0.00992 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; Time[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00344 V          ; 0.17 V                               ; 0.085 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00344 V         ; 0.17 V                              ; 0.085 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; Time[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; Time[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00344 V          ; 0.17 V                               ; 0.085 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00344 V         ; 0.17 V                              ; 0.085 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; Time[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Time[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; SRG[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; SRG[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; SRG[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; SRG[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00344 V          ; 0.17 V                               ; 0.085 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00344 V         ; 0.17 V                              ; 0.085 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; SRG[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00344 V          ; 0.17 V                               ; 0.085 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00344 V         ; 0.17 V                              ; 0.085 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; SRG[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.36 V              ; -0.00992 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.36 V             ; -0.00992 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; SRG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; SRG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.036 V                              ; 7.76e-010 s                 ; 8.06e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.036 V                             ; 7.76e-010 s                ; 8.06e-010 s                ; Yes                       ; Yes                       ;
; SRG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SRG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0112 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0112 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.0046 V           ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.0046 V          ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T_cout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0396 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0396 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; Ready         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOMI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG_Load      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Time[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Time[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0396 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0396 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; Time[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0396 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0396 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; Time[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Time[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0396 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0396 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; Time[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; Time[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Time[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; Time[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Time[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SRG[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; SRG[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; SRG[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SRG[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; SRG[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; SRG[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0396 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0396 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; SRG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SRG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SRG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SRG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0748 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0748 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.05 V                               ; 4.85e-010 s                 ; 6.73e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.05 V                              ; 4.85e-010 s                ; 6.73e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Thu Mar 05 13:42:03 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Period_Meter -c Period_Meter --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_100" is an undefined clock
    Info: Assuming node "SPI_Clk" is an undefined clock
    Info: Assuming node "SPI_CS_0_n" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst40" as buffer
    Info: Detected gated clock "inst12" as buffer
Info: Clock "Clk_100" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]" and destination register "lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.260 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y3_N11; Fanout = 4; REG Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]'
            Info: 2: + IC(0.471 ns) + CELL(0.446 ns) = 0.917 ns; Loc. = LCCOMB_X19_Y3_N10; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.975 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.033 ns; Loc. = LCCOMB_X19_Y3_N14; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.091 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.149 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.207 ns; Loc. = LCCOMB_X19_Y3_N20; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.265 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 1; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.455 ns) = 1.720 ns; Loc. = LCCOMB_X19_Y3_N24; Fanout = 2; COMB Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2'
            Info: 10: + IC(0.222 ns) + CELL(0.130 ns) = 2.072 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 20; COMB Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64'
            Info: 11: + IC(0.578 ns) + CELL(0.610 ns) = 3.260 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]'
            Info: Total cell delay = 1.989 ns ( 61.01 % )
            Info: Total interconnect delay = 1.271 ns ( 38.99 % )
        Info: - Smallest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "Clk_100" to destination register is 2.579 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]'
                Info: Total cell delay = 1.440 ns ( 55.84 % )
                Info: Total interconnect delay = 1.139 ns ( 44.16 % )
            Info: - Longest clock path from clock "Clk_100" to source register is 2.577 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'
                Info: 4: + IC(0.974 ns) + CELL(0.534 ns) = 2.577 ns; Loc. = FF_X19_Y3_N11; Fanout = 4; REG Node = 'lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]'
                Info: Total cell delay = 1.440 ns ( 55.88 % )
                Info: Total interconnect delay = 1.137 ns ( 44.12 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: Clock "SPI_Clk" Internal fmax is restricted to 250.0 MHz between source register "lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" and destination register "lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
            Info: 2: + IC(0.352 ns) + CELL(0.367 ns) = 0.719 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378'
            Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.328 ns; Loc. = LCCOMB_X16_Y1_N12; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.419 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
            Info: Total cell delay = 0.827 ns ( 58.28 % )
            Info: Total interconnect delay = 0.592 ns ( 41.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SPI_Clk" to destination register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'SPI_Clk'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 1; COMB Node = 'SPI_Clk~input'
                Info: 3: + IC(0.936 ns) + CELL(0.243 ns) = 2.021 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'
                Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.937 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.421 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
                Info: Total cell delay = 1.619 ns ( 36.62 % )
                Info: Total interconnect delay = 2.802 ns ( 63.38 % )
            Info: - Longest clock path from clock "SPI_Clk" to source register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'SPI_Clk'
                Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 1; COMB Node = 'SPI_Clk~input'
                Info: 3: + IC(0.936 ns) + CELL(0.243 ns) = 2.021 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'
                Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.937 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.421 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
                Info: Total cell delay = 1.619 ns ( 36.62 % )
                Info: Total interconnect delay = 2.802 ns ( 63.38 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: Clock "SPI_CS_0_n" Internal fmax is restricted to 250.0 MHz between source register "lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" and destination register "lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
            Info: 2: + IC(0.352 ns) + CELL(0.367 ns) = 0.719 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378'
            Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.328 ns; Loc. = LCCOMB_X16_Y1_N12; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.419 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
            Info: Total cell delay = 0.827 ns ( 58.28 % )
            Info: Total interconnect delay = 0.592 ns ( 41.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SPI_CS_0_n" to destination register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'
                Info: 3: + IC(0.800 ns) + CELL(0.368 ns) = 2.020 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'
                Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.936 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.420 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
                Info: Total cell delay = 1.754 ns ( 39.68 % )
                Info: Total interconnect delay = 2.666 ns ( 60.32 % )
            Info: - Longest clock path from clock "SPI_CS_0_n" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'
                Info: 3: + IC(0.800 ns) + CELL(0.368 ns) = 2.020 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'
                Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.936 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.420 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
                Info: Total cell delay = 1.754 ns ( 39.68 % )
                Info: Total interconnect delay = 2.666 ns ( 60.32 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]" (data pin = "Meter_Enable", clock pin = "Clk_100") is 3.499 ns
    Info: + Longest pin to register delay is 6.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K10; Fanout = 1; PIN Node = 'Meter_Enable'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X28_Y0_N15; Fanout = 30; COMB Node = 'Meter_Enable~input'
        Info: 3: + IC(3.677 ns) + CELL(0.376 ns) = 4.905 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 20; COMB Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64'
        Info: 4: + IC(0.578 ns) + CELL(0.610 ns) = 6.093 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]'
        Info: Total cell delay = 1.838 ns ( 30.17 % )
        Info: Total interconnect delay = 4.255 ns ( 69.83 % )
    Info: + Micro setup delay of destination is -0.015 ns
    Info: - Shortest clock path from clock "Clk_100" to destination register is 2.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19]'
        Info: Total cell delay = 1.440 ns ( 55.84 % )
        Info: Total interconnect delay = 1.139 ns ( 44.16 % )
Info: tco from clock "Clk_100" to destination pin "SRG[28]" through register "lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]" is 11.059 ns
    Info: + Longest clock path from clock "Clk_100" to source register is 5.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'
        Info: 3: + IC(1.199 ns) + CELL(0.733 ns) = 2.838 ns; Loc. = FF_X20_Y1_N21; Fanout = 1; REG Node = 'inst40'
        Info: 4: + IC(0.286 ns) + CELL(0.130 ns) = 3.254 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'
        Info: 5: + IC(0.916 ns) + CELL(0.000 ns) = 4.170 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'
        Info: 6: + IC(0.950 ns) + CELL(0.534 ns) = 5.654 ns; Loc. = FF_X19_Y2_N7; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: Total cell delay = 2.303 ns ( 40.73 % )
        Info: Total interconnect delay = 3.351 ns ( 59.27 % )
    Info: + Micro clock to output delay of source is 0.199 ns
    Info: + Longest register to pin delay is 5.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y2_N7; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: 2: + IC(1.689 ns) + CELL(3.517 ns) = 5.206 ns; Loc. = IOOBUF_X0_Y6_N16; Fanout = 1; COMB Node = 'SRG[28]~output'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.206 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'SRG[28]'
        Info: Total cell delay = 3.517 ns ( 67.56 % )
        Info: Total interconnect delay = 1.689 ns ( 32.44 % )
Info: th for register "inst5" (data pin = "SPI_CS_0_n", clock pin = "Clk_100") is -1.555 ns
    Info: + Longest clock path from clock "Clk_100" to destination register is 2.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(0.973 ns) + CELL(0.534 ns) = 2.576 ns; Loc. = FF_X17_Y3_N25; Fanout = 2; REG Node = 'inst5'
        Info: Total cell delay = 1.440 ns ( 55.90 % )
        Info: Total interconnect delay = 1.136 ns ( 44.10 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 4.288 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'
        Info: 3: + IC(3.215 ns) + CELL(0.130 ns) = 4.197 ns; Loc. = LCCOMB_X17_Y3_N24; Fanout = 1; COMB Node = 'inst5~45'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.288 ns; Loc. = FF_X17_Y3_N25; Fanout = 2; REG Node = 'inst5'
        Info: Total cell delay = 1.073 ns ( 25.02 % )
        Info: Total interconnect delay = 3.215 ns ( 74.98 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Thu Mar 05 13:42:05 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


