// Seed: 2308488988
module module_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, _id_7, id_8;
  wire id_9;
  logic [7:0][id_7][1] id_10;
  assign id_1.id_5 = id_8;
  genvar id_11;
  logic id_12;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire   id_0,
    output supply0 id_1
);
  module_0 modCall_1 ();
  logic id_3;
endmodule
