# ğŸ–¥ï¸ Computer Organization & Architecture Portfolio

[![Cooper Union](https://img.shields.io/badge/Cooper%20Union-ECE%20366-blue.svg)](https://cooper.edu)
[![Verilog](https://img.shields.io/badge/HDL-Verilog-orange.svg)](https://en.wikipedia.org/wiki/Verilog)
[![MIPS](https://img.shields.io/badge/ISA-MIPS32-green.svg)](https://en.wikipedia.org/wiki/MIPS_architecture)

This repository showcases coursework from **ECE 366: Computer Organization**, demonstrating mastery of digital logic design, hardware description languages, and low-level assembly programming.

---

## ğŸ—ï¸ System Architecture Overview

```mermaid
graph TB
    subgraph Digital["ğŸ”Œ Digital Logic Design"]
        BB[Building Blocks<br/>1-bit Full Adders]
        RCA[Ripple Carry Adder<br/>Sequential]
        CLA[Carry Lookahead Adder<br/>Parallel]
        PPA[Prefix Parallel Adder<br/>Optimized]
    end
    
    subgraph MIPS["ğŸ”§ MIPS Assembly"]
        FIB[Fibonacci Generator<br/>Iterative Algorithm]
        PAR[Parity Checker<br/>Odd/Even Detection]
        COMB[Combined Analysis<br/>Fibonacci + Parity]
    end
    
    subgraph Tools["ğŸ› ï¸ Development Tools"]
        MOD[ModelSim<br/>Verilog Simulation]
        MARS[MARS Simulator<br/>MIPS Execution]
    end
    
    BB --> RCA
    BB --> CLA
    BB --> PPA
    
    RCA --> MOD
    CLA --> MOD
    PPA --> MOD
    
    FIB --> PAR
    PAR --> COMB
    
    FIB --> MARS
    PAR --> MARS
    COMB --> MARS
    
    MOD -.->|Waveform Analysis| RESULTS[ğŸ“Š Performance Metrics]
    MARS -.->|Instruction Count| RESULTS
    
    style BB fill:#90EE90
    style RCA fill:#87CEEB
    style CLA fill:#FFD700
    style PPA fill:#FFA500
    style FIB fill:#FF69B4
    style PAR fill:#DDA0DD
    style COMB fill:#BA55D3
    style MOD fill:#20B2AA
    style MARS fill:#3CB371
    style RESULTS fill:#FF6347
```

---

## ğŸ“‚ Repository Structure

```
Digital Logic & MIPS/
â”‚
â”œâ”€â”€ 01-Digital-Logic-Adders/          # Hardware Arithmetic Units
â”‚   â”‚
â”‚   â”œâ”€â”€ Building-Blocks/              # Fundamental Components
â”‚   â”‚   â”œâ”€â”€ one_bit_full_adder.v           # 1-bit Full Adder (Structural)
â”‚   â”‚   â””â”€â”€ one_bit_full_adder_behavioral.v # 1-bit Full Adder (Behavioral)
â”‚   â”‚
â”‚   â”œâ”€â”€ Ripple-Carry-Adder/           # Sequential Carry Propagation
â”‚   â”‚   â”œâ”€â”€ four_bit_RCA.v                 # 4-bit Ripple Carry Adder
â”‚   â”‚   â”œâ”€â”€ four_bit_RCS.v                 # 4-bit Ripple Carry Subtractor
â”‚   â”‚   â”œâ”€â”€ RCA_tb.v                       # RCA Testbench
â”‚   â”‚   â””â”€â”€ RCS_tb.v                       # RCS Testbench
â”‚   â”‚
â”‚   â”œâ”€â”€ Carry-Lookahead-Adder/        # Parallel Carry Generation
â”‚   â”‚   â”œâ”€â”€ CLA32.v                        # 32-bit CLA Top Module
â”‚   â”‚   â”œâ”€â”€ cla_block.v                    # 4-bit CLA Building Block
â”‚   â”‚   â””â”€â”€ CLA32_tb.v                     # CLA32 Testbench
â”‚   â”‚
â”‚   â””â”€â”€ Prefix-Parallel-Adder/        # Parallel Prefix Algorithm
â”‚       â”œâ”€â”€ PPA16.v                        # 16-bit Brent-Kung PPA
â”‚       â””â”€â”€ PPA16_tb.v                     # PPA16 Testbench
â”‚
â””â”€â”€ 02-MIPS-Assembly-Optimization/     # MIPS32 Assembly Programs
    â”‚
    â”œâ”€â”€ Fibonacci-Sequence/            # Iterative Fibonacci Generator
    â”‚   â””â”€â”€ fibonacci.asm                  # O(n) implementation
    â”‚
    â”œâ”€â”€ Parity-Checker/                # Odd/Even Detection
    â”‚   â””â”€â”€ odd.asm                        # Iterative parity test
    â”‚
    â””â”€â”€ Fibonacci-Parity-Combined/     # Composite Algorithm
        â””â”€â”€ isfibonacciodd.asm             # Combined Fib + Parity
```

---

## ğŸ”Œ Digital Logic: Adder Architectures

### Overview
Implementation and comparison of various adder designs, analyzing trade-offs between **speed**, **area**, and **power consumption**.

### Module Hierarchy & Data Flow

```mermaid
graph LR
    subgraph Inputs
        A[Input A<br/>32-bit]
        B[Input B<br/>32-bit]
        Cin[Carry In]
    end
    
    subgraph Building["Building Blocks"]
        FA1[1-bit Full Adder<br/>Structural]
        FA2[1-bit Full Adder<br/>Behavioral]
    end
    
    subgraph RCA_Module["Ripple Carry Architecture"]
        RCA4[4-bit RCA<br/>Sequential Chain]
        RCS4[4-bit RCS<br/>Subtraction]
    end
    
    subgraph CLA_Module["Carry Lookahead Architecture"]
        CLAB[4-bit CLA Block<br/>G/P Logic]
        CLA32[32-bit CLA<br/>8 Blocks]
    end
    
    subgraph PPA_Module["Prefix Parallel Architecture"]
        PPA16[16-bit PPA<br/>Brent-Kung]
    end
    
    subgraph Outputs
        Sum[Sum Output<br/>32-bit]
        Cout[Carry Out]
        V[Overflow Flag]
    end
    
    A --> RCA4
    B --> RCA4
    Cin --> RCA4
    
    A --> CLA32
    B --> CLA32
    Cin --> CLA32
    
    A --> PPA16
    B --> PPA16
    Cin --> PPA16
    
    FA1 -.->|instantiate| RCA4
    FA2 -.->|instantiate| RCS4
    CLAB -.->|8x cascade| CLA32
    
    RCA4 --> Sum
    CLA32 --> Sum
    PPA16 --> Sum
    
    RCA4 --> Cout
    CLA32 --> Cout
    PPA16 --> Cout
    
    style FA1 fill:#90EE90
    style FA2 fill:#98FB98
    style RCA4 fill:#87CEEB
    style RCS4 fill:#B0E0E6
    style CLAB fill:#FFD700
    style CLA32 fill:#FFA500
    style PPA16 fill:#FF8C00
    style Sum fill:#FF6347
    style Cout fill:#FF4500
```

### Architectures Implemented

#### 1ï¸âƒ£ Ripple Carry Adder (RCA)
```
         A[3:0]  B[3:0]
            â”‚      â”‚
            â–¼      â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Full Adder   â”‚ â—„â”€â”€â”€ Cin
        â”‚    (Bit 0)    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
          Cout  â”‚  S[0]
                â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Full Adder   â”‚
        â”‚    (Bit 1)    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
          Cout  â”‚  S[1]
                â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Full Adder   â”‚
        â”‚    (Bit 2)    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
          Cout  â”‚  S[2]
                â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Full Adder   â”‚
        â”‚    (Bit 3)    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
          Cout  â”‚  S[3]
```
- **Delay**: O(n) - Sequential carry propagation
- **Area**: Minimal - Simple structure
- **Best for**: Low-complexity designs

#### 2ï¸âƒ£ Carry Lookahead Adder (CLA32)
```
     A[31:0]          B[31:0]
         â”‚                â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Generate/Propagate    â”‚
      â”‚  Logic (All bits)      â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
         â–¼                 â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ CLA     â”‚       â”‚ CLA     â”‚
    â”‚ Block 0 â”‚       â”‚ Block 1 â”‚
    â”‚ [3:0]   â”‚       â”‚ [7:4]   â”‚
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚                 â”‚
      C_out[0]          C_out[1]
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–¼
            (8 blocks total)
```
- **Delay**: O(log n) - Parallel carry calculation
- **Area**: Larger due to lookahead logic
- **Best for**: High-speed arithmetic units

#### 3ï¸âƒ£ Prefix Parallel Adder (PPA16)
```
Level 0:  G[15:0]  P[15:0]   (Generate/Propagate)
          â”‚        â”‚
Level 1:  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜         (Adjacent pairs)
               â”‚
Level 2:  â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”        (Span 4 bits)
          â”‚         â”‚
Level 3:  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜        (Span 8 bits)
                â”‚
Level 4:  â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€      (Full 16-bit span)
                â”‚
          Sum Calculation
```
- **Delay**: O(log n) - Parallel prefix computation
- **Area**: Moderate - Balanced design
- **Best for**: Modern processors (Brent-Kung style)

### Performance Comparison

| Architecture | Delay      | Area  | Power | Use Case                    |
|--------------|------------|-------|-------|-----------------------------|
| **RCA**      | O(n)       | Small | Low   | Simple calculators          |
| **CLA32**    | O(log n)   | Large | High  | ALUs, DSP units             |
| **PPA16**    | O(log n)   | Medium| Med   | CPU adders, GPU arithmetic  |

### Key Concepts Demonstrated
- **Building Blocks**: Modular 1-bit full adders (structural vs behavioral modeling)
- **Hierarchical Design**: Bottom-up construction from 1-bit â†’ 4-bit â†’ 32-bit
- **Full Adder**: Combinational logic for 1-bit addition
  - Structural: Gate-level instantiation
  - Behavioral: High-level abstraction
- **Carry Chain**: Sequential vs. parallel carry generation
- **Generate (G) / Propagate (P)**: Lookahead signal calculation
  - `G = A & B` (carry generated)
  - `P = A | B` (carry propagated)
- **Testbench Design**: Comprehensive verification methodology
- **Design Patterns**: Ripple vs. lookahead vs. prefix architectures

---

## ğŸ”§ MIPS Assembly: Algorithm Optimization

### Overview
Hand-optimized MIPS32 assembly programs demonstrating efficient use of registers, minimal branching, and algorithmic efficiency.

### Program Execution Flow

```mermaid
flowchart TD
    START([Program Start]) --> INIT[Initialize Registers<br/>$a0 = input n]
    
    INIT --> FIB{Run Fibonacci?}
    FIB -->|Yes| FBASE[Base Case Check<br/>n â‰¤ 1?]
    FBASE -->|True| FRET[Return n]
    FBASE -->|False| FLOOP[Iterative Loop<br/>a=0, b=1]
    FLOOP --> FCALC[Calculate<br/>temp=b, b=a+b, a=temp]
    FCALC --> FDEC[Decrement Counter<br/>i--]
    FDEC --> FCHECK{i > 0?}
    FCHECK -->|Yes| FCALC
    FCHECK -->|No| FOUT[Result in $v0]
    
    FIB -->|No| PAR{Run Parity?}
    PAR -->|Yes| PLOOP[Subtract 2<br/>remainder -= 2]
    PLOOP --> PCHECK{remainder < 2?}
    PCHECK -->|No| PLOOP
    PCHECK -->|Yes| POUT[Result in $v0<br/>1=odd, 0=even]
    
    PAR -->|No| COMB{Run Combined?}
    COMB -->|Yes| CFIB[Execute Fibonacci<br/>Get nth value]
    CFIB --> CPAR[Execute Parity<br/>Check if odd]
    CPAR --> COUT[Result in $v0]
    
    FRET --> END([Program End])
    FOUT --> END
    POUT --> END
    COUT --> END
    COMB -->|No| END
    
    style START fill:#90EE90
    style INIT fill:#87CEEB
    style FBASE fill:#FFD700
    style FLOOP fill:#FFA500
    style PLOOP fill:#FF69B4
    style CPAR fill:#BA55D3
    style END fill:#FF6347
```

### Programs

#### 1ï¸âƒ£ Fibonacci Sequence Generator
**File**: `Fibonacci-Sequence/fibonacci.asm`

**Algorithm**: Iterative computation of the nth Fibonacci number.

```
Pseudo-code:
if n â‰¤ 1:
    return n
a = 0, b = 1
for i = 1 to n-1:
    temp = b
    b = a + b
    a = temp
return b
```

**Optimization Techniques**:
- Register-only computation (no memory access)
- Early exit for base cases
- Loop unrolling considerations

**Register Usage**:
- `$a0`: Input (n)
- `$v0`: Return value (nth Fibonacci)
- `$t0`: a (previous value)
- `$t1`: b (current value)
- `$t2`: Loop counter

**Complexity**: O(n) time, O(1) space

---

#### 2ï¸âƒ£ Parity Checker (Odd/Even Detection)
**File**: `Parity-Checker/odd.asm`

**Algorithm**: Determines if a number is odd using iterative subtraction.

```
Pseudo-code:
remainder = n
while remainder â‰¥ 2:
    remainder -= 2
return remainder  # 1 = odd, 0 = even
```

**Optimization Techniques**:
- Minimal instruction count
- Alternative to bitwise AND (showcases iterative approach)
- Branch prediction friendly

**Register Usage**:
- `$a0`: Input number
- `$v0`: Result (1 = odd, 0 = even)

**Complexity**: O(n) time (educational), O(1) with bitwise would be O(1)

---

#### 3ï¸âƒ£ Fibonacci-Parity Combined Analysis
**File**: `Fibonacci-Parity-Combined/isfibonacciodd.asm`

**Algorithm**: Computes nth Fibonacci number, then checks if it's odd.

```
Flow Diagram:

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Input: n       â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Fibonacci(n)   â”‚
    â”‚  (Iterative)    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â–¼
         Result in $v0
             â”‚
             â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Parity Check   â”‚
    â”‚  (Odd Test)     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Return 1/0     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Key Insight**: Demonstrates function composition and register management across algorithm boundaries.

---

## ğŸ“ Learning Outcomes

### Hardware Design (Verilog)
âœ… Digital logic synthesis and optimization  
âœ… Hierarchical module design  
âœ… Testbench development and waveform analysis  
âœ… Timing analysis and critical path identification  
âœ… Hardware/software trade-offs  

### Assembly Programming (MIPS)
âœ… Register allocation and optimization  
âœ… Branch prediction and pipeline awareness  
âœ… Algorithm implementation in constrained environments  
âœ… Instruction set architecture (ISA) mastery  
âœ… Performance profiling and optimization  

### Computer Architecture Concepts
âœ… Arithmetic logic unit (ALU) design  
âœ… Datapath and control unit interaction  
âœ… Memory hierarchy implications  
âœ… Pipeline hazards and mitigation  
âœ… Performance metrics (CPI, throughput, latency)  

---

## ğŸ› ï¸ Development Environment

### Verilog Simulation
```bash
# Using ModelSim
cd 01-Digital-Logic-Adders

# Compile all Verilog files recursively
vlog Building-Blocks/*.v
vlog Ripple-Carry-Adder/*.v
vlog Carry-Lookahead-Adder/*.v
vlog Prefix-Parallel-Adder/*.v

# Simulate CLA32 with testbench
vsim -c CLA32_tb -do "run -all; quit"

# View waveforms (GUI mode)
vsim CLA32_tb
add wave *
run -all
```

### MIPS Assembly Execution
```bash
# Using MARS (MIPS Assembler and Runtime Simulator)
cd 02-MIPS-Assembly-Optimization/Fibonacci-Sequence

# Run Fibonacci program
java -jar Mars.jar fibonacci.asm

# Run with GUI (step through execution)
java -jar Mars.jar
# File â†’ Open â†’ fibonacci.asm â†’ Assemble â†’ Run
```

---

## ğŸ“Š Testing & Verification

### Testing Architecture

```mermaid
graph TB
    subgraph VerilogTest["Verilog Testing Pipeline"]
        DUT1[Design Under Test<br/>Adder Modules]
        TB1[Testbench<br/>Stimulus Generation]
        SIM1[ModelSim Simulator]
        WAVE1[Waveform Viewer]
        
        TB1 -->|Apply Test Vectors| DUT1
        DUT1 -->|Output Signals| SIM1
        SIM1 -->|Generate| WAVE1
    end
    
    subgraph MIPSTest["MIPS Testing Pipeline"]
        ASM[Assembly Source<br/>.asm files]
        MARS_ASM[MARS Assembler]
        MARS_SIM[MARS Simulator]
        REG[Register Inspector]
        
        ASM -->|Assemble| MARS_ASM
        MARS_ASM -->|Machine Code| MARS_SIM
        MARS_SIM -->|Step Through| REG
    end
    
    subgraph Validation["Validation Criteria"]
        CHECK1[âœ“ Exhaustive Testing]
        CHECK2[âœ“ Edge Cases]
        CHECK3[âœ“ Timing Analysis]
        CHECK4[âœ“ Instruction Count]
    end
    
    WAVE1 -.->|Verify| CHECK1
    WAVE1 -.->|Verify| CHECK2
    WAVE1 -.->|Measure| CHECK3
    REG -.->|Count| CHECK4
    
    CHECK1 --> PASS{All Tests Pass?}
    CHECK2 --> PASS
    CHECK3 --> PASS
    CHECK4 --> PASS
    
    PASS -->|Yes| SUCCESS[âœ… Design Verified]
    PASS -->|No| DEBUG[ğŸ”§ Debug & Iterate]
    DEBUG -.->|Revise| DUT1
    DEBUG -.->|Revise| ASM
    
    style DUT1 fill:#87CEEB
    style ASM fill:#FF69B4
    style WAVE1 fill:#FFD700
    style REG fill:#FFA500
    style SUCCESS fill:#90EE90
    style DEBUG fill:#FF6347
```

### Verilog Testbenches
Each adder implementation includes comprehensive testbenches:
- **Exhaustive testing**: All input combinations for small bit-widths
- **Edge cases**: Maximum values, carry propagation chains
- **Randomized testing**: Monte Carlo simulation for 32-bit adders

### MIPS Validation
Assembly programs validated against:
- **Known Fibonacci sequences**: F(0)=0, F(1)=1, F(10)=55
- **Parity test cases**: Even/odd boundaries
- **Corner cases**: n=0, n=1, large values

---

## ğŸ“š Course Context

**Institution**: University of Illinois at Chicago
**Course**: ECE 366 - Computer Organization  
**Topics Covered**:
- Boolean algebra and combinational logic
- Sequential circuit design (FSMs, registers)
- Computer arithmetic (addition, multiplication, division)
- Instruction set architecture (MIPS32)
- Processor datapath and control
- Pipelining and hazards
- Memory hierarchy (cache, virtual memory)

---

## ğŸ“ˆ Performance Insights

### Adder Synthesis Results (Example)
| Metric              | RCA  | CLA32 | PPA16 |
|---------------------|------|-------|-------|
| Gate Count          | 52   | 184   | 128   |
| Critical Path (ns)  | 8.4  | 4.2   | 4.8   |
| Max Frequency (MHz) | 119  | 238   | 208   |

### MIPS Instruction Counts
| Program                  | Instructions | Cycles (no hazards) |
|--------------------------|--------------|---------------------|
| Fibonacci (n=10)         | 34           | 34                  |
| Parity Check (n=31)      | 18           | 18                  |
| Fibonacci-Parity (n=12)  | 48           | 48                  |

---

## ğŸ”— References & Resources

- **Verilog HDL**: IEEE Standard 1364-2005
- **MIPS Architecture**: Patterson & Hennessy, *Computer Organization and Design*
- **ModelSim**: Mentor Graphics Simulation Tool
- **MARS**: Missouri State University MIPS Simulator

---

## ğŸ“„ License

This repository contains academic coursework for educational purposes.  
**Author**: Cooper Union ECE Student  
**Course**: ECE 366 Computer Organization (Fall 2024)

---

## ğŸš€ Quick Start

```bash
# Clone repository
git clone git@github.com:ak23bar/Computer-Organization.git
cd Computer-Organization

# Explore Verilog designs by architecture
cd "01-Digital-Logic-Adders"
ls -R

# View specific adder type
cd Carry-Lookahead-Adder
cat CLA32.v

# Explore MIPS programs
cd "../../02-MIPS-Assembly-Optimization"
find . -name "*.asm" -exec basename {} \;
```

---

**Built with dedication to understanding how computers work from the transistor up.** âš¡
