// Seed: 1115959995
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4[1] = id_2;
  wire id_5;
  module_0();
  assign id_1 = 1;
  always @* begin
    wait (id_5);
  end
  wire id_6 = 1;
  wire id_7;
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7
    , id_10,
    output supply0 id_8
);
  tri1 id_11 = 1'b0;
  assign id_0 = id_5;
  assign id_6 = 1;
  module_0();
endmodule
