// Seed: 3149267604
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = -1;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output logic id_5,
    input wor id_6,
    input wire id_7
);
  bit id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always @(-1 or negedge -1) begin : LABEL_0
    id_5 <= -1;
    id_9 = -1;
  end
endmodule
module module_2 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri0 id_2,
    output wire id_3
);
  assign module_0.id_1 = 0;
  assign id_3 = 1;
endmodule
