m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA_lite/18.1
vram1
Z0 !s110 1575391863
!i10b 1
!s100 ko<S[QMNQ98E_T>Jm^^WD0
I1SizOS6EWTC>eBc2S8VDf2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dO:/Jiajun/6372Projects/RAM_ModelSim2
w1575391751
8O:/Jiajun/6372Projects/trial_RAM/ram1.v
FO:/Jiajun/6372Projects/trial_RAM/ram1.v
L0 39
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1575391863.000000
!s107 O:/Jiajun/6372Projects/trial_RAM/ram1.v|
!s90 -reportprogress|300|-work|work|-stats=none|O:/Jiajun/6372Projects/trial_RAM/ram1.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtestbench_ram1
R0
!i10b 1
!s100 HF@5^JPPVU`iU9kiaYTDW3
IdZNN5Z>T>JFeg7Bi[VKYz2
R1
R2
w1575391495
8O:/Jiajun/6372Projects/trial_MAC_2/testbench_ram1.v
FO:/Jiajun/6372Projects/trial_MAC_2/testbench_ram1.v
L0 3
R3
r1
!s85 0
31
R4
!s107 O:/Jiajun/6372Projects/trial_MAC_2/testbench_ram1.v|
!s90 -reportprogress|300|-work|work|-stats=none|O:/Jiajun/6372Projects/trial_MAC_2/testbench_ram1.v|
!i113 1
R5
R6
