
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_defines.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/raminfr.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_apb.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_receiver.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_regs.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_rfifo.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_sync_flops.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_tfifo.v
// /home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart16550/rtl/uart_transmitter.v

/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/fifo_sync.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_simple.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_send_preprocess.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_send_data.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_send.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_recv.v
/home/lin/SpinalProjects/DandRiscvSoC/hw/verilog/uart_simple/uart_rx.v
./hw/gen/DandSocSimple.v

./hw/verilog/tb/tb_DandSocSimple.sv