{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725660100553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725660100553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 19:01:40 2024 " "Processing started: Fri Sep  6 19:01:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725660100553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660100553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_cic_v2 -c sram_cic_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_cic_v2 -c sram_cic_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660100553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725660100800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725660100800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105856 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/captura_pixeles.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba_1-arch " "Found design unit 1: prueba_1-arch" {  } { { "prueba_1.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/prueba_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105857 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba_1 " "Found entity 1: prueba_1" {  } { { "prueba_1.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/prueba_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_cic_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_cic_v2 " "Found entity 1: sram_cic_v2" {  } { { "sram_cic_v2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart_basico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart_basico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART_basico-rtl " "Found design unit 1: CIC_SRAM_controller_UART_basico-rtl" {  } { { "CIC_SRAM_controller_UART_basico.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/CIC_SRAM_controller_UART_basico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105860 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART_basico " "Found entity 1: CIC_SRAM_controller_UART_basico" {  } { { "CIC_SRAM_controller_UART_basico.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/CIC_SRAM_controller_UART_basico.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-rtl " "Found design unit 1: DUT-rtl" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105863 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_v2_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_cic_v2_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_cic_v2_2 " "Found entity 1: sram_cic_v2_2" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_2-rtl " "Found design unit 1: DUT_2-rtl" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105865 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_2 " "Found entity 1: DUT_2" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105866 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105868 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "Programador_controlador_block.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105870 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105872 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725660105872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_cic_v2_2 " "Elaborating entity \"sram_cic_v2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725660105902 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sram inst8 " "Block or symbol \"sram\" of instance \"inst8\" overlaps another block or symbol" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 48 1536 1800 224 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725660105902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst3 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst3\"" {  } { { "sram_cic_v2_2.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 376 952 1112 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst3\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst3\|controlador:inst\"" {  } { { "Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst3\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst3\|programador:inst1\"" {  } { { "Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "sram_cic_v2_2.bdf" "inst4" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 376 688 840 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba_1 prueba_1:inst2 " "Elaborating entity \"prueba_1\" for hierarchy \"prueba_1:inst2\"" {  } { { "sram_cic_v2_2.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 224 96 288 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst8 " "Elaborating entity \"sram\" for hierarchy \"sram:inst8\"" {  } { { "sram_cic_v2_2.bdf" "inst8" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 48 1536 1800 224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725660105927 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725660105928 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725660105928 "|sram_cic_v2_2|sram:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725660105928 "|sram_cic_v2_2|sram:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660105929 "|sram_cic_v2_2|sram:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT_2 DUT_2:inst9 " "Elaborating entity \"DUT_2\" for hierarchy \"DUT_2:inst9\"" {  } { { "sram_cic_v2_2.bdf" "inst9" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 32 1136 1400 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cuenta_trigger_camara DUT_2.vhd(69) " "Verilog HDL or VHDL warning at DUT_2.vhd(69): object \"cuenta_trigger_camara\" assigned a value but never read" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725660105935 "|DUT_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk DUT_2.vhd(75) " "VHDL Process Statement warning at DUT_2.vhd(75): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725660105935 "|DUT_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst6 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst6\"" {  } { { "sram_cic_v2_2.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 288 1608 1920 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(134) " "Verilog HDL assignment warning at uart_tx.v(134): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725660105936 "|sram_cic_v2|uart_tx:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(136) " "Verilog HDL assignment warning at uart_tx.v(136): truncated value with size 10 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/uart_tx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725660105936 "|sram_cic_v2|uart_tx:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:inst1 " "Elaborating entity \"DUT\" for hierarchy \"DUT:inst1\"" {  } { { "sram_cic_v2_2.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 112 816 1024 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst\"" {  } { { "sram_cic_v2_2.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 192 536 760 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660105938 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[7\] " "Converted tri-state buffer \"DUT:inst1\|add\[7\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[6\] " "Converted tri-state buffer \"DUT:inst1\|add\[6\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[5\] " "Converted tri-state buffer \"DUT:inst1\|add\[5\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[4\] " "Converted tri-state buffer \"DUT:inst1\|add\[4\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[3\] " "Converted tri-state buffer \"DUT:inst1\|add\[3\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[2\] " "Converted tri-state buffer \"DUT:inst1\|add\[2\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[1\] " "Converted tri-state buffer \"DUT:inst1\|add\[1\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[0\] " "Converted tri-state buffer \"DUT:inst1\|add\[0\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[15\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[14\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[13\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[12\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[11\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[10\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[9\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[8\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[7\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[6\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[5\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[4\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[3\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[2\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[1\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|data_o\[0\] " "Converted tri-state buffer \"DUT:inst1\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|reset_o " "Converted tri-state buffer \"DUT:inst1\|reset_o\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|r_w_O " "Converted tri-state buffer \"DUT:inst1\|r_w_O\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[8\] " "Converted tri-state buffer \"DUT:inst1\|add\[8\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[9\] " "Converted tri-state buffer \"DUT:inst1\|add\[9\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[10\] " "Converted tri-state buffer \"DUT:inst1\|add\[10\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[11\] " "Converted tri-state buffer \"DUT:inst1\|add\[11\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[12\] " "Converted tri-state buffer \"DUT:inst1\|add\[12\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[13\] " "Converted tri-state buffer \"DUT:inst1\|add\[13\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[14\] " "Converted tri-state buffer \"DUT:inst1\|add\[14\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[15\] " "Converted tri-state buffer \"DUT:inst1\|add\[15\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[16\] " "Converted tri-state buffer \"DUT:inst1\|add\[16\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[17\] " "Converted tri-state buffer \"DUT:inst1\|add\[17\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[18\] " "Converted tri-state buffer \"DUT:inst1\|add\[18\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT:inst1\|add\[19\] " "Converted tri-state buffer \"DUT:inst1\|add\[19\]\" feeding internal logic into a wire" {  } { { "DUT.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[12\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[12\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[11\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[11\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[10\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[10\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[9\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[9\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[8\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[8\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[7\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[7\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[6\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[6\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[5\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[5\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[4\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[4\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[3\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[3\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[2\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[2\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[1\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[1\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[0\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[0\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[13\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[13\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[14\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[14\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DUT_2:inst9\|data\[15\] " "Converted tri-state buffer \"DUT_2:inst9\|data\[15\]\" feeding internal logic into a wire" {  } { { "DUT_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/DUT_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725660106055 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725660106055 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725660106308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725660106308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sram_CE GND " "Pin \"Sram_CE\" is stuck at GND" {  } { { "sram_cic_v2_2.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/sram_cic_v2_2.bdf" { { 120 1824 2000 136 "Sram_CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725660106391 "|sram_cic_v2_2|Sram_CE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725660106391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725660106439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725660106695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725660106814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725660106814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725660106857 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725660106857 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725660106857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725660106857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725660106857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725660106867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 19:01:46 2024 " "Processing ended: Fri Sep  6 19:01:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725660106867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725660106867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725660106867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725660106867 ""}
