# RV64IMAFDC

define endian=little;

@define RISCV64I ""
@define RISCVM ""
@define RISCVA ""
@define RISCVF ""
@define RISCVD ""
@define RISCVC ""

@include "riscv.reg.sinc"
@include "riscv.table.sinc"
@include "riscv.instr.sinc"
