$date
	Tue Jun 13 04:34:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTestBench $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 2 # Op [1:0] $end
$upscope $end
$scope module ALUTestBench $end
$var wire 4 $ C [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 % Fault_Indicator $end
$upscope $end
$scope module ALUTestBench $end
$var reg 16 & Fault_Counter [15:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 ' clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
bx &
x%
bx $
bx #
bx "
bx !
$end
#2
b101 $
b0 #
b100 "
b1 !
1'
#4
1%
0'
#6
1'
#8
0'
#10
1'
#12
0'
#14
1'
#16
0'
#18
1'
#20
0'
#22
1'
#24
0'
#26
1'
#28
0'
#30
1'
#32
0'
#34
1'
#36
0'
#38
1'
#40
0'
#42
1'
#44
0'
#46
1'
#48
0'
#50
1'
#52
0'
#54
1'
#56
0'
#58
1'
#60
0'
