//--------------------------------------------------------------------------------
// Auto-generated by Migen (7bc4eb1) & LiteX (2ec4604c) on 2022-06-05 06:16:20
//--------------------------------------------------------------------------------
module litedram_core(
	input wire clk,
	input wire rst,
	output wire pll_locked,
	output wire [14:0] ddram_a,
	output wire [2:0] ddram_ba,
	output wire ddram_ras_n,
	output wire ddram_cas_n,
	output wire ddram_we_n,
	output wire ddram_cs_n,
	output wire [3:0] ddram_dm,
	inout wire [31:0] ddram_dq,
	inout wire [3:0] ddram_dqs_p,
	inout wire [3:0] ddram_dqs_n,
	output wire ddram_clk_p,
	output wire ddram_clk_n,
	output wire ddram_cke,
	output wire ddram_odt,
	output wire ddram_reset_n,
	output wire init_done,
	output wire init_error,
	input wire [29:0] wb_ctrl_adr,
	input wire [31:0] wb_ctrl_dat_w,
	output wire [31:0] wb_ctrl_dat_r,
	input wire [3:0] wb_ctrl_sel,
	input wire wb_ctrl_cyc,
	input wire wb_ctrl_stb,
	output wire wb_ctrl_ack,
	input wire wb_ctrl_we,
	input wire [2:0] wb_ctrl_cti,
	input wire [1:0] wb_ctrl_bte,
	output wire wb_ctrl_err,
	output wire user_clk,
	output wire user_rst,
	input wire user_port_native_0_cmd_valid,
	output wire user_port_native_0_cmd_ready,
	input wire user_port_native_0_cmd_we,
	input wire [24:0] user_port_native_0_cmd_addr,
	input wire user_port_native_0_wdata_valid,
	output wire user_port_native_0_wdata_ready,
	input wire [31:0] user_port_native_0_wdata_we,
	input wire [255:0] user_port_native_0_wdata_data,
	output wire user_port_native_0_rdata_valid,
	input wire user_port_native_0_rdata_ready,
	output wire [255:0] user_port_native_0_rdata_data
);

reg [13:0] main_litedramcore_adr = 14'd0;
reg main_litedramcore_we = 1'd0;
wire [7:0] main_litedramcore_dat_w;
wire [7:0] main_litedramcore_dat_r;
wire [29:0] main_litedramcore_wishbone_adr;
wire [31:0] main_litedramcore_wishbone_dat_w;
wire [31:0] main_litedramcore_wishbone_dat_r;
wire [3:0] main_litedramcore_wishbone_sel;
wire main_litedramcore_wishbone_cyc;
wire main_litedramcore_wishbone_stb;
reg main_litedramcore_wishbone_ack = 1'd0;
wire main_litedramcore_wishbone_we;
wire [2:0] main_litedramcore_wishbone_cti;
wire [1:0] main_litedramcore_wishbone_bte;
reg main_litedramcore_wishbone_err = 1'd0;
wire sys_clk;
wire sys_rst;
wire sys4x_clk;
wire sys4x_dqs_clk;
wire iodelay_clk;
wire iodelay_rst;
wire main_reset;
wire main_locked;
wire main_clkin;
wire main_clkout0;
wire main_clkout_buf0;
wire main_clkout1;
wire main_clkout_buf1;
wire main_clkout2;
wire main_clkout_buf2;
wire main_clkout3;
wire main_clkout_buf3;
reg [3:0] main_reset_counter = 4'd15;
reg main_ic_reset = 1'd1;
reg [4:0] main_k7ddrphy_half_sys8x_taps_storage = 5'd8;
reg main_k7ddrphy_half_sys8x_taps_re = 1'd0;
reg main_k7ddrphy_wlevel_en_storage = 1'd0;
reg main_k7ddrphy_wlevel_en_re = 1'd0;
wire main_k7ddrphy_wlevel_strobe_re;
wire main_k7ddrphy_wlevel_strobe_r;
wire main_k7ddrphy_wlevel_strobe_we;
reg main_k7ddrphy_wlevel_strobe_w = 1'd0;
wire main_k7ddrphy_cdly_rst_re;
wire main_k7ddrphy_cdly_rst_r;
wire main_k7ddrphy_cdly_rst_we;
reg main_k7ddrphy_cdly_rst_w = 1'd0;
wire main_k7ddrphy_cdly_inc_re;
wire main_k7ddrphy_cdly_inc_r;
wire main_k7ddrphy_cdly_inc_we;
reg main_k7ddrphy_cdly_inc_w = 1'd0;
reg [3:0] main_k7ddrphy_dly_sel_storage = 4'd0;
reg main_k7ddrphy_dly_sel_re = 1'd0;
wire main_k7ddrphy_rdly_dq_rst_re;
wire main_k7ddrphy_rdly_dq_rst_r;
wire main_k7ddrphy_rdly_dq_rst_we;
reg main_k7ddrphy_rdly_dq_rst_w = 1'd0;
wire main_k7ddrphy_rdly_dq_inc_re;
wire main_k7ddrphy_rdly_dq_inc_r;
wire main_k7ddrphy_rdly_dq_inc_we;
reg main_k7ddrphy_rdly_dq_inc_w = 1'd0;
wire main_k7ddrphy_rdly_dq_bitslip_rst_re;
wire main_k7ddrphy_rdly_dq_bitslip_rst_r;
wire main_k7ddrphy_rdly_dq_bitslip_rst_we;
reg main_k7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
wire main_k7ddrphy_rdly_dq_bitslip_re;
wire main_k7ddrphy_rdly_dq_bitslip_r;
wire main_k7ddrphy_rdly_dq_bitslip_we;
reg main_k7ddrphy_rdly_dq_bitslip_w = 1'd0;
wire main_k7ddrphy_wdly_dq_rst_re;
wire main_k7ddrphy_wdly_dq_rst_r;
wire main_k7ddrphy_wdly_dq_rst_we;
reg main_k7ddrphy_wdly_dq_rst_w = 1'd0;
wire main_k7ddrphy_wdly_dq_inc_re;
wire main_k7ddrphy_wdly_dq_inc_r;
wire main_k7ddrphy_wdly_dq_inc_we;
reg main_k7ddrphy_wdly_dq_inc_w = 1'd0;
wire main_k7ddrphy_wdly_dqs_rst_re;
wire main_k7ddrphy_wdly_dqs_rst_r;
wire main_k7ddrphy_wdly_dqs_rst_we;
reg main_k7ddrphy_wdly_dqs_rst_w = 1'd0;
wire main_k7ddrphy_wdly_dqs_inc_re;
wire main_k7ddrphy_wdly_dqs_inc_r;
wire main_k7ddrphy_wdly_dqs_inc_we;
reg main_k7ddrphy_wdly_dqs_inc_w = 1'd0;
wire [14:0] main_k7ddrphy_dfi_p0_address;
wire [2:0] main_k7ddrphy_dfi_p0_bank;
wire main_k7ddrphy_dfi_p0_cas_n;
wire main_k7ddrphy_dfi_p0_cs_n;
wire main_k7ddrphy_dfi_p0_ras_n;
wire main_k7ddrphy_dfi_p0_we_n;
wire main_k7ddrphy_dfi_p0_cke;
wire main_k7ddrphy_dfi_p0_odt;
wire main_k7ddrphy_dfi_p0_reset_n;
wire main_k7ddrphy_dfi_p0_act_n;
wire [63:0] main_k7ddrphy_dfi_p0_wrdata;
wire main_k7ddrphy_dfi_p0_wrdata_en;
wire [7:0] main_k7ddrphy_dfi_p0_wrdata_mask;
wire main_k7ddrphy_dfi_p0_rddata_en;
reg [63:0] main_k7ddrphy_dfi_p0_rddata = 64'd0;
reg main_k7ddrphy_dfi_p0_rddata_valid = 1'd0;
wire [14:0] main_k7ddrphy_dfi_p1_address;
wire [2:0] main_k7ddrphy_dfi_p1_bank;
wire main_k7ddrphy_dfi_p1_cas_n;
wire main_k7ddrphy_dfi_p1_cs_n;
wire main_k7ddrphy_dfi_p1_ras_n;
wire main_k7ddrphy_dfi_p1_we_n;
wire main_k7ddrphy_dfi_p1_cke;
wire main_k7ddrphy_dfi_p1_odt;
wire main_k7ddrphy_dfi_p1_reset_n;
wire main_k7ddrphy_dfi_p1_act_n;
wire [63:0] main_k7ddrphy_dfi_p1_wrdata;
wire main_k7ddrphy_dfi_p1_wrdata_en;
wire [7:0] main_k7ddrphy_dfi_p1_wrdata_mask;
wire main_k7ddrphy_dfi_p1_rddata_en;
reg [63:0] main_k7ddrphy_dfi_p1_rddata = 64'd0;
reg main_k7ddrphy_dfi_p1_rddata_valid = 1'd0;
wire [14:0] main_k7ddrphy_dfi_p2_address;
wire [2:0] main_k7ddrphy_dfi_p2_bank;
wire main_k7ddrphy_dfi_p2_cas_n;
wire main_k7ddrphy_dfi_p2_cs_n;
wire main_k7ddrphy_dfi_p2_ras_n;
wire main_k7ddrphy_dfi_p2_we_n;
wire main_k7ddrphy_dfi_p2_cke;
wire main_k7ddrphy_dfi_p2_odt;
wire main_k7ddrphy_dfi_p2_reset_n;
wire main_k7ddrphy_dfi_p2_act_n;
wire [63:0] main_k7ddrphy_dfi_p2_wrdata;
wire main_k7ddrphy_dfi_p2_wrdata_en;
wire [7:0] main_k7ddrphy_dfi_p2_wrdata_mask;
wire main_k7ddrphy_dfi_p2_rddata_en;
reg [63:0] main_k7ddrphy_dfi_p2_rddata = 64'd0;
reg main_k7ddrphy_dfi_p2_rddata_valid = 1'd0;
wire [14:0] main_k7ddrphy_dfi_p3_address;
wire [2:0] main_k7ddrphy_dfi_p3_bank;
wire main_k7ddrphy_dfi_p3_cas_n;
wire main_k7ddrphy_dfi_p3_cs_n;
wire main_k7ddrphy_dfi_p3_ras_n;
wire main_k7ddrphy_dfi_p3_we_n;
wire main_k7ddrphy_dfi_p3_cke;
wire main_k7ddrphy_dfi_p3_odt;
wire main_k7ddrphy_dfi_p3_reset_n;
wire main_k7ddrphy_dfi_p3_act_n;
wire [63:0] main_k7ddrphy_dfi_p3_wrdata;
wire main_k7ddrphy_dfi_p3_wrdata_en;
wire [7:0] main_k7ddrphy_dfi_p3_wrdata_mask;
wire main_k7ddrphy_dfi_p3_rddata_en;
reg [63:0] main_k7ddrphy_dfi_p3_rddata = 64'd0;
reg main_k7ddrphy_dfi_p3_rddata_valid = 1'd0;
wire main_k7ddrphy_sd_clk_se_nodelay;
wire main_k7ddrphy_sd_clk_se_delayed;
wire main_k7ddrphy_address0;
wire main_k7ddrphy_address1;
wire main_k7ddrphy_address2;
wire main_k7ddrphy_address3;
wire main_k7ddrphy_address4;
wire main_k7ddrphy_address5;
wire main_k7ddrphy_address6;
wire main_k7ddrphy_address7;
wire main_k7ddrphy_address8;
wire main_k7ddrphy_address9;
wire main_k7ddrphy_address10;
wire main_k7ddrphy_address11;
wire main_k7ddrphy_address12;
wire main_k7ddrphy_address13;
wire main_k7ddrphy_address14;
wire main_k7ddrphy_bank0;
wire main_k7ddrphy_bank1;
wire main_k7ddrphy_bank2;
wire main_k7ddrphy_cmd0;
wire main_k7ddrphy_cmd1;
wire main_k7ddrphy_cmd2;
wire main_k7ddrphy_cmd3;
wire main_k7ddrphy_cmd4;
wire main_k7ddrphy_cmd5;
wire main_k7ddrphy_cmd6;
reg main_k7ddrphy_dqs_oe = 1'd0;
reg main_k7ddrphy_dqs_oe_delayed = 1'd0;
wire main_k7ddrphy_dqspattern0;
wire main_k7ddrphy_dqspattern1;
reg [7:0] main_k7ddrphy_dqspattern_o = 8'd0;
wire main_k7ddrphy_dm_o_nodelay0;
wire main_k7ddrphy_dm_o_nodelay1;
wire main_k7ddrphy_dm_o_nodelay2;
wire main_k7ddrphy_dm_o_nodelay3;
wire [3:0] main_k7ddrphy_dqs_i;
wire [3:0] main_k7ddrphy_dqs_i_delayed;
wire main_k7ddrphy_dqs_o_no_delay0;
wire main_k7ddrphy_dqs_o_delayed0;
wire main_k7ddrphy_dqs_t0;
wire main_k7ddrphy0;
wire main_k7ddrphy_dqs_o_no_delay1;
wire main_k7ddrphy_dqs_o_delayed1;
wire main_k7ddrphy_dqs_t1;
wire main_k7ddrphy1;
wire main_k7ddrphy_dqs_o_no_delay2;
wire main_k7ddrphy_dqs_o_delayed2;
wire main_k7ddrphy_dqs_t2;
wire main_k7ddrphy2;
wire main_k7ddrphy_dqs_o_no_delay3;
wire main_k7ddrphy_dqs_o_delayed3;
wire main_k7ddrphy_dqs_t3;
wire main_k7ddrphy3;
wire main_k7ddrphy_dq_oe;
reg main_k7ddrphy_dq_oe_delayed = 1'd0;
wire main_k7ddrphy_dq_o_nodelay0;
wire main_k7ddrphy_dq_o_delayed0;
wire main_k7ddrphy_dq_i_nodelay0;
wire main_k7ddrphy_dq_i_delayed0;
wire main_k7ddrphy_dq_t0;
wire [7:0] main_k7ddrphy_dq_i_data0;
wire [7:0] main_k7ddrphy_bitslip0_i;
reg [7:0] main_k7ddrphy_bitslip0_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip0_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip0_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay1;
wire main_k7ddrphy_dq_o_delayed1;
wire main_k7ddrphy_dq_i_nodelay1;
wire main_k7ddrphy_dq_i_delayed1;
wire main_k7ddrphy_dq_t1;
wire [7:0] main_k7ddrphy_dq_i_data1;
wire [7:0] main_k7ddrphy_bitslip1_i;
reg [7:0] main_k7ddrphy_bitslip1_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip1_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip1_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay2;
wire main_k7ddrphy_dq_o_delayed2;
wire main_k7ddrphy_dq_i_nodelay2;
wire main_k7ddrphy_dq_i_delayed2;
wire main_k7ddrphy_dq_t2;
wire [7:0] main_k7ddrphy_dq_i_data2;
wire [7:0] main_k7ddrphy_bitslip2_i;
reg [7:0] main_k7ddrphy_bitslip2_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip2_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip2_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay3;
wire main_k7ddrphy_dq_o_delayed3;
wire main_k7ddrphy_dq_i_nodelay3;
wire main_k7ddrphy_dq_i_delayed3;
wire main_k7ddrphy_dq_t3;
wire [7:0] main_k7ddrphy_dq_i_data3;
wire [7:0] main_k7ddrphy_bitslip3_i;
reg [7:0] main_k7ddrphy_bitslip3_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip3_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip3_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay4;
wire main_k7ddrphy_dq_o_delayed4;
wire main_k7ddrphy_dq_i_nodelay4;
wire main_k7ddrphy_dq_i_delayed4;
wire main_k7ddrphy_dq_t4;
wire [7:0] main_k7ddrphy_dq_i_data4;
wire [7:0] main_k7ddrphy_bitslip4_i;
reg [7:0] main_k7ddrphy_bitslip4_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip4_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip4_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay5;
wire main_k7ddrphy_dq_o_delayed5;
wire main_k7ddrphy_dq_i_nodelay5;
wire main_k7ddrphy_dq_i_delayed5;
wire main_k7ddrphy_dq_t5;
wire [7:0] main_k7ddrphy_dq_i_data5;
wire [7:0] main_k7ddrphy_bitslip5_i;
reg [7:0] main_k7ddrphy_bitslip5_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip5_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip5_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay6;
wire main_k7ddrphy_dq_o_delayed6;
wire main_k7ddrphy_dq_i_nodelay6;
wire main_k7ddrphy_dq_i_delayed6;
wire main_k7ddrphy_dq_t6;
wire [7:0] main_k7ddrphy_dq_i_data6;
wire [7:0] main_k7ddrphy_bitslip6_i;
reg [7:0] main_k7ddrphy_bitslip6_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip6_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip6_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay7;
wire main_k7ddrphy_dq_o_delayed7;
wire main_k7ddrphy_dq_i_nodelay7;
wire main_k7ddrphy_dq_i_delayed7;
wire main_k7ddrphy_dq_t7;
wire [7:0] main_k7ddrphy_dq_i_data7;
wire [7:0] main_k7ddrphy_bitslip7_i;
reg [7:0] main_k7ddrphy_bitslip7_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip7_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip7_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay8;
wire main_k7ddrphy_dq_o_delayed8;
wire main_k7ddrphy_dq_i_nodelay8;
wire main_k7ddrphy_dq_i_delayed8;
wire main_k7ddrphy_dq_t8;
wire [7:0] main_k7ddrphy_dq_i_data8;
wire [7:0] main_k7ddrphy_bitslip8_i;
reg [7:0] main_k7ddrphy_bitslip8_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip8_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip8_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay9;
wire main_k7ddrphy_dq_o_delayed9;
wire main_k7ddrphy_dq_i_nodelay9;
wire main_k7ddrphy_dq_i_delayed9;
wire main_k7ddrphy_dq_t9;
wire [7:0] main_k7ddrphy_dq_i_data9;
wire [7:0] main_k7ddrphy_bitslip9_i;
reg [7:0] main_k7ddrphy_bitslip9_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip9_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip9_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay10;
wire main_k7ddrphy_dq_o_delayed10;
wire main_k7ddrphy_dq_i_nodelay10;
wire main_k7ddrphy_dq_i_delayed10;
wire main_k7ddrphy_dq_t10;
wire [7:0] main_k7ddrphy_dq_i_data10;
wire [7:0] main_k7ddrphy_bitslip10_i;
reg [7:0] main_k7ddrphy_bitslip10_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip10_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip10_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay11;
wire main_k7ddrphy_dq_o_delayed11;
wire main_k7ddrphy_dq_i_nodelay11;
wire main_k7ddrphy_dq_i_delayed11;
wire main_k7ddrphy_dq_t11;
wire [7:0] main_k7ddrphy_dq_i_data11;
wire [7:0] main_k7ddrphy_bitslip11_i;
reg [7:0] main_k7ddrphy_bitslip11_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip11_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip11_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay12;
wire main_k7ddrphy_dq_o_delayed12;
wire main_k7ddrphy_dq_i_nodelay12;
wire main_k7ddrphy_dq_i_delayed12;
wire main_k7ddrphy_dq_t12;
wire [7:0] main_k7ddrphy_dq_i_data12;
wire [7:0] main_k7ddrphy_bitslip12_i;
reg [7:0] main_k7ddrphy_bitslip12_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip12_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip12_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay13;
wire main_k7ddrphy_dq_o_delayed13;
wire main_k7ddrphy_dq_i_nodelay13;
wire main_k7ddrphy_dq_i_delayed13;
wire main_k7ddrphy_dq_t13;
wire [7:0] main_k7ddrphy_dq_i_data13;
wire [7:0] main_k7ddrphy_bitslip13_i;
reg [7:0] main_k7ddrphy_bitslip13_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip13_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip13_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay14;
wire main_k7ddrphy_dq_o_delayed14;
wire main_k7ddrphy_dq_i_nodelay14;
wire main_k7ddrphy_dq_i_delayed14;
wire main_k7ddrphy_dq_t14;
wire [7:0] main_k7ddrphy_dq_i_data14;
wire [7:0] main_k7ddrphy_bitslip14_i;
reg [7:0] main_k7ddrphy_bitslip14_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip14_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip14_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay15;
wire main_k7ddrphy_dq_o_delayed15;
wire main_k7ddrphy_dq_i_nodelay15;
wire main_k7ddrphy_dq_i_delayed15;
wire main_k7ddrphy_dq_t15;
wire [7:0] main_k7ddrphy_dq_i_data15;
wire [7:0] main_k7ddrphy_bitslip15_i;
reg [7:0] main_k7ddrphy_bitslip15_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip15_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip15_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay16;
wire main_k7ddrphy_dq_o_delayed16;
wire main_k7ddrphy_dq_i_nodelay16;
wire main_k7ddrphy_dq_i_delayed16;
wire main_k7ddrphy_dq_t16;
wire [7:0] main_k7ddrphy_dq_i_data16;
wire [7:0] main_k7ddrphy_bitslip16_i;
reg [7:0] main_k7ddrphy_bitslip16_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip16_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip16_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay17;
wire main_k7ddrphy_dq_o_delayed17;
wire main_k7ddrphy_dq_i_nodelay17;
wire main_k7ddrphy_dq_i_delayed17;
wire main_k7ddrphy_dq_t17;
wire [7:0] main_k7ddrphy_dq_i_data17;
wire [7:0] main_k7ddrphy_bitslip17_i;
reg [7:0] main_k7ddrphy_bitslip17_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip17_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip17_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay18;
wire main_k7ddrphy_dq_o_delayed18;
wire main_k7ddrphy_dq_i_nodelay18;
wire main_k7ddrphy_dq_i_delayed18;
wire main_k7ddrphy_dq_t18;
wire [7:0] main_k7ddrphy_dq_i_data18;
wire [7:0] main_k7ddrphy_bitslip18_i;
reg [7:0] main_k7ddrphy_bitslip18_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip18_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip18_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay19;
wire main_k7ddrphy_dq_o_delayed19;
wire main_k7ddrphy_dq_i_nodelay19;
wire main_k7ddrphy_dq_i_delayed19;
wire main_k7ddrphy_dq_t19;
wire [7:0] main_k7ddrphy_dq_i_data19;
wire [7:0] main_k7ddrphy_bitslip19_i;
reg [7:0] main_k7ddrphy_bitslip19_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip19_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip19_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay20;
wire main_k7ddrphy_dq_o_delayed20;
wire main_k7ddrphy_dq_i_nodelay20;
wire main_k7ddrphy_dq_i_delayed20;
wire main_k7ddrphy_dq_t20;
wire [7:0] main_k7ddrphy_dq_i_data20;
wire [7:0] main_k7ddrphy_bitslip20_i;
reg [7:0] main_k7ddrphy_bitslip20_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip20_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip20_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay21;
wire main_k7ddrphy_dq_o_delayed21;
wire main_k7ddrphy_dq_i_nodelay21;
wire main_k7ddrphy_dq_i_delayed21;
wire main_k7ddrphy_dq_t21;
wire [7:0] main_k7ddrphy_dq_i_data21;
wire [7:0] main_k7ddrphy_bitslip21_i;
reg [7:0] main_k7ddrphy_bitslip21_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip21_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip21_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay22;
wire main_k7ddrphy_dq_o_delayed22;
wire main_k7ddrphy_dq_i_nodelay22;
wire main_k7ddrphy_dq_i_delayed22;
wire main_k7ddrphy_dq_t22;
wire [7:0] main_k7ddrphy_dq_i_data22;
wire [7:0] main_k7ddrphy_bitslip22_i;
reg [7:0] main_k7ddrphy_bitslip22_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip22_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip22_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay23;
wire main_k7ddrphy_dq_o_delayed23;
wire main_k7ddrphy_dq_i_nodelay23;
wire main_k7ddrphy_dq_i_delayed23;
wire main_k7ddrphy_dq_t23;
wire [7:0] main_k7ddrphy_dq_i_data23;
wire [7:0] main_k7ddrphy_bitslip23_i;
reg [7:0] main_k7ddrphy_bitslip23_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip23_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip23_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay24;
wire main_k7ddrphy_dq_o_delayed24;
wire main_k7ddrphy_dq_i_nodelay24;
wire main_k7ddrphy_dq_i_delayed24;
wire main_k7ddrphy_dq_t24;
wire [7:0] main_k7ddrphy_dq_i_data24;
wire [7:0] main_k7ddrphy_bitslip24_i;
reg [7:0] main_k7ddrphy_bitslip24_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip24_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip24_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay25;
wire main_k7ddrphy_dq_o_delayed25;
wire main_k7ddrphy_dq_i_nodelay25;
wire main_k7ddrphy_dq_i_delayed25;
wire main_k7ddrphy_dq_t25;
wire [7:0] main_k7ddrphy_dq_i_data25;
wire [7:0] main_k7ddrphy_bitslip25_i;
reg [7:0] main_k7ddrphy_bitslip25_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip25_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip25_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay26;
wire main_k7ddrphy_dq_o_delayed26;
wire main_k7ddrphy_dq_i_nodelay26;
wire main_k7ddrphy_dq_i_delayed26;
wire main_k7ddrphy_dq_t26;
wire [7:0] main_k7ddrphy_dq_i_data26;
wire [7:0] main_k7ddrphy_bitslip26_i;
reg [7:0] main_k7ddrphy_bitslip26_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip26_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip26_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay27;
wire main_k7ddrphy_dq_o_delayed27;
wire main_k7ddrphy_dq_i_nodelay27;
wire main_k7ddrphy_dq_i_delayed27;
wire main_k7ddrphy_dq_t27;
wire [7:0] main_k7ddrphy_dq_i_data27;
wire [7:0] main_k7ddrphy_bitslip27_i;
reg [7:0] main_k7ddrphy_bitslip27_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip27_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip27_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay28;
wire main_k7ddrphy_dq_o_delayed28;
wire main_k7ddrphy_dq_i_nodelay28;
wire main_k7ddrphy_dq_i_delayed28;
wire main_k7ddrphy_dq_t28;
wire [7:0] main_k7ddrphy_dq_i_data28;
wire [7:0] main_k7ddrphy_bitslip28_i;
reg [7:0] main_k7ddrphy_bitslip28_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip28_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip28_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay29;
wire main_k7ddrphy_dq_o_delayed29;
wire main_k7ddrphy_dq_i_nodelay29;
wire main_k7ddrphy_dq_i_delayed29;
wire main_k7ddrphy_dq_t29;
wire [7:0] main_k7ddrphy_dq_i_data29;
wire [7:0] main_k7ddrphy_bitslip29_i;
reg [7:0] main_k7ddrphy_bitslip29_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip29_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip29_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay30;
wire main_k7ddrphy_dq_o_delayed30;
wire main_k7ddrphy_dq_i_nodelay30;
wire main_k7ddrphy_dq_i_delayed30;
wire main_k7ddrphy_dq_t30;
wire [7:0] main_k7ddrphy_dq_i_data30;
wire [7:0] main_k7ddrphy_bitslip30_i;
reg [7:0] main_k7ddrphy_bitslip30_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip30_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip30_r = 24'd0;
wire main_k7ddrphy_dq_o_nodelay31;
wire main_k7ddrphy_dq_o_delayed31;
wire main_k7ddrphy_dq_i_nodelay31;
wire main_k7ddrphy_dq_i_delayed31;
wire main_k7ddrphy_dq_t31;
wire [7:0] main_k7ddrphy_dq_i_data31;
wire [7:0] main_k7ddrphy_bitslip31_i;
reg [7:0] main_k7ddrphy_bitslip31_o = 8'd0;
reg [3:0] main_k7ddrphy_bitslip31_value = 4'd0;
reg [23:0] main_k7ddrphy_bitslip31_r = 24'd0;
wire [7:0] main_k7ddrphy_rddata_en;
reg [7:0] main_k7ddrphy_rddata_en_last = 8'd0;
wire [3:0] main_k7ddrphy_wrdata_en;
reg [3:0] main_k7ddrphy_wrdata_en_last = 4'd0;
wire [14:0] main_litedramcore_inti_p0_address;
wire [2:0] main_litedramcore_inti_p0_bank;
reg main_litedramcore_inti_p0_cas_n = 1'd1;
reg main_litedramcore_inti_p0_cs_n = 1'd1;
reg main_litedramcore_inti_p0_ras_n = 1'd1;
reg main_litedramcore_inti_p0_we_n = 1'd1;
wire main_litedramcore_inti_p0_cke;
wire main_litedramcore_inti_p0_odt;
wire main_litedramcore_inti_p0_reset_n;
reg main_litedramcore_inti_p0_act_n = 1'd1;
wire [63:0] main_litedramcore_inti_p0_wrdata;
wire main_litedramcore_inti_p0_wrdata_en;
wire [7:0] main_litedramcore_inti_p0_wrdata_mask;
wire main_litedramcore_inti_p0_rddata_en;
reg [63:0] main_litedramcore_inti_p0_rddata = 64'd0;
reg main_litedramcore_inti_p0_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_inti_p1_address;
wire [2:0] main_litedramcore_inti_p1_bank;
reg main_litedramcore_inti_p1_cas_n = 1'd1;
reg main_litedramcore_inti_p1_cs_n = 1'd1;
reg main_litedramcore_inti_p1_ras_n = 1'd1;
reg main_litedramcore_inti_p1_we_n = 1'd1;
wire main_litedramcore_inti_p1_cke;
wire main_litedramcore_inti_p1_odt;
wire main_litedramcore_inti_p1_reset_n;
reg main_litedramcore_inti_p1_act_n = 1'd1;
wire [63:0] main_litedramcore_inti_p1_wrdata;
wire main_litedramcore_inti_p1_wrdata_en;
wire [7:0] main_litedramcore_inti_p1_wrdata_mask;
wire main_litedramcore_inti_p1_rddata_en;
reg [63:0] main_litedramcore_inti_p1_rddata = 64'd0;
reg main_litedramcore_inti_p1_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_inti_p2_address;
wire [2:0] main_litedramcore_inti_p2_bank;
reg main_litedramcore_inti_p2_cas_n = 1'd1;
reg main_litedramcore_inti_p2_cs_n = 1'd1;
reg main_litedramcore_inti_p2_ras_n = 1'd1;
reg main_litedramcore_inti_p2_we_n = 1'd1;
wire main_litedramcore_inti_p2_cke;
wire main_litedramcore_inti_p2_odt;
wire main_litedramcore_inti_p2_reset_n;
reg main_litedramcore_inti_p2_act_n = 1'd1;
wire [63:0] main_litedramcore_inti_p2_wrdata;
wire main_litedramcore_inti_p2_wrdata_en;
wire [7:0] main_litedramcore_inti_p2_wrdata_mask;
wire main_litedramcore_inti_p2_rddata_en;
reg [63:0] main_litedramcore_inti_p2_rddata = 64'd0;
reg main_litedramcore_inti_p2_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_inti_p3_address;
wire [2:0] main_litedramcore_inti_p3_bank;
reg main_litedramcore_inti_p3_cas_n = 1'd1;
reg main_litedramcore_inti_p3_cs_n = 1'd1;
reg main_litedramcore_inti_p3_ras_n = 1'd1;
reg main_litedramcore_inti_p3_we_n = 1'd1;
wire main_litedramcore_inti_p3_cke;
wire main_litedramcore_inti_p3_odt;
wire main_litedramcore_inti_p3_reset_n;
reg main_litedramcore_inti_p3_act_n = 1'd1;
wire [63:0] main_litedramcore_inti_p3_wrdata;
wire main_litedramcore_inti_p3_wrdata_en;
wire [7:0] main_litedramcore_inti_p3_wrdata_mask;
wire main_litedramcore_inti_p3_rddata_en;
reg [63:0] main_litedramcore_inti_p3_rddata = 64'd0;
reg main_litedramcore_inti_p3_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_slave_p0_address;
wire [2:0] main_litedramcore_slave_p0_bank;
wire main_litedramcore_slave_p0_cas_n;
wire main_litedramcore_slave_p0_cs_n;
wire main_litedramcore_slave_p0_ras_n;
wire main_litedramcore_slave_p0_we_n;
wire main_litedramcore_slave_p0_cke;
wire main_litedramcore_slave_p0_odt;
wire main_litedramcore_slave_p0_reset_n;
wire main_litedramcore_slave_p0_act_n;
wire [63:0] main_litedramcore_slave_p0_wrdata;
wire main_litedramcore_slave_p0_wrdata_en;
wire [7:0] main_litedramcore_slave_p0_wrdata_mask;
wire main_litedramcore_slave_p0_rddata_en;
reg [63:0] main_litedramcore_slave_p0_rddata = 64'd0;
reg main_litedramcore_slave_p0_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_slave_p1_address;
wire [2:0] main_litedramcore_slave_p1_bank;
wire main_litedramcore_slave_p1_cas_n;
wire main_litedramcore_slave_p1_cs_n;
wire main_litedramcore_slave_p1_ras_n;
wire main_litedramcore_slave_p1_we_n;
wire main_litedramcore_slave_p1_cke;
wire main_litedramcore_slave_p1_odt;
wire main_litedramcore_slave_p1_reset_n;
wire main_litedramcore_slave_p1_act_n;
wire [63:0] main_litedramcore_slave_p1_wrdata;
wire main_litedramcore_slave_p1_wrdata_en;
wire [7:0] main_litedramcore_slave_p1_wrdata_mask;
wire main_litedramcore_slave_p1_rddata_en;
reg [63:0] main_litedramcore_slave_p1_rddata = 64'd0;
reg main_litedramcore_slave_p1_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_slave_p2_address;
wire [2:0] main_litedramcore_slave_p2_bank;
wire main_litedramcore_slave_p2_cas_n;
wire main_litedramcore_slave_p2_cs_n;
wire main_litedramcore_slave_p2_ras_n;
wire main_litedramcore_slave_p2_we_n;
wire main_litedramcore_slave_p2_cke;
wire main_litedramcore_slave_p2_odt;
wire main_litedramcore_slave_p2_reset_n;
wire main_litedramcore_slave_p2_act_n;
wire [63:0] main_litedramcore_slave_p2_wrdata;
wire main_litedramcore_slave_p2_wrdata_en;
wire [7:0] main_litedramcore_slave_p2_wrdata_mask;
wire main_litedramcore_slave_p2_rddata_en;
reg [63:0] main_litedramcore_slave_p2_rddata = 64'd0;
reg main_litedramcore_slave_p2_rddata_valid = 1'd0;
wire [14:0] main_litedramcore_slave_p3_address;
wire [2:0] main_litedramcore_slave_p3_bank;
wire main_litedramcore_slave_p3_cas_n;
wire main_litedramcore_slave_p3_cs_n;
wire main_litedramcore_slave_p3_ras_n;
wire main_litedramcore_slave_p3_we_n;
wire main_litedramcore_slave_p3_cke;
wire main_litedramcore_slave_p3_odt;
wire main_litedramcore_slave_p3_reset_n;
wire main_litedramcore_slave_p3_act_n;
wire [63:0] main_litedramcore_slave_p3_wrdata;
wire main_litedramcore_slave_p3_wrdata_en;
wire [7:0] main_litedramcore_slave_p3_wrdata_mask;
wire main_litedramcore_slave_p3_rddata_en;
reg [63:0] main_litedramcore_slave_p3_rddata = 64'd0;
reg main_litedramcore_slave_p3_rddata_valid = 1'd0;
reg [14:0] main_litedramcore_master_p0_address = 15'd0;
reg [2:0] main_litedramcore_master_p0_bank = 3'd0;
reg main_litedramcore_master_p0_cas_n = 1'd1;
reg main_litedramcore_master_p0_cs_n = 1'd1;
reg main_litedramcore_master_p0_ras_n = 1'd1;
reg main_litedramcore_master_p0_we_n = 1'd1;
reg main_litedramcore_master_p0_cke = 1'd0;
reg main_litedramcore_master_p0_odt = 1'd0;
reg main_litedramcore_master_p0_reset_n = 1'd0;
reg main_litedramcore_master_p0_act_n = 1'd1;
reg [63:0] main_litedramcore_master_p0_wrdata = 64'd0;
reg main_litedramcore_master_p0_wrdata_en = 1'd0;
reg [7:0] main_litedramcore_master_p0_wrdata_mask = 8'd0;
reg main_litedramcore_master_p0_rddata_en = 1'd0;
wire [63:0] main_litedramcore_master_p0_rddata;
wire main_litedramcore_master_p0_rddata_valid;
reg [14:0] main_litedramcore_master_p1_address = 15'd0;
reg [2:0] main_litedramcore_master_p1_bank = 3'd0;
reg main_litedramcore_master_p1_cas_n = 1'd1;
reg main_litedramcore_master_p1_cs_n = 1'd1;
reg main_litedramcore_master_p1_ras_n = 1'd1;
reg main_litedramcore_master_p1_we_n = 1'd1;
reg main_litedramcore_master_p1_cke = 1'd0;
reg main_litedramcore_master_p1_odt = 1'd0;
reg main_litedramcore_master_p1_reset_n = 1'd0;
reg main_litedramcore_master_p1_act_n = 1'd1;
reg [63:0] main_litedramcore_master_p1_wrdata = 64'd0;
reg main_litedramcore_master_p1_wrdata_en = 1'd0;
reg [7:0] main_litedramcore_master_p1_wrdata_mask = 8'd0;
reg main_litedramcore_master_p1_rddata_en = 1'd0;
wire [63:0] main_litedramcore_master_p1_rddata;
wire main_litedramcore_master_p1_rddata_valid;
reg [14:0] main_litedramcore_master_p2_address = 15'd0;
reg [2:0] main_litedramcore_master_p2_bank = 3'd0;
reg main_litedramcore_master_p2_cas_n = 1'd1;
reg main_litedramcore_master_p2_cs_n = 1'd1;
reg main_litedramcore_master_p2_ras_n = 1'd1;
reg main_litedramcore_master_p2_we_n = 1'd1;
reg main_litedramcore_master_p2_cke = 1'd0;
reg main_litedramcore_master_p2_odt = 1'd0;
reg main_litedramcore_master_p2_reset_n = 1'd0;
reg main_litedramcore_master_p2_act_n = 1'd1;
reg [63:0] main_litedramcore_master_p2_wrdata = 64'd0;
reg main_litedramcore_master_p2_wrdata_en = 1'd0;
reg [7:0] main_litedramcore_master_p2_wrdata_mask = 8'd0;
reg main_litedramcore_master_p2_rddata_en = 1'd0;
wire [63:0] main_litedramcore_master_p2_rddata;
wire main_litedramcore_master_p2_rddata_valid;
reg [14:0] main_litedramcore_master_p3_address = 15'd0;
reg [2:0] main_litedramcore_master_p3_bank = 3'd0;
reg main_litedramcore_master_p3_cas_n = 1'd1;
reg main_litedramcore_master_p3_cs_n = 1'd1;
reg main_litedramcore_master_p3_ras_n = 1'd1;
reg main_litedramcore_master_p3_we_n = 1'd1;
reg main_litedramcore_master_p3_cke = 1'd0;
reg main_litedramcore_master_p3_odt = 1'd0;
reg main_litedramcore_master_p3_reset_n = 1'd0;
reg main_litedramcore_master_p3_act_n = 1'd1;
reg [63:0] main_litedramcore_master_p3_wrdata = 64'd0;
reg main_litedramcore_master_p3_wrdata_en = 1'd0;
reg [7:0] main_litedramcore_master_p3_wrdata_mask = 8'd0;
reg main_litedramcore_master_p3_rddata_en = 1'd0;
wire [63:0] main_litedramcore_master_p3_rddata;
wire main_litedramcore_master_p3_rddata_valid;
wire main_litedramcore_sel;
wire main_litedramcore_cke;
wire main_litedramcore_odt;
wire main_litedramcore_reset_n;
reg [3:0] main_litedramcore_storage = 4'd1;
reg main_litedramcore_re = 1'd0;
reg [5:0] main_litedramcore_phaseinjector0_command_storage = 6'd0;
reg main_litedramcore_phaseinjector0_command_re = 1'd0;
wire main_litedramcore_phaseinjector0_command_issue_re;
wire main_litedramcore_phaseinjector0_command_issue_r;
wire main_litedramcore_phaseinjector0_command_issue_we;
reg main_litedramcore_phaseinjector0_command_issue_w = 1'd0;
reg [14:0] main_litedramcore_phaseinjector0_address_storage = 15'd0;
reg main_litedramcore_phaseinjector0_address_re = 1'd0;
reg [2:0] main_litedramcore_phaseinjector0_baddress_storage = 3'd0;
reg main_litedramcore_phaseinjector0_baddress_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector0_wrdata_storage = 64'd0;
reg main_litedramcore_phaseinjector0_wrdata_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector0_status = 64'd0;
wire main_litedramcore_phaseinjector0_we;
reg [5:0] main_litedramcore_phaseinjector1_command_storage = 6'd0;
reg main_litedramcore_phaseinjector1_command_re = 1'd0;
wire main_litedramcore_phaseinjector1_command_issue_re;
wire main_litedramcore_phaseinjector1_command_issue_r;
wire main_litedramcore_phaseinjector1_command_issue_we;
reg main_litedramcore_phaseinjector1_command_issue_w = 1'd0;
reg [14:0] main_litedramcore_phaseinjector1_address_storage = 15'd0;
reg main_litedramcore_phaseinjector1_address_re = 1'd0;
reg [2:0] main_litedramcore_phaseinjector1_baddress_storage = 3'd0;
reg main_litedramcore_phaseinjector1_baddress_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector1_wrdata_storage = 64'd0;
reg main_litedramcore_phaseinjector1_wrdata_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector1_status = 64'd0;
wire main_litedramcore_phaseinjector1_we;
reg [5:0] main_litedramcore_phaseinjector2_command_storage = 6'd0;
reg main_litedramcore_phaseinjector2_command_re = 1'd0;
wire main_litedramcore_phaseinjector2_command_issue_re;
wire main_litedramcore_phaseinjector2_command_issue_r;
wire main_litedramcore_phaseinjector2_command_issue_we;
reg main_litedramcore_phaseinjector2_command_issue_w = 1'd0;
reg [14:0] main_litedramcore_phaseinjector2_address_storage = 15'd0;
reg main_litedramcore_phaseinjector2_address_re = 1'd0;
reg [2:0] main_litedramcore_phaseinjector2_baddress_storage = 3'd0;
reg main_litedramcore_phaseinjector2_baddress_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector2_wrdata_storage = 64'd0;
reg main_litedramcore_phaseinjector2_wrdata_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector2_status = 64'd0;
wire main_litedramcore_phaseinjector2_we;
reg [5:0] main_litedramcore_phaseinjector3_command_storage = 6'd0;
reg main_litedramcore_phaseinjector3_command_re = 1'd0;
wire main_litedramcore_phaseinjector3_command_issue_re;
wire main_litedramcore_phaseinjector3_command_issue_r;
wire main_litedramcore_phaseinjector3_command_issue_we;
reg main_litedramcore_phaseinjector3_command_issue_w = 1'd0;
reg [14:0] main_litedramcore_phaseinjector3_address_storage = 15'd0;
reg main_litedramcore_phaseinjector3_address_re = 1'd0;
reg [2:0] main_litedramcore_phaseinjector3_baddress_storage = 3'd0;
reg main_litedramcore_phaseinjector3_baddress_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector3_wrdata_storage = 64'd0;
reg main_litedramcore_phaseinjector3_wrdata_re = 1'd0;
reg [63:0] main_litedramcore_phaseinjector3_status = 64'd0;
wire main_litedramcore_phaseinjector3_we;
wire main_litedramcore_interface_bank0_valid;
wire main_litedramcore_interface_bank0_ready;
wire main_litedramcore_interface_bank0_we;
wire [21:0] main_litedramcore_interface_bank0_addr;
wire main_litedramcore_interface_bank0_lock;
wire main_litedramcore_interface_bank0_wdata_ready;
wire main_litedramcore_interface_bank0_rdata_valid;
wire main_litedramcore_interface_bank1_valid;
wire main_litedramcore_interface_bank1_ready;
wire main_litedramcore_interface_bank1_we;
wire [21:0] main_litedramcore_interface_bank1_addr;
wire main_litedramcore_interface_bank1_lock;
wire main_litedramcore_interface_bank1_wdata_ready;
wire main_litedramcore_interface_bank1_rdata_valid;
wire main_litedramcore_interface_bank2_valid;
wire main_litedramcore_interface_bank2_ready;
wire main_litedramcore_interface_bank2_we;
wire [21:0] main_litedramcore_interface_bank2_addr;
wire main_litedramcore_interface_bank2_lock;
wire main_litedramcore_interface_bank2_wdata_ready;
wire main_litedramcore_interface_bank2_rdata_valid;
wire main_litedramcore_interface_bank3_valid;
wire main_litedramcore_interface_bank3_ready;
wire main_litedramcore_interface_bank3_we;
wire [21:0] main_litedramcore_interface_bank3_addr;
wire main_litedramcore_interface_bank3_lock;
wire main_litedramcore_interface_bank3_wdata_ready;
wire main_litedramcore_interface_bank3_rdata_valid;
wire main_litedramcore_interface_bank4_valid;
wire main_litedramcore_interface_bank4_ready;
wire main_litedramcore_interface_bank4_we;
wire [21:0] main_litedramcore_interface_bank4_addr;
wire main_litedramcore_interface_bank4_lock;
wire main_litedramcore_interface_bank4_wdata_ready;
wire main_litedramcore_interface_bank4_rdata_valid;
wire main_litedramcore_interface_bank5_valid;
wire main_litedramcore_interface_bank5_ready;
wire main_litedramcore_interface_bank5_we;
wire [21:0] main_litedramcore_interface_bank5_addr;
wire main_litedramcore_interface_bank5_lock;
wire main_litedramcore_interface_bank5_wdata_ready;
wire main_litedramcore_interface_bank5_rdata_valid;
wire main_litedramcore_interface_bank6_valid;
wire main_litedramcore_interface_bank6_ready;
wire main_litedramcore_interface_bank6_we;
wire [21:0] main_litedramcore_interface_bank6_addr;
wire main_litedramcore_interface_bank6_lock;
wire main_litedramcore_interface_bank6_wdata_ready;
wire main_litedramcore_interface_bank6_rdata_valid;
wire main_litedramcore_interface_bank7_valid;
wire main_litedramcore_interface_bank7_ready;
wire main_litedramcore_interface_bank7_we;
wire [21:0] main_litedramcore_interface_bank7_addr;
wire main_litedramcore_interface_bank7_lock;
wire main_litedramcore_interface_bank7_wdata_ready;
wire main_litedramcore_interface_bank7_rdata_valid;
reg [255:0] main_litedramcore_interface_wdata = 256'd0;
reg [31:0] main_litedramcore_interface_wdata_we = 32'd0;
wire [255:0] main_litedramcore_interface_rdata;
reg [14:0] main_litedramcore_dfi_p0_address = 15'd0;
reg [2:0] main_litedramcore_dfi_p0_bank = 3'd0;
reg main_litedramcore_dfi_p0_cas_n = 1'd1;
reg main_litedramcore_dfi_p0_cs_n = 1'd1;
reg main_litedramcore_dfi_p0_ras_n = 1'd1;
reg main_litedramcore_dfi_p0_we_n = 1'd1;
wire main_litedramcore_dfi_p0_cke;
wire main_litedramcore_dfi_p0_odt;
wire main_litedramcore_dfi_p0_reset_n;
reg main_litedramcore_dfi_p0_act_n = 1'd1;
wire [63:0] main_litedramcore_dfi_p0_wrdata;
reg main_litedramcore_dfi_p0_wrdata_en = 1'd0;
wire [7:0] main_litedramcore_dfi_p0_wrdata_mask;
reg main_litedramcore_dfi_p0_rddata_en = 1'd0;
wire [63:0] main_litedramcore_dfi_p0_rddata;
wire main_litedramcore_dfi_p0_rddata_valid;
reg [14:0] main_litedramcore_dfi_p1_address = 15'd0;
reg [2:0] main_litedramcore_dfi_p1_bank = 3'd0;
reg main_litedramcore_dfi_p1_cas_n = 1'd1;
reg main_litedramcore_dfi_p1_cs_n = 1'd1;
reg main_litedramcore_dfi_p1_ras_n = 1'd1;
reg main_litedramcore_dfi_p1_we_n = 1'd1;
wire main_litedramcore_dfi_p1_cke;
wire main_litedramcore_dfi_p1_odt;
wire main_litedramcore_dfi_p1_reset_n;
reg main_litedramcore_dfi_p1_act_n = 1'd1;
wire [63:0] main_litedramcore_dfi_p1_wrdata;
reg main_litedramcore_dfi_p1_wrdata_en = 1'd0;
wire [7:0] main_litedramcore_dfi_p1_wrdata_mask;
reg main_litedramcore_dfi_p1_rddata_en = 1'd0;
wire [63:0] main_litedramcore_dfi_p1_rddata;
wire main_litedramcore_dfi_p1_rddata_valid;
reg [14:0] main_litedramcore_dfi_p2_address = 15'd0;
reg [2:0] main_litedramcore_dfi_p2_bank = 3'd0;
reg main_litedramcore_dfi_p2_cas_n = 1'd1;
reg main_litedramcore_dfi_p2_cs_n = 1'd1;
reg main_litedramcore_dfi_p2_ras_n = 1'd1;
reg main_litedramcore_dfi_p2_we_n = 1'd1;
wire main_litedramcore_dfi_p2_cke;
wire main_litedramcore_dfi_p2_odt;
wire main_litedramcore_dfi_p2_reset_n;
reg main_litedramcore_dfi_p2_act_n = 1'd1;
wire [63:0] main_litedramcore_dfi_p2_wrdata;
reg main_litedramcore_dfi_p2_wrdata_en = 1'd0;
wire [7:0] main_litedramcore_dfi_p2_wrdata_mask;
reg main_litedramcore_dfi_p2_rddata_en = 1'd0;
wire [63:0] main_litedramcore_dfi_p2_rddata;
wire main_litedramcore_dfi_p2_rddata_valid;
reg [14:0] main_litedramcore_dfi_p3_address = 15'd0;
reg [2:0] main_litedramcore_dfi_p3_bank = 3'd0;
reg main_litedramcore_dfi_p3_cas_n = 1'd1;
reg main_litedramcore_dfi_p3_cs_n = 1'd1;
reg main_litedramcore_dfi_p3_ras_n = 1'd1;
reg main_litedramcore_dfi_p3_we_n = 1'd1;
wire main_litedramcore_dfi_p3_cke;
wire main_litedramcore_dfi_p3_odt;
wire main_litedramcore_dfi_p3_reset_n;
reg main_litedramcore_dfi_p3_act_n = 1'd1;
wire [63:0] main_litedramcore_dfi_p3_wrdata;
reg main_litedramcore_dfi_p3_wrdata_en = 1'd0;
wire [7:0] main_litedramcore_dfi_p3_wrdata_mask;
reg main_litedramcore_dfi_p3_rddata_en = 1'd0;
wire [63:0] main_litedramcore_dfi_p3_rddata;
wire main_litedramcore_dfi_p3_rddata_valid;
reg main_litedramcore_cmd_valid = 1'd0;
reg main_litedramcore_cmd_ready = 1'd0;
reg main_litedramcore_cmd_last = 1'd0;
reg [14:0] main_litedramcore_cmd_payload_a = 15'd0;
reg [2:0] main_litedramcore_cmd_payload_ba = 3'd0;
reg main_litedramcore_cmd_payload_cas = 1'd0;
reg main_litedramcore_cmd_payload_ras = 1'd0;
reg main_litedramcore_cmd_payload_we = 1'd0;
reg main_litedramcore_cmd_payload_is_read = 1'd0;
reg main_litedramcore_cmd_payload_is_write = 1'd0;
wire main_litedramcore_wants_refresh;
wire main_litedramcore_wants_zqcs;
wire main_litedramcore_timer_wait;
wire main_litedramcore_timer_done0;
wire [9:0] main_litedramcore_timer_count0;
wire main_litedramcore_timer_done1;
reg [9:0] main_litedramcore_timer_count1 = 10'd781;
wire main_litedramcore_postponer_req_i;
reg main_litedramcore_postponer_req_o = 1'd0;
reg main_litedramcore_postponer_count = 1'd0;
reg main_litedramcore_sequencer_start0 = 1'd0;
wire main_litedramcore_sequencer_done0;
wire main_litedramcore_sequencer_start1;
reg main_litedramcore_sequencer_done1 = 1'd0;
reg [5:0] main_litedramcore_sequencer_counter = 6'd0;
reg main_litedramcore_sequencer_count = 1'd0;
wire main_litedramcore_zqcs_timer_wait;
wire main_litedramcore_zqcs_timer_done0;
wire [26:0] main_litedramcore_zqcs_timer_count0;
wire main_litedramcore_zqcs_timer_done1;
reg [26:0] main_litedramcore_zqcs_timer_count1 = 27'd99999999;
reg main_litedramcore_zqcs_executer_start = 1'd0;
reg main_litedramcore_zqcs_executer_done = 1'd0;
reg [4:0] main_litedramcore_zqcs_executer_counter = 5'd0;
wire main_litedramcore_bankmachine0_req_valid;
wire main_litedramcore_bankmachine0_req_ready;
wire main_litedramcore_bankmachine0_req_we;
wire [21:0] main_litedramcore_bankmachine0_req_addr;
wire main_litedramcore_bankmachine0_req_lock;
reg main_litedramcore_bankmachine0_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine0_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine0_refresh_req;
reg main_litedramcore_bankmachine0_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine0_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine0_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine0_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine0_cmd_payload_ba;
reg main_litedramcore_bankmachine0_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine0_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine0_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine0_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine0_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine0_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [24:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [24:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [4:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine0_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine0_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine0_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine0_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine0_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine0_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine0_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine0_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine0_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine0_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine0_row = 15'd0;
reg main_litedramcore_bankmachine0_row_opened = 1'd0;
wire main_litedramcore_bankmachine0_row_hit;
reg main_litedramcore_bankmachine0_row_open = 1'd0;
reg main_litedramcore_bankmachine0_row_close = 1'd0;
reg main_litedramcore_bankmachine0_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine0_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine0_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine0_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine0_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine0_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine0_trccon_count = 3'd0;
wire main_litedramcore_bankmachine0_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine0_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine0_trascon_count = 3'd0;
wire main_litedramcore_bankmachine1_req_valid;
wire main_litedramcore_bankmachine1_req_ready;
wire main_litedramcore_bankmachine1_req_we;
wire [21:0] main_litedramcore_bankmachine1_req_addr;
wire main_litedramcore_bankmachine1_req_lock;
reg main_litedramcore_bankmachine1_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine1_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine1_refresh_req;
reg main_litedramcore_bankmachine1_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine1_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine1_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine1_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine1_cmd_payload_ba;
reg main_litedramcore_bankmachine1_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine1_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine1_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine1_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine1_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine1_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [24:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [24:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [4:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine1_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine1_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine1_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine1_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine1_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine1_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine1_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine1_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine1_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine1_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine1_row = 15'd0;
reg main_litedramcore_bankmachine1_row_opened = 1'd0;
wire main_litedramcore_bankmachine1_row_hit;
reg main_litedramcore_bankmachine1_row_open = 1'd0;
reg main_litedramcore_bankmachine1_row_close = 1'd0;
reg main_litedramcore_bankmachine1_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine1_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine1_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine1_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine1_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine1_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine1_trccon_count = 3'd0;
wire main_litedramcore_bankmachine1_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine1_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine1_trascon_count = 3'd0;
wire main_litedramcore_bankmachine2_req_valid;
wire main_litedramcore_bankmachine2_req_ready;
wire main_litedramcore_bankmachine2_req_we;
wire [21:0] main_litedramcore_bankmachine2_req_addr;
wire main_litedramcore_bankmachine2_req_lock;
reg main_litedramcore_bankmachine2_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine2_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine2_refresh_req;
reg main_litedramcore_bankmachine2_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine2_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine2_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine2_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine2_cmd_payload_ba;
reg main_litedramcore_bankmachine2_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine2_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine2_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine2_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine2_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine2_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [24:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [24:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [4:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine2_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine2_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine2_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine2_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine2_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine2_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine2_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine2_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine2_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine2_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine2_row = 15'd0;
reg main_litedramcore_bankmachine2_row_opened = 1'd0;
wire main_litedramcore_bankmachine2_row_hit;
reg main_litedramcore_bankmachine2_row_open = 1'd0;
reg main_litedramcore_bankmachine2_row_close = 1'd0;
reg main_litedramcore_bankmachine2_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine2_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine2_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine2_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine2_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine2_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine2_trccon_count = 3'd0;
wire main_litedramcore_bankmachine2_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine2_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine2_trascon_count = 3'd0;
wire main_litedramcore_bankmachine3_req_valid;
wire main_litedramcore_bankmachine3_req_ready;
wire main_litedramcore_bankmachine3_req_we;
wire [21:0] main_litedramcore_bankmachine3_req_addr;
wire main_litedramcore_bankmachine3_req_lock;
reg main_litedramcore_bankmachine3_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine3_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine3_refresh_req;
reg main_litedramcore_bankmachine3_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine3_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine3_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine3_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine3_cmd_payload_ba;
reg main_litedramcore_bankmachine3_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine3_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine3_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine3_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine3_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine3_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [24:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [24:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [4:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine3_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine3_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine3_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine3_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine3_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine3_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine3_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine3_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine3_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine3_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine3_row = 15'd0;
reg main_litedramcore_bankmachine3_row_opened = 1'd0;
wire main_litedramcore_bankmachine3_row_hit;
reg main_litedramcore_bankmachine3_row_open = 1'd0;
reg main_litedramcore_bankmachine3_row_close = 1'd0;
reg main_litedramcore_bankmachine3_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine3_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine3_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine3_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine3_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine3_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine3_trccon_count = 3'd0;
wire main_litedramcore_bankmachine3_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine3_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine3_trascon_count = 3'd0;
wire main_litedramcore_bankmachine4_req_valid;
wire main_litedramcore_bankmachine4_req_ready;
wire main_litedramcore_bankmachine4_req_we;
wire [21:0] main_litedramcore_bankmachine4_req_addr;
wire main_litedramcore_bankmachine4_req_lock;
reg main_litedramcore_bankmachine4_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine4_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine4_refresh_req;
reg main_litedramcore_bankmachine4_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine4_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine4_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine4_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine4_cmd_payload_ba;
reg main_litedramcore_bankmachine4_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine4_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine4_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine4_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine4_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine4_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
wire [24:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
wire [24:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
reg [4:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine4_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine4_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine4_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine4_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine4_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine4_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine4_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine4_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine4_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine4_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine4_row = 15'd0;
reg main_litedramcore_bankmachine4_row_opened = 1'd0;
wire main_litedramcore_bankmachine4_row_hit;
reg main_litedramcore_bankmachine4_row_open = 1'd0;
reg main_litedramcore_bankmachine4_row_close = 1'd0;
reg main_litedramcore_bankmachine4_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine4_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine4_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine4_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine4_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine4_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine4_trccon_count = 3'd0;
wire main_litedramcore_bankmachine4_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine4_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine4_trascon_count = 3'd0;
wire main_litedramcore_bankmachine5_req_valid;
wire main_litedramcore_bankmachine5_req_ready;
wire main_litedramcore_bankmachine5_req_we;
wire [21:0] main_litedramcore_bankmachine5_req_addr;
wire main_litedramcore_bankmachine5_req_lock;
reg main_litedramcore_bankmachine5_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine5_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine5_refresh_req;
reg main_litedramcore_bankmachine5_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine5_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine5_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine5_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine5_cmd_payload_ba;
reg main_litedramcore_bankmachine5_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine5_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine5_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine5_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine5_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine5_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
wire [24:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
wire [24:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
reg [4:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine5_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine5_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine5_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine5_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine5_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine5_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine5_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine5_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine5_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine5_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine5_row = 15'd0;
reg main_litedramcore_bankmachine5_row_opened = 1'd0;
wire main_litedramcore_bankmachine5_row_hit;
reg main_litedramcore_bankmachine5_row_open = 1'd0;
reg main_litedramcore_bankmachine5_row_close = 1'd0;
reg main_litedramcore_bankmachine5_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine5_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine5_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine5_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine5_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine5_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine5_trccon_count = 3'd0;
wire main_litedramcore_bankmachine5_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine5_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine5_trascon_count = 3'd0;
wire main_litedramcore_bankmachine6_req_valid;
wire main_litedramcore_bankmachine6_req_ready;
wire main_litedramcore_bankmachine6_req_we;
wire [21:0] main_litedramcore_bankmachine6_req_addr;
wire main_litedramcore_bankmachine6_req_lock;
reg main_litedramcore_bankmachine6_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine6_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine6_refresh_req;
reg main_litedramcore_bankmachine6_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine6_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine6_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine6_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine6_cmd_payload_ba;
reg main_litedramcore_bankmachine6_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine6_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine6_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine6_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine6_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine6_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
wire [24:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
wire [24:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
reg [4:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine6_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine6_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine6_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine6_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine6_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine6_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine6_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine6_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine6_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine6_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine6_row = 15'd0;
reg main_litedramcore_bankmachine6_row_opened = 1'd0;
wire main_litedramcore_bankmachine6_row_hit;
reg main_litedramcore_bankmachine6_row_open = 1'd0;
reg main_litedramcore_bankmachine6_row_close = 1'd0;
reg main_litedramcore_bankmachine6_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine6_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine6_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine6_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine6_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine6_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine6_trccon_count = 3'd0;
wire main_litedramcore_bankmachine6_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine6_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine6_trascon_count = 3'd0;
wire main_litedramcore_bankmachine7_req_valid;
wire main_litedramcore_bankmachine7_req_ready;
wire main_litedramcore_bankmachine7_req_we;
wire [21:0] main_litedramcore_bankmachine7_req_addr;
wire main_litedramcore_bankmachine7_req_lock;
reg main_litedramcore_bankmachine7_req_wdata_ready = 1'd0;
reg main_litedramcore_bankmachine7_req_rdata_valid = 1'd0;
wire main_litedramcore_bankmachine7_refresh_req;
reg main_litedramcore_bankmachine7_refresh_gnt = 1'd0;
reg main_litedramcore_bankmachine7_cmd_valid = 1'd0;
reg main_litedramcore_bankmachine7_cmd_ready = 1'd0;
reg [14:0] main_litedramcore_bankmachine7_cmd_payload_a = 15'd0;
wire [2:0] main_litedramcore_bankmachine7_cmd_payload_ba;
reg main_litedramcore_bankmachine7_cmd_payload_cas = 1'd0;
reg main_litedramcore_bankmachine7_cmd_payload_ras = 1'd0;
reg main_litedramcore_bankmachine7_cmd_payload_we = 1'd0;
reg main_litedramcore_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg main_litedramcore_bankmachine7_cmd_payload_is_read = 1'd0;
reg main_litedramcore_bankmachine7_cmd_payload_is_write = 1'd0;
reg main_litedramcore_bankmachine7_auto_precharge = 1'd0;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_valid;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_ready;
reg main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
reg main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_valid;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_ready;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_first;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_last;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_we;
wire [21:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
wire [24:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
wire [24:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
reg [4:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_level = 5'd0;
reg main_litedramcore_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [24:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_we;
wire [24:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_do_read;
wire [3:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_adr;
wire [24:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
wire main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
wire main_litedramcore_bankmachine7_cmd_buffer_sink_valid;
wire main_litedramcore_bankmachine7_cmd_buffer_sink_ready;
wire main_litedramcore_bankmachine7_cmd_buffer_sink_first;
wire main_litedramcore_bankmachine7_cmd_buffer_sink_last;
wire main_litedramcore_bankmachine7_cmd_buffer_sink_payload_we;
wire [21:0] main_litedramcore_bankmachine7_cmd_buffer_sink_payload_addr;
reg main_litedramcore_bankmachine7_cmd_buffer_source_valid = 1'd0;
wire main_litedramcore_bankmachine7_cmd_buffer_source_ready;
reg main_litedramcore_bankmachine7_cmd_buffer_source_first = 1'd0;
reg main_litedramcore_bankmachine7_cmd_buffer_source_last = 1'd0;
reg main_litedramcore_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr = 22'd0;
reg [14:0] main_litedramcore_bankmachine7_row = 15'd0;
reg main_litedramcore_bankmachine7_row_opened = 1'd0;
wire main_litedramcore_bankmachine7_row_hit;
reg main_litedramcore_bankmachine7_row_open = 1'd0;
reg main_litedramcore_bankmachine7_row_close = 1'd0;
reg main_litedramcore_bankmachine7_row_col_n_addr_sel = 1'd0;
wire main_litedramcore_bankmachine7_twtpcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine7_twtpcon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine7_twtpcon_count = 3'd0;
wire main_litedramcore_bankmachine7_trccon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine7_trccon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine7_trccon_count = 3'd0;
wire main_litedramcore_bankmachine7_trascon_valid;
(* dont_touch = "true" *) reg main_litedramcore_bankmachine7_trascon_ready = 1'd0;
reg [2:0] main_litedramcore_bankmachine7_trascon_count = 3'd0;
wire main_litedramcore_ras_allowed;
wire main_litedramcore_cas_allowed;
reg main_litedramcore_choose_cmd_want_reads = 1'd0;
reg main_litedramcore_choose_cmd_want_writes = 1'd0;
reg main_litedramcore_choose_cmd_want_cmds = 1'd0;
reg main_litedramcore_choose_cmd_want_activates = 1'd0;
wire main_litedramcore_choose_cmd_cmd_valid;
reg main_litedramcore_choose_cmd_cmd_ready = 1'd0;
wire [14:0] main_litedramcore_choose_cmd_cmd_payload_a;
wire [2:0] main_litedramcore_choose_cmd_cmd_payload_ba;
reg main_litedramcore_choose_cmd_cmd_payload_cas = 1'd0;
reg main_litedramcore_choose_cmd_cmd_payload_ras = 1'd0;
reg main_litedramcore_choose_cmd_cmd_payload_we = 1'd0;
wire main_litedramcore_choose_cmd_cmd_payload_is_cmd;
wire main_litedramcore_choose_cmd_cmd_payload_is_read;
wire main_litedramcore_choose_cmd_cmd_payload_is_write;
reg [7:0] main_litedramcore_choose_cmd_valids = 8'd0;
wire [7:0] main_litedramcore_choose_cmd_request;
reg [2:0] main_litedramcore_choose_cmd_grant = 3'd0;
wire main_litedramcore_choose_cmd_ce;
reg main_litedramcore_choose_req_want_reads = 1'd0;
reg main_litedramcore_choose_req_want_writes = 1'd0;
reg main_litedramcore_choose_req_want_cmds = 1'd0;
reg main_litedramcore_choose_req_want_activates = 1'd0;
wire main_litedramcore_choose_req_cmd_valid;
reg main_litedramcore_choose_req_cmd_ready = 1'd0;
wire [14:0] main_litedramcore_choose_req_cmd_payload_a;
wire [2:0] main_litedramcore_choose_req_cmd_payload_ba;
reg main_litedramcore_choose_req_cmd_payload_cas = 1'd0;
reg main_litedramcore_choose_req_cmd_payload_ras = 1'd0;
reg main_litedramcore_choose_req_cmd_payload_we = 1'd0;
wire main_litedramcore_choose_req_cmd_payload_is_cmd;
wire main_litedramcore_choose_req_cmd_payload_is_read;
wire main_litedramcore_choose_req_cmd_payload_is_write;
reg [7:0] main_litedramcore_choose_req_valids = 8'd0;
wire [7:0] main_litedramcore_choose_req_request;
reg [2:0] main_litedramcore_choose_req_grant = 3'd0;
wire main_litedramcore_choose_req_ce;
reg [14:0] main_litedramcore_nop_a = 15'd0;
reg [2:0] main_litedramcore_nop_ba = 3'd0;
reg [1:0] main_litedramcore_steerer_sel0 = 2'd0;
reg [1:0] main_litedramcore_steerer_sel1 = 2'd0;
reg [1:0] main_litedramcore_steerer_sel2 = 2'd0;
reg [1:0] main_litedramcore_steerer_sel3 = 2'd0;
reg main_litedramcore_steerer0 = 1'd1;
reg main_litedramcore_steerer1 = 1'd1;
reg main_litedramcore_steerer2 = 1'd1;
reg main_litedramcore_steerer3 = 1'd1;
reg main_litedramcore_steerer4 = 1'd1;
reg main_litedramcore_steerer5 = 1'd1;
reg main_litedramcore_steerer6 = 1'd1;
reg main_litedramcore_steerer7 = 1'd1;
wire main_litedramcore_trrdcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_trrdcon_ready = 1'd0;
reg main_litedramcore_trrdcon_count = 1'd0;
wire main_litedramcore_tfawcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_tfawcon_ready = 1'd1;
wire [2:0] main_litedramcore_tfawcon_count;
reg [4:0] main_litedramcore_tfawcon_window = 5'd0;
wire main_litedramcore_tccdcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_tccdcon_ready = 1'd0;
reg main_litedramcore_tccdcon_count = 1'd0;
wire main_litedramcore_twtrcon_valid;
(* dont_touch = "true" *) reg main_litedramcore_twtrcon_ready = 1'd0;
reg [2:0] main_litedramcore_twtrcon_count = 3'd0;
wire main_litedramcore_read_available;
wire main_litedramcore_write_available;
reg main_litedramcore_en0 = 1'd0;
wire main_litedramcore_max_time0;
reg [4:0] main_litedramcore_time0 = 5'd0;
reg main_litedramcore_en1 = 1'd0;
wire main_litedramcore_max_time1;
reg [3:0] main_litedramcore_time1 = 4'd0;
wire main_litedramcore_go_to_refresh;
reg main_init_done_storage = 1'd0;
reg main_init_done_re = 1'd0;
reg main_init_error_storage = 1'd0;
reg main_init_error_re = 1'd0;
wire [29:0] main_wb_bus_adr;
wire [31:0] main_wb_bus_dat_w;
wire [31:0] main_wb_bus_dat_r;
wire [3:0] main_wb_bus_sel;
wire main_wb_bus_cyc;
wire main_wb_bus_stb;
wire main_wb_bus_ack;
wire main_wb_bus_we;
wire [2:0] main_wb_bus_cti;
wire [1:0] main_wb_bus_bte;
wire main_wb_bus_err;
wire main_user_port_cmd_valid;
wire main_user_port_cmd_ready;
wire main_user_port_cmd_payload_we;
wire [24:0] main_user_port_cmd_payload_addr;
wire main_user_port_wdata_valid;
wire main_user_port_wdata_ready;
wire [255:0] main_user_port_wdata_payload_data;
wire [31:0] main_user_port_wdata_payload_we;
wire main_user_port_rdata_valid;
wire main_user_port_rdata_ready;
wire [255:0] main_user_port_rdata_payload_data;
reg builder_state = 1'd0;
reg builder_next_state = 1'd0;
wire builder_pll_fb;
reg [1:0] builder_refresher_state = 2'd0;
reg [1:0] builder_refresher_next_state = 2'd0;
reg [3:0] builder_bankmachine0_state = 4'd0;
reg [3:0] builder_bankmachine0_next_state = 4'd0;
reg [3:0] builder_bankmachine1_state = 4'd0;
reg [3:0] builder_bankmachine1_next_state = 4'd0;
reg [3:0] builder_bankmachine2_state = 4'd0;
reg [3:0] builder_bankmachine2_next_state = 4'd0;
reg [3:0] builder_bankmachine3_state = 4'd0;
reg [3:0] builder_bankmachine3_next_state = 4'd0;
reg [3:0] builder_bankmachine4_state = 4'd0;
reg [3:0] builder_bankmachine4_next_state = 4'd0;
reg [3:0] builder_bankmachine5_state = 4'd0;
reg [3:0] builder_bankmachine5_next_state = 4'd0;
reg [3:0] builder_bankmachine6_state = 4'd0;
reg [3:0] builder_bankmachine6_next_state = 4'd0;
reg [3:0] builder_bankmachine7_state = 4'd0;
reg [3:0] builder_bankmachine7_next_state = 4'd0;
reg [3:0] builder_multiplexer_state = 4'd0;
reg [3:0] builder_multiplexer_next_state = 4'd0;
wire builder_roundrobin0_request;
wire builder_roundrobin0_grant;
wire builder_roundrobin0_ce;
wire builder_roundrobin1_request;
wire builder_roundrobin1_grant;
wire builder_roundrobin1_ce;
wire builder_roundrobin2_request;
wire builder_roundrobin2_grant;
wire builder_roundrobin2_ce;
wire builder_roundrobin3_request;
wire builder_roundrobin3_grant;
wire builder_roundrobin3_ce;
wire builder_roundrobin4_request;
wire builder_roundrobin4_grant;
wire builder_roundrobin4_ce;
wire builder_roundrobin5_request;
wire builder_roundrobin5_grant;
wire builder_roundrobin5_ce;
wire builder_roundrobin6_request;
wire builder_roundrobin6_grant;
wire builder_roundrobin6_ce;
wire builder_roundrobin7_request;
wire builder_roundrobin7_grant;
wire builder_roundrobin7_ce;
reg builder_locked0 = 1'd0;
reg builder_locked1 = 1'd0;
reg builder_locked2 = 1'd0;
reg builder_locked3 = 1'd0;
reg builder_locked4 = 1'd0;
reg builder_locked5 = 1'd0;
reg builder_locked6 = 1'd0;
reg builder_locked7 = 1'd0;
reg builder_new_master_wdata_ready0 = 1'd0;
reg builder_new_master_wdata_ready1 = 1'd0;
reg builder_new_master_wdata_ready2 = 1'd0;
reg builder_new_master_rdata_valid0 = 1'd0;
reg builder_new_master_rdata_valid1 = 1'd0;
reg builder_new_master_rdata_valid2 = 1'd0;
reg builder_new_master_rdata_valid3 = 1'd0;
reg builder_new_master_rdata_valid4 = 1'd0;
reg builder_new_master_rdata_valid5 = 1'd0;
reg builder_new_master_rdata_valid6 = 1'd0;
reg builder_new_master_rdata_valid7 = 1'd0;
reg builder_new_master_rdata_valid8 = 1'd0;
wire [13:0] builder_interface0_bank_bus_adr;
wire builder_interface0_bank_bus_we;
wire [7:0] builder_interface0_bank_bus_dat_w;
reg [7:0] builder_interface0_bank_bus_dat_r = 8'd0;
wire builder_csrbank0_init_done0_re;
wire builder_csrbank0_init_done0_r;
wire builder_csrbank0_init_done0_we;
wire builder_csrbank0_init_done0_w;
wire builder_csrbank0_init_error0_re;
wire builder_csrbank0_init_error0_r;
wire builder_csrbank0_init_error0_we;
wire builder_csrbank0_init_error0_w;
wire builder_csrbank0_sel;
wire [13:0] builder_interface1_bank_bus_adr;
wire builder_interface1_bank_bus_we;
wire [7:0] builder_interface1_bank_bus_dat_w;
reg [7:0] builder_interface1_bank_bus_dat_r = 8'd0;
wire builder_csrbank1_half_sys8x_taps0_re;
wire [4:0] builder_csrbank1_half_sys8x_taps0_r;
wire builder_csrbank1_half_sys8x_taps0_we;
wire [4:0] builder_csrbank1_half_sys8x_taps0_w;
wire builder_csrbank1_wlevel_en0_re;
wire builder_csrbank1_wlevel_en0_r;
wire builder_csrbank1_wlevel_en0_we;
wire builder_csrbank1_wlevel_en0_w;
wire builder_csrbank1_dly_sel0_re;
wire [3:0] builder_csrbank1_dly_sel0_r;
wire builder_csrbank1_dly_sel0_we;
wire [3:0] builder_csrbank1_dly_sel0_w;
wire builder_csrbank1_sel;
wire [13:0] builder_interface2_bank_bus_adr;
wire builder_interface2_bank_bus_we;
wire [7:0] builder_interface2_bank_bus_dat_w;
reg [7:0] builder_interface2_bank_bus_dat_r = 8'd0;
wire builder_csrbank2_dfii_control0_re;
wire [3:0] builder_csrbank2_dfii_control0_r;
wire builder_csrbank2_dfii_control0_we;
wire [3:0] builder_csrbank2_dfii_control0_w;
wire builder_csrbank2_dfii_pi0_command0_re;
wire [5:0] builder_csrbank2_dfii_pi0_command0_r;
wire builder_csrbank2_dfii_pi0_command0_we;
wire [5:0] builder_csrbank2_dfii_pi0_command0_w;
wire builder_csrbank2_dfii_pi0_address1_re;
wire [6:0] builder_csrbank2_dfii_pi0_address1_r;
wire builder_csrbank2_dfii_pi0_address1_we;
wire [6:0] builder_csrbank2_dfii_pi0_address1_w;
wire builder_csrbank2_dfii_pi0_address0_re;
wire [7:0] builder_csrbank2_dfii_pi0_address0_r;
wire builder_csrbank2_dfii_pi0_address0_we;
wire [7:0] builder_csrbank2_dfii_pi0_address0_w;
wire builder_csrbank2_dfii_pi0_baddress0_re;
wire [2:0] builder_csrbank2_dfii_pi0_baddress0_r;
wire builder_csrbank2_dfii_pi0_baddress0_we;
wire [2:0] builder_csrbank2_dfii_pi0_baddress0_w;
wire builder_csrbank2_dfii_pi0_wrdata7_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata7_r;
wire builder_csrbank2_dfii_pi0_wrdata7_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata7_w;
wire builder_csrbank2_dfii_pi0_wrdata6_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata6_r;
wire builder_csrbank2_dfii_pi0_wrdata6_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata6_w;
wire builder_csrbank2_dfii_pi0_wrdata5_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata5_r;
wire builder_csrbank2_dfii_pi0_wrdata5_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata5_w;
wire builder_csrbank2_dfii_pi0_wrdata4_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata4_r;
wire builder_csrbank2_dfii_pi0_wrdata4_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata4_w;
wire builder_csrbank2_dfii_pi0_wrdata3_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata3_r;
wire builder_csrbank2_dfii_pi0_wrdata3_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata3_w;
wire builder_csrbank2_dfii_pi0_wrdata2_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata2_r;
wire builder_csrbank2_dfii_pi0_wrdata2_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata2_w;
wire builder_csrbank2_dfii_pi0_wrdata1_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata1_r;
wire builder_csrbank2_dfii_pi0_wrdata1_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata1_w;
wire builder_csrbank2_dfii_pi0_wrdata0_re;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata0_r;
wire builder_csrbank2_dfii_pi0_wrdata0_we;
wire [7:0] builder_csrbank2_dfii_pi0_wrdata0_w;
wire builder_csrbank2_dfii_pi0_rddata7_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata7_r;
wire builder_csrbank2_dfii_pi0_rddata7_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata7_w;
wire builder_csrbank2_dfii_pi0_rddata6_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata6_r;
wire builder_csrbank2_dfii_pi0_rddata6_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata6_w;
wire builder_csrbank2_dfii_pi0_rddata5_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata5_r;
wire builder_csrbank2_dfii_pi0_rddata5_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata5_w;
wire builder_csrbank2_dfii_pi0_rddata4_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata4_r;
wire builder_csrbank2_dfii_pi0_rddata4_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata4_w;
wire builder_csrbank2_dfii_pi0_rddata3_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata3_r;
wire builder_csrbank2_dfii_pi0_rddata3_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata3_w;
wire builder_csrbank2_dfii_pi0_rddata2_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata2_r;
wire builder_csrbank2_dfii_pi0_rddata2_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata2_w;
wire builder_csrbank2_dfii_pi0_rddata1_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata1_r;
wire builder_csrbank2_dfii_pi0_rddata1_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata1_w;
wire builder_csrbank2_dfii_pi0_rddata0_re;
wire [7:0] builder_csrbank2_dfii_pi0_rddata0_r;
wire builder_csrbank2_dfii_pi0_rddata0_we;
wire [7:0] builder_csrbank2_dfii_pi0_rddata0_w;
wire builder_csrbank2_dfii_pi1_command0_re;
wire [5:0] builder_csrbank2_dfii_pi1_command0_r;
wire builder_csrbank2_dfii_pi1_command0_we;
wire [5:0] builder_csrbank2_dfii_pi1_command0_w;
wire builder_csrbank2_dfii_pi1_address1_re;
wire [6:0] builder_csrbank2_dfii_pi1_address1_r;
wire builder_csrbank2_dfii_pi1_address1_we;
wire [6:0] builder_csrbank2_dfii_pi1_address1_w;
wire builder_csrbank2_dfii_pi1_address0_re;
wire [7:0] builder_csrbank2_dfii_pi1_address0_r;
wire builder_csrbank2_dfii_pi1_address0_we;
wire [7:0] builder_csrbank2_dfii_pi1_address0_w;
wire builder_csrbank2_dfii_pi1_baddress0_re;
wire [2:0] builder_csrbank2_dfii_pi1_baddress0_r;
wire builder_csrbank2_dfii_pi1_baddress0_we;
wire [2:0] builder_csrbank2_dfii_pi1_baddress0_w;
wire builder_csrbank2_dfii_pi1_wrdata7_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata7_r;
wire builder_csrbank2_dfii_pi1_wrdata7_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata7_w;
wire builder_csrbank2_dfii_pi1_wrdata6_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata6_r;
wire builder_csrbank2_dfii_pi1_wrdata6_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata6_w;
wire builder_csrbank2_dfii_pi1_wrdata5_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata5_r;
wire builder_csrbank2_dfii_pi1_wrdata5_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata5_w;
wire builder_csrbank2_dfii_pi1_wrdata4_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata4_r;
wire builder_csrbank2_dfii_pi1_wrdata4_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata4_w;
wire builder_csrbank2_dfii_pi1_wrdata3_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata3_r;
wire builder_csrbank2_dfii_pi1_wrdata3_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata3_w;
wire builder_csrbank2_dfii_pi1_wrdata2_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata2_r;
wire builder_csrbank2_dfii_pi1_wrdata2_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata2_w;
wire builder_csrbank2_dfii_pi1_wrdata1_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata1_r;
wire builder_csrbank2_dfii_pi1_wrdata1_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata1_w;
wire builder_csrbank2_dfii_pi1_wrdata0_re;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata0_r;
wire builder_csrbank2_dfii_pi1_wrdata0_we;
wire [7:0] builder_csrbank2_dfii_pi1_wrdata0_w;
wire builder_csrbank2_dfii_pi1_rddata7_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata7_r;
wire builder_csrbank2_dfii_pi1_rddata7_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata7_w;
wire builder_csrbank2_dfii_pi1_rddata6_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata6_r;
wire builder_csrbank2_dfii_pi1_rddata6_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata6_w;
wire builder_csrbank2_dfii_pi1_rddata5_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata5_r;
wire builder_csrbank2_dfii_pi1_rddata5_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata5_w;
wire builder_csrbank2_dfii_pi1_rddata4_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata4_r;
wire builder_csrbank2_dfii_pi1_rddata4_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata4_w;
wire builder_csrbank2_dfii_pi1_rddata3_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata3_r;
wire builder_csrbank2_dfii_pi1_rddata3_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata3_w;
wire builder_csrbank2_dfii_pi1_rddata2_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata2_r;
wire builder_csrbank2_dfii_pi1_rddata2_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata2_w;
wire builder_csrbank2_dfii_pi1_rddata1_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata1_r;
wire builder_csrbank2_dfii_pi1_rddata1_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata1_w;
wire builder_csrbank2_dfii_pi1_rddata0_re;
wire [7:0] builder_csrbank2_dfii_pi1_rddata0_r;
wire builder_csrbank2_dfii_pi1_rddata0_we;
wire [7:0] builder_csrbank2_dfii_pi1_rddata0_w;
wire builder_csrbank2_dfii_pi2_command0_re;
wire [5:0] builder_csrbank2_dfii_pi2_command0_r;
wire builder_csrbank2_dfii_pi2_command0_we;
wire [5:0] builder_csrbank2_dfii_pi2_command0_w;
wire builder_csrbank2_dfii_pi2_address1_re;
wire [6:0] builder_csrbank2_dfii_pi2_address1_r;
wire builder_csrbank2_dfii_pi2_address1_we;
wire [6:0] builder_csrbank2_dfii_pi2_address1_w;
wire builder_csrbank2_dfii_pi2_address0_re;
wire [7:0] builder_csrbank2_dfii_pi2_address0_r;
wire builder_csrbank2_dfii_pi2_address0_we;
wire [7:0] builder_csrbank2_dfii_pi2_address0_w;
wire builder_csrbank2_dfii_pi2_baddress0_re;
wire [2:0] builder_csrbank2_dfii_pi2_baddress0_r;
wire builder_csrbank2_dfii_pi2_baddress0_we;
wire [2:0] builder_csrbank2_dfii_pi2_baddress0_w;
wire builder_csrbank2_dfii_pi2_wrdata7_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata7_r;
wire builder_csrbank2_dfii_pi2_wrdata7_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata7_w;
wire builder_csrbank2_dfii_pi2_wrdata6_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata6_r;
wire builder_csrbank2_dfii_pi2_wrdata6_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata6_w;
wire builder_csrbank2_dfii_pi2_wrdata5_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata5_r;
wire builder_csrbank2_dfii_pi2_wrdata5_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata5_w;
wire builder_csrbank2_dfii_pi2_wrdata4_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata4_r;
wire builder_csrbank2_dfii_pi2_wrdata4_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata4_w;
wire builder_csrbank2_dfii_pi2_wrdata3_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata3_r;
wire builder_csrbank2_dfii_pi2_wrdata3_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata3_w;
wire builder_csrbank2_dfii_pi2_wrdata2_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata2_r;
wire builder_csrbank2_dfii_pi2_wrdata2_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata2_w;
wire builder_csrbank2_dfii_pi2_wrdata1_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata1_r;
wire builder_csrbank2_dfii_pi2_wrdata1_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata1_w;
wire builder_csrbank2_dfii_pi2_wrdata0_re;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata0_r;
wire builder_csrbank2_dfii_pi2_wrdata0_we;
wire [7:0] builder_csrbank2_dfii_pi2_wrdata0_w;
wire builder_csrbank2_dfii_pi2_rddata7_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata7_r;
wire builder_csrbank2_dfii_pi2_rddata7_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata7_w;
wire builder_csrbank2_dfii_pi2_rddata6_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata6_r;
wire builder_csrbank2_dfii_pi2_rddata6_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata6_w;
wire builder_csrbank2_dfii_pi2_rddata5_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata5_r;
wire builder_csrbank2_dfii_pi2_rddata5_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata5_w;
wire builder_csrbank2_dfii_pi2_rddata4_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata4_r;
wire builder_csrbank2_dfii_pi2_rddata4_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata4_w;
wire builder_csrbank2_dfii_pi2_rddata3_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata3_r;
wire builder_csrbank2_dfii_pi2_rddata3_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata3_w;
wire builder_csrbank2_dfii_pi2_rddata2_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata2_r;
wire builder_csrbank2_dfii_pi2_rddata2_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata2_w;
wire builder_csrbank2_dfii_pi2_rddata1_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata1_r;
wire builder_csrbank2_dfii_pi2_rddata1_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata1_w;
wire builder_csrbank2_dfii_pi2_rddata0_re;
wire [7:0] builder_csrbank2_dfii_pi2_rddata0_r;
wire builder_csrbank2_dfii_pi2_rddata0_we;
wire [7:0] builder_csrbank2_dfii_pi2_rddata0_w;
wire builder_csrbank2_dfii_pi3_command0_re;
wire [5:0] builder_csrbank2_dfii_pi3_command0_r;
wire builder_csrbank2_dfii_pi3_command0_we;
wire [5:0] builder_csrbank2_dfii_pi3_command0_w;
wire builder_csrbank2_dfii_pi3_address1_re;
wire [6:0] builder_csrbank2_dfii_pi3_address1_r;
wire builder_csrbank2_dfii_pi3_address1_we;
wire [6:0] builder_csrbank2_dfii_pi3_address1_w;
wire builder_csrbank2_dfii_pi3_address0_re;
wire [7:0] builder_csrbank2_dfii_pi3_address0_r;
wire builder_csrbank2_dfii_pi3_address0_we;
wire [7:0] builder_csrbank2_dfii_pi3_address0_w;
wire builder_csrbank2_dfii_pi3_baddress0_re;
wire [2:0] builder_csrbank2_dfii_pi3_baddress0_r;
wire builder_csrbank2_dfii_pi3_baddress0_we;
wire [2:0] builder_csrbank2_dfii_pi3_baddress0_w;
wire builder_csrbank2_dfii_pi3_wrdata7_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata7_r;
wire builder_csrbank2_dfii_pi3_wrdata7_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata7_w;
wire builder_csrbank2_dfii_pi3_wrdata6_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata6_r;
wire builder_csrbank2_dfii_pi3_wrdata6_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata6_w;
wire builder_csrbank2_dfii_pi3_wrdata5_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata5_r;
wire builder_csrbank2_dfii_pi3_wrdata5_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata5_w;
wire builder_csrbank2_dfii_pi3_wrdata4_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata4_r;
wire builder_csrbank2_dfii_pi3_wrdata4_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata4_w;
wire builder_csrbank2_dfii_pi3_wrdata3_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata3_r;
wire builder_csrbank2_dfii_pi3_wrdata3_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata3_w;
wire builder_csrbank2_dfii_pi3_wrdata2_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata2_r;
wire builder_csrbank2_dfii_pi3_wrdata2_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata2_w;
wire builder_csrbank2_dfii_pi3_wrdata1_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata1_r;
wire builder_csrbank2_dfii_pi3_wrdata1_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata1_w;
wire builder_csrbank2_dfii_pi3_wrdata0_re;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata0_r;
wire builder_csrbank2_dfii_pi3_wrdata0_we;
wire [7:0] builder_csrbank2_dfii_pi3_wrdata0_w;
wire builder_csrbank2_dfii_pi3_rddata7_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata7_r;
wire builder_csrbank2_dfii_pi3_rddata7_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata7_w;
wire builder_csrbank2_dfii_pi3_rddata6_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata6_r;
wire builder_csrbank2_dfii_pi3_rddata6_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata6_w;
wire builder_csrbank2_dfii_pi3_rddata5_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata5_r;
wire builder_csrbank2_dfii_pi3_rddata5_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata5_w;
wire builder_csrbank2_dfii_pi3_rddata4_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata4_r;
wire builder_csrbank2_dfii_pi3_rddata4_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata4_w;
wire builder_csrbank2_dfii_pi3_rddata3_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata3_r;
wire builder_csrbank2_dfii_pi3_rddata3_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata3_w;
wire builder_csrbank2_dfii_pi3_rddata2_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata2_r;
wire builder_csrbank2_dfii_pi3_rddata2_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata2_w;
wire builder_csrbank2_dfii_pi3_rddata1_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata1_r;
wire builder_csrbank2_dfii_pi3_rddata1_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata1_w;
wire builder_csrbank2_dfii_pi3_rddata0_re;
wire [7:0] builder_csrbank2_dfii_pi3_rddata0_r;
wire builder_csrbank2_dfii_pi3_rddata0_we;
wire [7:0] builder_csrbank2_dfii_pi3_rddata0_w;
wire builder_csrbank2_sel;
wire [13:0] builder_adr;
wire builder_we;
wire [7:0] builder_dat_w;
wire [7:0] builder_dat_r;
reg builder_rhs_array_muxed0 = 1'd0;
reg [14:0] builder_rhs_array_muxed1 = 15'd0;
reg [2:0] builder_rhs_array_muxed2 = 3'd0;
reg builder_rhs_array_muxed3 = 1'd0;
reg builder_rhs_array_muxed4 = 1'd0;
reg builder_rhs_array_muxed5 = 1'd0;
reg builder_t_array_muxed0 = 1'd0;
reg builder_t_array_muxed1 = 1'd0;
reg builder_t_array_muxed2 = 1'd0;
reg builder_rhs_array_muxed6 = 1'd0;
reg [14:0] builder_rhs_array_muxed7 = 15'd0;
reg [2:0] builder_rhs_array_muxed8 = 3'd0;
reg builder_rhs_array_muxed9 = 1'd0;
reg builder_rhs_array_muxed10 = 1'd0;
reg builder_rhs_array_muxed11 = 1'd0;
reg builder_t_array_muxed3 = 1'd0;
reg builder_t_array_muxed4 = 1'd0;
reg builder_t_array_muxed5 = 1'd0;
reg [21:0] builder_rhs_array_muxed12 = 22'd0;
reg builder_rhs_array_muxed13 = 1'd0;
reg builder_rhs_array_muxed14 = 1'd0;
reg [21:0] builder_rhs_array_muxed15 = 22'd0;
reg builder_rhs_array_muxed16 = 1'd0;
reg builder_rhs_array_muxed17 = 1'd0;
reg [21:0] builder_rhs_array_muxed18 = 22'd0;
reg builder_rhs_array_muxed19 = 1'd0;
reg builder_rhs_array_muxed20 = 1'd0;
reg [21:0] builder_rhs_array_muxed21 = 22'd0;
reg builder_rhs_array_muxed22 = 1'd0;
reg builder_rhs_array_muxed23 = 1'd0;
reg [21:0] builder_rhs_array_muxed24 = 22'd0;
reg builder_rhs_array_muxed25 = 1'd0;
reg builder_rhs_array_muxed26 = 1'd0;
reg [21:0] builder_rhs_array_muxed27 = 22'd0;
reg builder_rhs_array_muxed28 = 1'd0;
reg builder_rhs_array_muxed29 = 1'd0;
reg [21:0] builder_rhs_array_muxed30 = 22'd0;
reg builder_rhs_array_muxed31 = 1'd0;
reg builder_rhs_array_muxed32 = 1'd0;
reg [21:0] builder_rhs_array_muxed33 = 22'd0;
reg builder_rhs_array_muxed34 = 1'd0;
reg builder_rhs_array_muxed35 = 1'd0;
reg [2:0] builder_array_muxed0 = 3'd0;
reg [14:0] builder_array_muxed1 = 15'd0;
reg builder_array_muxed2 = 1'd0;
reg builder_array_muxed3 = 1'd0;
reg builder_array_muxed4 = 1'd0;
reg builder_array_muxed5 = 1'd0;
reg builder_array_muxed6 = 1'd0;
reg [2:0] builder_array_muxed7 = 3'd0;
reg [14:0] builder_array_muxed8 = 15'd0;
reg builder_array_muxed9 = 1'd0;
reg builder_array_muxed10 = 1'd0;
reg builder_array_muxed11 = 1'd0;
reg builder_array_muxed12 = 1'd0;
reg builder_array_muxed13 = 1'd0;
reg [2:0] builder_array_muxed14 = 3'd0;
reg [14:0] builder_array_muxed15 = 15'd0;
reg builder_array_muxed16 = 1'd0;
reg builder_array_muxed17 = 1'd0;
reg builder_array_muxed18 = 1'd0;
reg builder_array_muxed19 = 1'd0;
reg builder_array_muxed20 = 1'd0;
reg [2:0] builder_array_muxed21 = 3'd0;
reg [14:0] builder_array_muxed22 = 15'd0;
reg builder_array_muxed23 = 1'd0;
reg builder_array_muxed24 = 1'd0;
reg builder_array_muxed25 = 1'd0;
reg builder_array_muxed26 = 1'd0;
reg builder_array_muxed27 = 1'd0;
wire builder_xilinxasyncresetsynchronizerimpl0;
wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl1;
wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl2;
wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl2_expr;
wire builder_xilinxasyncresetsynchronizerimpl3;
wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl3_expr;

// synthesis translate_off
reg dummy_s;
initial dummy_s <= 1'd0;
// synthesis translate_on
assign init_done = main_init_done_storage;
assign init_error = main_init_error_storage;
assign main_wb_bus_adr = wb_ctrl_adr;
assign main_wb_bus_dat_w = wb_ctrl_dat_w;
assign wb_ctrl_dat_r = main_wb_bus_dat_r;
assign main_wb_bus_sel = wb_ctrl_sel;
assign main_wb_bus_cyc = wb_ctrl_cyc;
assign main_wb_bus_stb = wb_ctrl_stb;
assign wb_ctrl_ack = main_wb_bus_ack;
assign main_wb_bus_we = wb_ctrl_we;
assign main_wb_bus_cti = wb_ctrl_cti;
assign main_wb_bus_bte = wb_ctrl_bte;
assign wb_ctrl_err = main_wb_bus_err;
assign user_clk = sys_clk;
assign user_rst = sys_rst;
assign main_user_port_cmd_valid = user_port_native_0_cmd_valid;
assign user_port_native_0_cmd_ready = main_user_port_cmd_ready;
assign main_user_port_cmd_payload_we = user_port_native_0_cmd_we;
assign main_user_port_cmd_payload_addr = user_port_native_0_cmd_addr;
assign main_user_port_wdata_valid = user_port_native_0_wdata_valid;
assign user_port_native_0_wdata_ready = main_user_port_wdata_ready;
assign main_user_port_wdata_payload_we = user_port_native_0_wdata_we;
assign main_user_port_wdata_payload_data = user_port_native_0_wdata_data;
assign user_port_native_0_rdata_valid = main_user_port_rdata_valid;
assign main_user_port_rdata_ready = user_port_native_0_rdata_ready;
assign user_port_native_0_rdata_data = main_user_port_rdata_payload_data;
assign main_litedramcore_dat_w = main_litedramcore_wishbone_dat_w;
assign main_litedramcore_wishbone_dat_r = main_litedramcore_dat_r;

// synthesis translate_off
reg dummy_d;
// synthesis translate_on
always @(*) begin
	builder_next_state <= 1'd0;
	builder_next_state <= builder_state;
	case (builder_state)
		1'd1: begin
			builder_next_state <= 1'd0;
		end
		default: begin
			if ((main_litedramcore_wishbone_cyc & main_litedramcore_wishbone_stb)) begin
				builder_next_state <= 1'd1;
			end
		end
	endcase
// synthesis translate_off
	dummy_d = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_1;
// synthesis translate_on
always @(*) begin
	main_litedramcore_wishbone_ack <= 1'd0;
	case (builder_state)
		1'd1: begin
			main_litedramcore_wishbone_ack <= 1'd1;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_1 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_2;
// synthesis translate_on
always @(*) begin
	main_litedramcore_adr <= 14'd0;
	case (builder_state)
		1'd1: begin
		end
		default: begin
			if ((main_litedramcore_wishbone_cyc & main_litedramcore_wishbone_stb)) begin
				main_litedramcore_adr <= main_litedramcore_wishbone_adr;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_2 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_3;
// synthesis translate_on
always @(*) begin
	main_litedramcore_we <= 1'd0;
	case (builder_state)
		1'd1: begin
		end
		default: begin
			if ((main_litedramcore_wishbone_cyc & main_litedramcore_wishbone_stb)) begin
				main_litedramcore_we <= (main_litedramcore_wishbone_we & (main_litedramcore_wishbone_sel != 1'd0));
			end
		end
	endcase
// synthesis translate_off
	dummy_d_3 = dummy_s;
// synthesis translate_on
end
assign main_reset = rst;
assign pll_locked = main_locked;
assign main_clkin = clk;
assign iodelay_clk = main_clkout_buf0;
assign sys_clk = main_clkout_buf1;
assign sys4x_clk = main_clkout_buf2;
assign sys4x_dqs_clk = main_clkout_buf3;
assign main_k7ddrphy_bitslip0_i = main_k7ddrphy_dq_i_data0;

// synthesis translate_off
reg dummy_d_4;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dfi_p0_rddata <= 64'd0;
	main_k7ddrphy_dfi_p0_rddata[0] <= main_k7ddrphy_bitslip0_o[0];
	main_k7ddrphy_dfi_p0_rddata[32] <= main_k7ddrphy_bitslip0_o[1];
	main_k7ddrphy_dfi_p0_rddata[1] <= main_k7ddrphy_bitslip1_o[0];
	main_k7ddrphy_dfi_p0_rddata[33] <= main_k7ddrphy_bitslip1_o[1];
	main_k7ddrphy_dfi_p0_rddata[2] <= main_k7ddrphy_bitslip2_o[0];
	main_k7ddrphy_dfi_p0_rddata[34] <= main_k7ddrphy_bitslip2_o[1];
	main_k7ddrphy_dfi_p0_rddata[3] <= main_k7ddrphy_bitslip3_o[0];
	main_k7ddrphy_dfi_p0_rddata[35] <= main_k7ddrphy_bitslip3_o[1];
	main_k7ddrphy_dfi_p0_rddata[4] <= main_k7ddrphy_bitslip4_o[0];
	main_k7ddrphy_dfi_p0_rddata[36] <= main_k7ddrphy_bitslip4_o[1];
	main_k7ddrphy_dfi_p0_rddata[5] <= main_k7ddrphy_bitslip5_o[0];
	main_k7ddrphy_dfi_p0_rddata[37] <= main_k7ddrphy_bitslip5_o[1];
	main_k7ddrphy_dfi_p0_rddata[6] <= main_k7ddrphy_bitslip6_o[0];
	main_k7ddrphy_dfi_p0_rddata[38] <= main_k7ddrphy_bitslip6_o[1];
	main_k7ddrphy_dfi_p0_rddata[7] <= main_k7ddrphy_bitslip7_o[0];
	main_k7ddrphy_dfi_p0_rddata[39] <= main_k7ddrphy_bitslip7_o[1];
	main_k7ddrphy_dfi_p0_rddata[8] <= main_k7ddrphy_bitslip8_o[0];
	main_k7ddrphy_dfi_p0_rddata[40] <= main_k7ddrphy_bitslip8_o[1];
	main_k7ddrphy_dfi_p0_rddata[9] <= main_k7ddrphy_bitslip9_o[0];
	main_k7ddrphy_dfi_p0_rddata[41] <= main_k7ddrphy_bitslip9_o[1];
	main_k7ddrphy_dfi_p0_rddata[10] <= main_k7ddrphy_bitslip10_o[0];
	main_k7ddrphy_dfi_p0_rddata[42] <= main_k7ddrphy_bitslip10_o[1];
	main_k7ddrphy_dfi_p0_rddata[11] <= main_k7ddrphy_bitslip11_o[0];
	main_k7ddrphy_dfi_p0_rddata[43] <= main_k7ddrphy_bitslip11_o[1];
	main_k7ddrphy_dfi_p0_rddata[12] <= main_k7ddrphy_bitslip12_o[0];
	main_k7ddrphy_dfi_p0_rddata[44] <= main_k7ddrphy_bitslip12_o[1];
	main_k7ddrphy_dfi_p0_rddata[13] <= main_k7ddrphy_bitslip13_o[0];
	main_k7ddrphy_dfi_p0_rddata[45] <= main_k7ddrphy_bitslip13_o[1];
	main_k7ddrphy_dfi_p0_rddata[14] <= main_k7ddrphy_bitslip14_o[0];
	main_k7ddrphy_dfi_p0_rddata[46] <= main_k7ddrphy_bitslip14_o[1];
	main_k7ddrphy_dfi_p0_rddata[15] <= main_k7ddrphy_bitslip15_o[0];
	main_k7ddrphy_dfi_p0_rddata[47] <= main_k7ddrphy_bitslip15_o[1];
	main_k7ddrphy_dfi_p0_rddata[16] <= main_k7ddrphy_bitslip16_o[0];
	main_k7ddrphy_dfi_p0_rddata[48] <= main_k7ddrphy_bitslip16_o[1];
	main_k7ddrphy_dfi_p0_rddata[17] <= main_k7ddrphy_bitslip17_o[0];
	main_k7ddrphy_dfi_p0_rddata[49] <= main_k7ddrphy_bitslip17_o[1];
	main_k7ddrphy_dfi_p0_rddata[18] <= main_k7ddrphy_bitslip18_o[0];
	main_k7ddrphy_dfi_p0_rddata[50] <= main_k7ddrphy_bitslip18_o[1];
	main_k7ddrphy_dfi_p0_rddata[19] <= main_k7ddrphy_bitslip19_o[0];
	main_k7ddrphy_dfi_p0_rddata[51] <= main_k7ddrphy_bitslip19_o[1];
	main_k7ddrphy_dfi_p0_rddata[20] <= main_k7ddrphy_bitslip20_o[0];
	main_k7ddrphy_dfi_p0_rddata[52] <= main_k7ddrphy_bitslip20_o[1];
	main_k7ddrphy_dfi_p0_rddata[21] <= main_k7ddrphy_bitslip21_o[0];
	main_k7ddrphy_dfi_p0_rddata[53] <= main_k7ddrphy_bitslip21_o[1];
	main_k7ddrphy_dfi_p0_rddata[22] <= main_k7ddrphy_bitslip22_o[0];
	main_k7ddrphy_dfi_p0_rddata[54] <= main_k7ddrphy_bitslip22_o[1];
	main_k7ddrphy_dfi_p0_rddata[23] <= main_k7ddrphy_bitslip23_o[0];
	main_k7ddrphy_dfi_p0_rddata[55] <= main_k7ddrphy_bitslip23_o[1];
	main_k7ddrphy_dfi_p0_rddata[24] <= main_k7ddrphy_bitslip24_o[0];
	main_k7ddrphy_dfi_p0_rddata[56] <= main_k7ddrphy_bitslip24_o[1];
	main_k7ddrphy_dfi_p0_rddata[25] <= main_k7ddrphy_bitslip25_o[0];
	main_k7ddrphy_dfi_p0_rddata[57] <= main_k7ddrphy_bitslip25_o[1];
	main_k7ddrphy_dfi_p0_rddata[26] <= main_k7ddrphy_bitslip26_o[0];
	main_k7ddrphy_dfi_p0_rddata[58] <= main_k7ddrphy_bitslip26_o[1];
	main_k7ddrphy_dfi_p0_rddata[27] <= main_k7ddrphy_bitslip27_o[0];
	main_k7ddrphy_dfi_p0_rddata[59] <= main_k7ddrphy_bitslip27_o[1];
	main_k7ddrphy_dfi_p0_rddata[28] <= main_k7ddrphy_bitslip28_o[0];
	main_k7ddrphy_dfi_p0_rddata[60] <= main_k7ddrphy_bitslip28_o[1];
	main_k7ddrphy_dfi_p0_rddata[29] <= main_k7ddrphy_bitslip29_o[0];
	main_k7ddrphy_dfi_p0_rddata[61] <= main_k7ddrphy_bitslip29_o[1];
	main_k7ddrphy_dfi_p0_rddata[30] <= main_k7ddrphy_bitslip30_o[0];
	main_k7ddrphy_dfi_p0_rddata[62] <= main_k7ddrphy_bitslip30_o[1];
	main_k7ddrphy_dfi_p0_rddata[31] <= main_k7ddrphy_bitslip31_o[0];
	main_k7ddrphy_dfi_p0_rddata[63] <= main_k7ddrphy_bitslip31_o[1];
// synthesis translate_off
	dummy_d_4 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_5;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dfi_p1_rddata <= 64'd0;
	main_k7ddrphy_dfi_p1_rddata[0] <= main_k7ddrphy_bitslip0_o[2];
	main_k7ddrphy_dfi_p1_rddata[32] <= main_k7ddrphy_bitslip0_o[3];
	main_k7ddrphy_dfi_p1_rddata[1] <= main_k7ddrphy_bitslip1_o[2];
	main_k7ddrphy_dfi_p1_rddata[33] <= main_k7ddrphy_bitslip1_o[3];
	main_k7ddrphy_dfi_p1_rddata[2] <= main_k7ddrphy_bitslip2_o[2];
	main_k7ddrphy_dfi_p1_rddata[34] <= main_k7ddrphy_bitslip2_o[3];
	main_k7ddrphy_dfi_p1_rddata[3] <= main_k7ddrphy_bitslip3_o[2];
	main_k7ddrphy_dfi_p1_rddata[35] <= main_k7ddrphy_bitslip3_o[3];
	main_k7ddrphy_dfi_p1_rddata[4] <= main_k7ddrphy_bitslip4_o[2];
	main_k7ddrphy_dfi_p1_rddata[36] <= main_k7ddrphy_bitslip4_o[3];
	main_k7ddrphy_dfi_p1_rddata[5] <= main_k7ddrphy_bitslip5_o[2];
	main_k7ddrphy_dfi_p1_rddata[37] <= main_k7ddrphy_bitslip5_o[3];
	main_k7ddrphy_dfi_p1_rddata[6] <= main_k7ddrphy_bitslip6_o[2];
	main_k7ddrphy_dfi_p1_rddata[38] <= main_k7ddrphy_bitslip6_o[3];
	main_k7ddrphy_dfi_p1_rddata[7] <= main_k7ddrphy_bitslip7_o[2];
	main_k7ddrphy_dfi_p1_rddata[39] <= main_k7ddrphy_bitslip7_o[3];
	main_k7ddrphy_dfi_p1_rddata[8] <= main_k7ddrphy_bitslip8_o[2];
	main_k7ddrphy_dfi_p1_rddata[40] <= main_k7ddrphy_bitslip8_o[3];
	main_k7ddrphy_dfi_p1_rddata[9] <= main_k7ddrphy_bitslip9_o[2];
	main_k7ddrphy_dfi_p1_rddata[41] <= main_k7ddrphy_bitslip9_o[3];
	main_k7ddrphy_dfi_p1_rddata[10] <= main_k7ddrphy_bitslip10_o[2];
	main_k7ddrphy_dfi_p1_rddata[42] <= main_k7ddrphy_bitslip10_o[3];
	main_k7ddrphy_dfi_p1_rddata[11] <= main_k7ddrphy_bitslip11_o[2];
	main_k7ddrphy_dfi_p1_rddata[43] <= main_k7ddrphy_bitslip11_o[3];
	main_k7ddrphy_dfi_p1_rddata[12] <= main_k7ddrphy_bitslip12_o[2];
	main_k7ddrphy_dfi_p1_rddata[44] <= main_k7ddrphy_bitslip12_o[3];
	main_k7ddrphy_dfi_p1_rddata[13] <= main_k7ddrphy_bitslip13_o[2];
	main_k7ddrphy_dfi_p1_rddata[45] <= main_k7ddrphy_bitslip13_o[3];
	main_k7ddrphy_dfi_p1_rddata[14] <= main_k7ddrphy_bitslip14_o[2];
	main_k7ddrphy_dfi_p1_rddata[46] <= main_k7ddrphy_bitslip14_o[3];
	main_k7ddrphy_dfi_p1_rddata[15] <= main_k7ddrphy_bitslip15_o[2];
	main_k7ddrphy_dfi_p1_rddata[47] <= main_k7ddrphy_bitslip15_o[3];
	main_k7ddrphy_dfi_p1_rddata[16] <= main_k7ddrphy_bitslip16_o[2];
	main_k7ddrphy_dfi_p1_rddata[48] <= main_k7ddrphy_bitslip16_o[3];
	main_k7ddrphy_dfi_p1_rddata[17] <= main_k7ddrphy_bitslip17_o[2];
	main_k7ddrphy_dfi_p1_rddata[49] <= main_k7ddrphy_bitslip17_o[3];
	main_k7ddrphy_dfi_p1_rddata[18] <= main_k7ddrphy_bitslip18_o[2];
	main_k7ddrphy_dfi_p1_rddata[50] <= main_k7ddrphy_bitslip18_o[3];
	main_k7ddrphy_dfi_p1_rddata[19] <= main_k7ddrphy_bitslip19_o[2];
	main_k7ddrphy_dfi_p1_rddata[51] <= main_k7ddrphy_bitslip19_o[3];
	main_k7ddrphy_dfi_p1_rddata[20] <= main_k7ddrphy_bitslip20_o[2];
	main_k7ddrphy_dfi_p1_rddata[52] <= main_k7ddrphy_bitslip20_o[3];
	main_k7ddrphy_dfi_p1_rddata[21] <= main_k7ddrphy_bitslip21_o[2];
	main_k7ddrphy_dfi_p1_rddata[53] <= main_k7ddrphy_bitslip21_o[3];
	main_k7ddrphy_dfi_p1_rddata[22] <= main_k7ddrphy_bitslip22_o[2];
	main_k7ddrphy_dfi_p1_rddata[54] <= main_k7ddrphy_bitslip22_o[3];
	main_k7ddrphy_dfi_p1_rddata[23] <= main_k7ddrphy_bitslip23_o[2];
	main_k7ddrphy_dfi_p1_rddata[55] <= main_k7ddrphy_bitslip23_o[3];
	main_k7ddrphy_dfi_p1_rddata[24] <= main_k7ddrphy_bitslip24_o[2];
	main_k7ddrphy_dfi_p1_rddata[56] <= main_k7ddrphy_bitslip24_o[3];
	main_k7ddrphy_dfi_p1_rddata[25] <= main_k7ddrphy_bitslip25_o[2];
	main_k7ddrphy_dfi_p1_rddata[57] <= main_k7ddrphy_bitslip25_o[3];
	main_k7ddrphy_dfi_p1_rddata[26] <= main_k7ddrphy_bitslip26_o[2];
	main_k7ddrphy_dfi_p1_rddata[58] <= main_k7ddrphy_bitslip26_o[3];
	main_k7ddrphy_dfi_p1_rddata[27] <= main_k7ddrphy_bitslip27_o[2];
	main_k7ddrphy_dfi_p1_rddata[59] <= main_k7ddrphy_bitslip27_o[3];
	main_k7ddrphy_dfi_p1_rddata[28] <= main_k7ddrphy_bitslip28_o[2];
	main_k7ddrphy_dfi_p1_rddata[60] <= main_k7ddrphy_bitslip28_o[3];
	main_k7ddrphy_dfi_p1_rddata[29] <= main_k7ddrphy_bitslip29_o[2];
	main_k7ddrphy_dfi_p1_rddata[61] <= main_k7ddrphy_bitslip29_o[3];
	main_k7ddrphy_dfi_p1_rddata[30] <= main_k7ddrphy_bitslip30_o[2];
	main_k7ddrphy_dfi_p1_rddata[62] <= main_k7ddrphy_bitslip30_o[3];
	main_k7ddrphy_dfi_p1_rddata[31] <= main_k7ddrphy_bitslip31_o[2];
	main_k7ddrphy_dfi_p1_rddata[63] <= main_k7ddrphy_bitslip31_o[3];
// synthesis translate_off
	dummy_d_5 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_6;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dfi_p2_rddata <= 64'd0;
	main_k7ddrphy_dfi_p2_rddata[0] <= main_k7ddrphy_bitslip0_o[4];
	main_k7ddrphy_dfi_p2_rddata[32] <= main_k7ddrphy_bitslip0_o[5];
	main_k7ddrphy_dfi_p2_rddata[1] <= main_k7ddrphy_bitslip1_o[4];
	main_k7ddrphy_dfi_p2_rddata[33] <= main_k7ddrphy_bitslip1_o[5];
	main_k7ddrphy_dfi_p2_rddata[2] <= main_k7ddrphy_bitslip2_o[4];
	main_k7ddrphy_dfi_p2_rddata[34] <= main_k7ddrphy_bitslip2_o[5];
	main_k7ddrphy_dfi_p2_rddata[3] <= main_k7ddrphy_bitslip3_o[4];
	main_k7ddrphy_dfi_p2_rddata[35] <= main_k7ddrphy_bitslip3_o[5];
	main_k7ddrphy_dfi_p2_rddata[4] <= main_k7ddrphy_bitslip4_o[4];
	main_k7ddrphy_dfi_p2_rddata[36] <= main_k7ddrphy_bitslip4_o[5];
	main_k7ddrphy_dfi_p2_rddata[5] <= main_k7ddrphy_bitslip5_o[4];
	main_k7ddrphy_dfi_p2_rddata[37] <= main_k7ddrphy_bitslip5_o[5];
	main_k7ddrphy_dfi_p2_rddata[6] <= main_k7ddrphy_bitslip6_o[4];
	main_k7ddrphy_dfi_p2_rddata[38] <= main_k7ddrphy_bitslip6_o[5];
	main_k7ddrphy_dfi_p2_rddata[7] <= main_k7ddrphy_bitslip7_o[4];
	main_k7ddrphy_dfi_p2_rddata[39] <= main_k7ddrphy_bitslip7_o[5];
	main_k7ddrphy_dfi_p2_rddata[8] <= main_k7ddrphy_bitslip8_o[4];
	main_k7ddrphy_dfi_p2_rddata[40] <= main_k7ddrphy_bitslip8_o[5];
	main_k7ddrphy_dfi_p2_rddata[9] <= main_k7ddrphy_bitslip9_o[4];
	main_k7ddrphy_dfi_p2_rddata[41] <= main_k7ddrphy_bitslip9_o[5];
	main_k7ddrphy_dfi_p2_rddata[10] <= main_k7ddrphy_bitslip10_o[4];
	main_k7ddrphy_dfi_p2_rddata[42] <= main_k7ddrphy_bitslip10_o[5];
	main_k7ddrphy_dfi_p2_rddata[11] <= main_k7ddrphy_bitslip11_o[4];
	main_k7ddrphy_dfi_p2_rddata[43] <= main_k7ddrphy_bitslip11_o[5];
	main_k7ddrphy_dfi_p2_rddata[12] <= main_k7ddrphy_bitslip12_o[4];
	main_k7ddrphy_dfi_p2_rddata[44] <= main_k7ddrphy_bitslip12_o[5];
	main_k7ddrphy_dfi_p2_rddata[13] <= main_k7ddrphy_bitslip13_o[4];
	main_k7ddrphy_dfi_p2_rddata[45] <= main_k7ddrphy_bitslip13_o[5];
	main_k7ddrphy_dfi_p2_rddata[14] <= main_k7ddrphy_bitslip14_o[4];
	main_k7ddrphy_dfi_p2_rddata[46] <= main_k7ddrphy_bitslip14_o[5];
	main_k7ddrphy_dfi_p2_rddata[15] <= main_k7ddrphy_bitslip15_o[4];
	main_k7ddrphy_dfi_p2_rddata[47] <= main_k7ddrphy_bitslip15_o[5];
	main_k7ddrphy_dfi_p2_rddata[16] <= main_k7ddrphy_bitslip16_o[4];
	main_k7ddrphy_dfi_p2_rddata[48] <= main_k7ddrphy_bitslip16_o[5];
	main_k7ddrphy_dfi_p2_rddata[17] <= main_k7ddrphy_bitslip17_o[4];
	main_k7ddrphy_dfi_p2_rddata[49] <= main_k7ddrphy_bitslip17_o[5];
	main_k7ddrphy_dfi_p2_rddata[18] <= main_k7ddrphy_bitslip18_o[4];
	main_k7ddrphy_dfi_p2_rddata[50] <= main_k7ddrphy_bitslip18_o[5];
	main_k7ddrphy_dfi_p2_rddata[19] <= main_k7ddrphy_bitslip19_o[4];
	main_k7ddrphy_dfi_p2_rddata[51] <= main_k7ddrphy_bitslip19_o[5];
	main_k7ddrphy_dfi_p2_rddata[20] <= main_k7ddrphy_bitslip20_o[4];
	main_k7ddrphy_dfi_p2_rddata[52] <= main_k7ddrphy_bitslip20_o[5];
	main_k7ddrphy_dfi_p2_rddata[21] <= main_k7ddrphy_bitslip21_o[4];
	main_k7ddrphy_dfi_p2_rddata[53] <= main_k7ddrphy_bitslip21_o[5];
	main_k7ddrphy_dfi_p2_rddata[22] <= main_k7ddrphy_bitslip22_o[4];
	main_k7ddrphy_dfi_p2_rddata[54] <= main_k7ddrphy_bitslip22_o[5];
	main_k7ddrphy_dfi_p2_rddata[23] <= main_k7ddrphy_bitslip23_o[4];
	main_k7ddrphy_dfi_p2_rddata[55] <= main_k7ddrphy_bitslip23_o[5];
	main_k7ddrphy_dfi_p2_rddata[24] <= main_k7ddrphy_bitslip24_o[4];
	main_k7ddrphy_dfi_p2_rddata[56] <= main_k7ddrphy_bitslip24_o[5];
	main_k7ddrphy_dfi_p2_rddata[25] <= main_k7ddrphy_bitslip25_o[4];
	main_k7ddrphy_dfi_p2_rddata[57] <= main_k7ddrphy_bitslip25_o[5];
	main_k7ddrphy_dfi_p2_rddata[26] <= main_k7ddrphy_bitslip26_o[4];
	main_k7ddrphy_dfi_p2_rddata[58] <= main_k7ddrphy_bitslip26_o[5];
	main_k7ddrphy_dfi_p2_rddata[27] <= main_k7ddrphy_bitslip27_o[4];
	main_k7ddrphy_dfi_p2_rddata[59] <= main_k7ddrphy_bitslip27_o[5];
	main_k7ddrphy_dfi_p2_rddata[28] <= main_k7ddrphy_bitslip28_o[4];
	main_k7ddrphy_dfi_p2_rddata[60] <= main_k7ddrphy_bitslip28_o[5];
	main_k7ddrphy_dfi_p2_rddata[29] <= main_k7ddrphy_bitslip29_o[4];
	main_k7ddrphy_dfi_p2_rddata[61] <= main_k7ddrphy_bitslip29_o[5];
	main_k7ddrphy_dfi_p2_rddata[30] <= main_k7ddrphy_bitslip30_o[4];
	main_k7ddrphy_dfi_p2_rddata[62] <= main_k7ddrphy_bitslip30_o[5];
	main_k7ddrphy_dfi_p2_rddata[31] <= main_k7ddrphy_bitslip31_o[4];
	main_k7ddrphy_dfi_p2_rddata[63] <= main_k7ddrphy_bitslip31_o[5];
// synthesis translate_off
	dummy_d_6 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_7;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dfi_p3_rddata <= 64'd0;
	main_k7ddrphy_dfi_p3_rddata[0] <= main_k7ddrphy_bitslip0_o[6];
	main_k7ddrphy_dfi_p3_rddata[32] <= main_k7ddrphy_bitslip0_o[7];
	main_k7ddrphy_dfi_p3_rddata[1] <= main_k7ddrphy_bitslip1_o[6];
	main_k7ddrphy_dfi_p3_rddata[33] <= main_k7ddrphy_bitslip1_o[7];
	main_k7ddrphy_dfi_p3_rddata[2] <= main_k7ddrphy_bitslip2_o[6];
	main_k7ddrphy_dfi_p3_rddata[34] <= main_k7ddrphy_bitslip2_o[7];
	main_k7ddrphy_dfi_p3_rddata[3] <= main_k7ddrphy_bitslip3_o[6];
	main_k7ddrphy_dfi_p3_rddata[35] <= main_k7ddrphy_bitslip3_o[7];
	main_k7ddrphy_dfi_p3_rddata[4] <= main_k7ddrphy_bitslip4_o[6];
	main_k7ddrphy_dfi_p3_rddata[36] <= main_k7ddrphy_bitslip4_o[7];
	main_k7ddrphy_dfi_p3_rddata[5] <= main_k7ddrphy_bitslip5_o[6];
	main_k7ddrphy_dfi_p3_rddata[37] <= main_k7ddrphy_bitslip5_o[7];
	main_k7ddrphy_dfi_p3_rddata[6] <= main_k7ddrphy_bitslip6_o[6];
	main_k7ddrphy_dfi_p3_rddata[38] <= main_k7ddrphy_bitslip6_o[7];
	main_k7ddrphy_dfi_p3_rddata[7] <= main_k7ddrphy_bitslip7_o[6];
	main_k7ddrphy_dfi_p3_rddata[39] <= main_k7ddrphy_bitslip7_o[7];
	main_k7ddrphy_dfi_p3_rddata[8] <= main_k7ddrphy_bitslip8_o[6];
	main_k7ddrphy_dfi_p3_rddata[40] <= main_k7ddrphy_bitslip8_o[7];
	main_k7ddrphy_dfi_p3_rddata[9] <= main_k7ddrphy_bitslip9_o[6];
	main_k7ddrphy_dfi_p3_rddata[41] <= main_k7ddrphy_bitslip9_o[7];
	main_k7ddrphy_dfi_p3_rddata[10] <= main_k7ddrphy_bitslip10_o[6];
	main_k7ddrphy_dfi_p3_rddata[42] <= main_k7ddrphy_bitslip10_o[7];
	main_k7ddrphy_dfi_p3_rddata[11] <= main_k7ddrphy_bitslip11_o[6];
	main_k7ddrphy_dfi_p3_rddata[43] <= main_k7ddrphy_bitslip11_o[7];
	main_k7ddrphy_dfi_p3_rddata[12] <= main_k7ddrphy_bitslip12_o[6];
	main_k7ddrphy_dfi_p3_rddata[44] <= main_k7ddrphy_bitslip12_o[7];
	main_k7ddrphy_dfi_p3_rddata[13] <= main_k7ddrphy_bitslip13_o[6];
	main_k7ddrphy_dfi_p3_rddata[45] <= main_k7ddrphy_bitslip13_o[7];
	main_k7ddrphy_dfi_p3_rddata[14] <= main_k7ddrphy_bitslip14_o[6];
	main_k7ddrphy_dfi_p3_rddata[46] <= main_k7ddrphy_bitslip14_o[7];
	main_k7ddrphy_dfi_p3_rddata[15] <= main_k7ddrphy_bitslip15_o[6];
	main_k7ddrphy_dfi_p3_rddata[47] <= main_k7ddrphy_bitslip15_o[7];
	main_k7ddrphy_dfi_p3_rddata[16] <= main_k7ddrphy_bitslip16_o[6];
	main_k7ddrphy_dfi_p3_rddata[48] <= main_k7ddrphy_bitslip16_o[7];
	main_k7ddrphy_dfi_p3_rddata[17] <= main_k7ddrphy_bitslip17_o[6];
	main_k7ddrphy_dfi_p3_rddata[49] <= main_k7ddrphy_bitslip17_o[7];
	main_k7ddrphy_dfi_p3_rddata[18] <= main_k7ddrphy_bitslip18_o[6];
	main_k7ddrphy_dfi_p3_rddata[50] <= main_k7ddrphy_bitslip18_o[7];
	main_k7ddrphy_dfi_p3_rddata[19] <= main_k7ddrphy_bitslip19_o[6];
	main_k7ddrphy_dfi_p3_rddata[51] <= main_k7ddrphy_bitslip19_o[7];
	main_k7ddrphy_dfi_p3_rddata[20] <= main_k7ddrphy_bitslip20_o[6];
	main_k7ddrphy_dfi_p3_rddata[52] <= main_k7ddrphy_bitslip20_o[7];
	main_k7ddrphy_dfi_p3_rddata[21] <= main_k7ddrphy_bitslip21_o[6];
	main_k7ddrphy_dfi_p3_rddata[53] <= main_k7ddrphy_bitslip21_o[7];
	main_k7ddrphy_dfi_p3_rddata[22] <= main_k7ddrphy_bitslip22_o[6];
	main_k7ddrphy_dfi_p3_rddata[54] <= main_k7ddrphy_bitslip22_o[7];
	main_k7ddrphy_dfi_p3_rddata[23] <= main_k7ddrphy_bitslip23_o[6];
	main_k7ddrphy_dfi_p3_rddata[55] <= main_k7ddrphy_bitslip23_o[7];
	main_k7ddrphy_dfi_p3_rddata[24] <= main_k7ddrphy_bitslip24_o[6];
	main_k7ddrphy_dfi_p3_rddata[56] <= main_k7ddrphy_bitslip24_o[7];
	main_k7ddrphy_dfi_p3_rddata[25] <= main_k7ddrphy_bitslip25_o[6];
	main_k7ddrphy_dfi_p3_rddata[57] <= main_k7ddrphy_bitslip25_o[7];
	main_k7ddrphy_dfi_p3_rddata[26] <= main_k7ddrphy_bitslip26_o[6];
	main_k7ddrphy_dfi_p3_rddata[58] <= main_k7ddrphy_bitslip26_o[7];
	main_k7ddrphy_dfi_p3_rddata[27] <= main_k7ddrphy_bitslip27_o[6];
	main_k7ddrphy_dfi_p3_rddata[59] <= main_k7ddrphy_bitslip27_o[7];
	main_k7ddrphy_dfi_p3_rddata[28] <= main_k7ddrphy_bitslip28_o[6];
	main_k7ddrphy_dfi_p3_rddata[60] <= main_k7ddrphy_bitslip28_o[7];
	main_k7ddrphy_dfi_p3_rddata[29] <= main_k7ddrphy_bitslip29_o[6];
	main_k7ddrphy_dfi_p3_rddata[61] <= main_k7ddrphy_bitslip29_o[7];
	main_k7ddrphy_dfi_p3_rddata[30] <= main_k7ddrphy_bitslip30_o[6];
	main_k7ddrphy_dfi_p3_rddata[62] <= main_k7ddrphy_bitslip30_o[7];
	main_k7ddrphy_dfi_p3_rddata[31] <= main_k7ddrphy_bitslip31_o[6];
	main_k7ddrphy_dfi_p3_rddata[63] <= main_k7ddrphy_bitslip31_o[7];
// synthesis translate_off
	dummy_d_7 = dummy_s;
// synthesis translate_on
end
assign main_k7ddrphy_bitslip1_i = main_k7ddrphy_dq_i_data1;
assign main_k7ddrphy_bitslip2_i = main_k7ddrphy_dq_i_data2;
assign main_k7ddrphy_bitslip3_i = main_k7ddrphy_dq_i_data3;
assign main_k7ddrphy_bitslip4_i = main_k7ddrphy_dq_i_data4;
assign main_k7ddrphy_bitslip5_i = main_k7ddrphy_dq_i_data5;
assign main_k7ddrphy_bitslip6_i = main_k7ddrphy_dq_i_data6;
assign main_k7ddrphy_bitslip7_i = main_k7ddrphy_dq_i_data7;
assign main_k7ddrphy_bitslip8_i = main_k7ddrphy_dq_i_data8;
assign main_k7ddrphy_bitslip9_i = main_k7ddrphy_dq_i_data9;
assign main_k7ddrphy_bitslip10_i = main_k7ddrphy_dq_i_data10;
assign main_k7ddrphy_bitslip11_i = main_k7ddrphy_dq_i_data11;
assign main_k7ddrphy_bitslip12_i = main_k7ddrphy_dq_i_data12;
assign main_k7ddrphy_bitslip13_i = main_k7ddrphy_dq_i_data13;
assign main_k7ddrphy_bitslip14_i = main_k7ddrphy_dq_i_data14;
assign main_k7ddrphy_bitslip15_i = main_k7ddrphy_dq_i_data15;
assign main_k7ddrphy_bitslip16_i = main_k7ddrphy_dq_i_data16;
assign main_k7ddrphy_bitslip17_i = main_k7ddrphy_dq_i_data17;
assign main_k7ddrphy_bitslip18_i = main_k7ddrphy_dq_i_data18;
assign main_k7ddrphy_bitslip19_i = main_k7ddrphy_dq_i_data19;
assign main_k7ddrphy_bitslip20_i = main_k7ddrphy_dq_i_data20;
assign main_k7ddrphy_bitslip21_i = main_k7ddrphy_dq_i_data21;
assign main_k7ddrphy_bitslip22_i = main_k7ddrphy_dq_i_data22;
assign main_k7ddrphy_bitslip23_i = main_k7ddrphy_dq_i_data23;
assign main_k7ddrphy_bitslip24_i = main_k7ddrphy_dq_i_data24;
assign main_k7ddrphy_bitslip25_i = main_k7ddrphy_dq_i_data25;
assign main_k7ddrphy_bitslip26_i = main_k7ddrphy_dq_i_data26;
assign main_k7ddrphy_bitslip27_i = main_k7ddrphy_dq_i_data27;
assign main_k7ddrphy_bitslip28_i = main_k7ddrphy_dq_i_data28;
assign main_k7ddrphy_bitslip29_i = main_k7ddrphy_dq_i_data29;
assign main_k7ddrphy_bitslip30_i = main_k7ddrphy_dq_i_data30;
assign main_k7ddrphy_bitslip31_i = main_k7ddrphy_dq_i_data31;
assign main_k7ddrphy_rddata_en = {main_k7ddrphy_rddata_en_last, main_k7ddrphy_dfi_p2_rddata_en};
assign main_k7ddrphy_wrdata_en = {main_k7ddrphy_wrdata_en_last, main_k7ddrphy_dfi_p2_wrdata_en};
assign main_k7ddrphy_dq_oe = main_k7ddrphy_wrdata_en[2];

// synthesis translate_off
reg dummy_d_8;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dqs_oe <= 1'd0;
	if (main_k7ddrphy_wlevel_en_storage) begin
		main_k7ddrphy_dqs_oe <= 1'd1;
	end else begin
		main_k7ddrphy_dqs_oe <= main_k7ddrphy_dq_oe;
	end
// synthesis translate_off
	dummy_d_8 = dummy_s;
// synthesis translate_on
end
assign main_k7ddrphy_dqspattern0 = (main_k7ddrphy_wrdata_en[1] & (~main_k7ddrphy_wrdata_en[2]));
assign main_k7ddrphy_dqspattern1 = (main_k7ddrphy_wrdata_en[3] & (~main_k7ddrphy_wrdata_en[2]));

// synthesis translate_off
reg dummy_d_9;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_dqspattern_o <= 8'd0;
	main_k7ddrphy_dqspattern_o <= 7'd85;
	if (main_k7ddrphy_dqspattern0) begin
		main_k7ddrphy_dqspattern_o <= 5'd21;
	end
	if (main_k7ddrphy_dqspattern1) begin
		main_k7ddrphy_dqspattern_o <= 7'd84;
	end
	if (main_k7ddrphy_wlevel_en_storage) begin
		main_k7ddrphy_dqspattern_o <= 1'd0;
		if (main_k7ddrphy_wlevel_strobe_re) begin
			main_k7ddrphy_dqspattern_o <= 1'd1;
		end
	end
// synthesis translate_off
	dummy_d_9 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_10;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip0_o <= 8'd0;
	case (main_k7ddrphy_bitslip0_value)
		1'd0: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip0_o <= main_k7ddrphy_bitslip0_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_10 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_11;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip1_o <= 8'd0;
	case (main_k7ddrphy_bitslip1_value)
		1'd0: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip1_o <= main_k7ddrphy_bitslip1_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_11 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_12;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip2_o <= 8'd0;
	case (main_k7ddrphy_bitslip2_value)
		1'd0: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip2_o <= main_k7ddrphy_bitslip2_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_12 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_13;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip3_o <= 8'd0;
	case (main_k7ddrphy_bitslip3_value)
		1'd0: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip3_o <= main_k7ddrphy_bitslip3_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_13 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_14;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip4_o <= 8'd0;
	case (main_k7ddrphy_bitslip4_value)
		1'd0: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip4_o <= main_k7ddrphy_bitslip4_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_14 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_15;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip5_o <= 8'd0;
	case (main_k7ddrphy_bitslip5_value)
		1'd0: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip5_o <= main_k7ddrphy_bitslip5_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_15 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_16;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip6_o <= 8'd0;
	case (main_k7ddrphy_bitslip6_value)
		1'd0: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip6_o <= main_k7ddrphy_bitslip6_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_16 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_17;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip7_o <= 8'd0;
	case (main_k7ddrphy_bitslip7_value)
		1'd0: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip7_o <= main_k7ddrphy_bitslip7_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_17 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_18;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip8_o <= 8'd0;
	case (main_k7ddrphy_bitslip8_value)
		1'd0: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip8_o <= main_k7ddrphy_bitslip8_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_18 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_19;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip9_o <= 8'd0;
	case (main_k7ddrphy_bitslip9_value)
		1'd0: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip9_o <= main_k7ddrphy_bitslip9_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_19 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_20;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip10_o <= 8'd0;
	case (main_k7ddrphy_bitslip10_value)
		1'd0: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip10_o <= main_k7ddrphy_bitslip10_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_20 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_21;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip11_o <= 8'd0;
	case (main_k7ddrphy_bitslip11_value)
		1'd0: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip11_o <= main_k7ddrphy_bitslip11_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_21 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_22;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip12_o <= 8'd0;
	case (main_k7ddrphy_bitslip12_value)
		1'd0: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip12_o <= main_k7ddrphy_bitslip12_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_22 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_23;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip13_o <= 8'd0;
	case (main_k7ddrphy_bitslip13_value)
		1'd0: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip13_o <= main_k7ddrphy_bitslip13_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_23 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_24;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip14_o <= 8'd0;
	case (main_k7ddrphy_bitslip14_value)
		1'd0: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip14_o <= main_k7ddrphy_bitslip14_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_24 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_25;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip15_o <= 8'd0;
	case (main_k7ddrphy_bitslip15_value)
		1'd0: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip15_o <= main_k7ddrphy_bitslip15_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_25 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_26;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip16_o <= 8'd0;
	case (main_k7ddrphy_bitslip16_value)
		1'd0: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip16_o <= main_k7ddrphy_bitslip16_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_26 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_27;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip17_o <= 8'd0;
	case (main_k7ddrphy_bitslip17_value)
		1'd0: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip17_o <= main_k7ddrphy_bitslip17_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_27 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_28;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip18_o <= 8'd0;
	case (main_k7ddrphy_bitslip18_value)
		1'd0: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip18_o <= main_k7ddrphy_bitslip18_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_28 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_29;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip19_o <= 8'd0;
	case (main_k7ddrphy_bitslip19_value)
		1'd0: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip19_o <= main_k7ddrphy_bitslip19_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_29 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_30;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip20_o <= 8'd0;
	case (main_k7ddrphy_bitslip20_value)
		1'd0: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip20_o <= main_k7ddrphy_bitslip20_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_30 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_31;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip21_o <= 8'd0;
	case (main_k7ddrphy_bitslip21_value)
		1'd0: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip21_o <= main_k7ddrphy_bitslip21_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_31 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_32;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip22_o <= 8'd0;
	case (main_k7ddrphy_bitslip22_value)
		1'd0: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip22_o <= main_k7ddrphy_bitslip22_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_32 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_33;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip23_o <= 8'd0;
	case (main_k7ddrphy_bitslip23_value)
		1'd0: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip23_o <= main_k7ddrphy_bitslip23_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_33 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_34;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip24_o <= 8'd0;
	case (main_k7ddrphy_bitslip24_value)
		1'd0: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip24_o <= main_k7ddrphy_bitslip24_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_34 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_35;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip25_o <= 8'd0;
	case (main_k7ddrphy_bitslip25_value)
		1'd0: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip25_o <= main_k7ddrphy_bitslip25_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_35 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_36;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip26_o <= 8'd0;
	case (main_k7ddrphy_bitslip26_value)
		1'd0: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip26_o <= main_k7ddrphy_bitslip26_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_36 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_37;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip27_o <= 8'd0;
	case (main_k7ddrphy_bitslip27_value)
		1'd0: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip27_o <= main_k7ddrphy_bitslip27_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_37 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_38;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip28_o <= 8'd0;
	case (main_k7ddrphy_bitslip28_value)
		1'd0: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip28_o <= main_k7ddrphy_bitslip28_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_38 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_39;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip29_o <= 8'd0;
	case (main_k7ddrphy_bitslip29_value)
		1'd0: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip29_o <= main_k7ddrphy_bitslip29_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_39 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_40;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip30_o <= 8'd0;
	case (main_k7ddrphy_bitslip30_value)
		1'd0: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip30_o <= main_k7ddrphy_bitslip30_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_40 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_41;
// synthesis translate_on
always @(*) begin
	main_k7ddrphy_bitslip31_o <= 8'd0;
	case (main_k7ddrphy_bitslip31_value)
		1'd0: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[7:0];
		end
		1'd1: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[8:1];
		end
		2'd2: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[9:2];
		end
		2'd3: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[10:3];
		end
		3'd4: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[11:4];
		end
		3'd5: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[12:5];
		end
		3'd6: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[13:6];
		end
		3'd7: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[14:7];
		end
		4'd8: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[15:8];
		end
		4'd9: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[16:9];
		end
		4'd10: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[17:10];
		end
		4'd11: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[18:11];
		end
		4'd12: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[19:12];
		end
		4'd13: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[20:13];
		end
		4'd14: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[21:14];
		end
		4'd15: begin
			main_k7ddrphy_bitslip31_o <= main_k7ddrphy_bitslip31_r[22:15];
		end
	endcase
// synthesis translate_off
	dummy_d_41 = dummy_s;
// synthesis translate_on
end
assign main_k7ddrphy_dfi_p0_address = main_litedramcore_master_p0_address;
assign main_k7ddrphy_dfi_p0_bank = main_litedramcore_master_p0_bank;
assign main_k7ddrphy_dfi_p0_cas_n = main_litedramcore_master_p0_cas_n;
assign main_k7ddrphy_dfi_p0_cs_n = main_litedramcore_master_p0_cs_n;
assign main_k7ddrphy_dfi_p0_ras_n = main_litedramcore_master_p0_ras_n;
assign main_k7ddrphy_dfi_p0_we_n = main_litedramcore_master_p0_we_n;
assign main_k7ddrphy_dfi_p0_cke = main_litedramcore_master_p0_cke;
assign main_k7ddrphy_dfi_p0_odt = main_litedramcore_master_p0_odt;
assign main_k7ddrphy_dfi_p0_reset_n = main_litedramcore_master_p0_reset_n;
assign main_k7ddrphy_dfi_p0_act_n = main_litedramcore_master_p0_act_n;
assign main_k7ddrphy_dfi_p0_wrdata = main_litedramcore_master_p0_wrdata;
assign main_k7ddrphy_dfi_p0_wrdata_en = main_litedramcore_master_p0_wrdata_en;
assign main_k7ddrphy_dfi_p0_wrdata_mask = main_litedramcore_master_p0_wrdata_mask;
assign main_k7ddrphy_dfi_p0_rddata_en = main_litedramcore_master_p0_rddata_en;
assign main_litedramcore_master_p0_rddata = main_k7ddrphy_dfi_p0_rddata;
assign main_litedramcore_master_p0_rddata_valid = main_k7ddrphy_dfi_p0_rddata_valid;
assign main_k7ddrphy_dfi_p1_address = main_litedramcore_master_p1_address;
assign main_k7ddrphy_dfi_p1_bank = main_litedramcore_master_p1_bank;
assign main_k7ddrphy_dfi_p1_cas_n = main_litedramcore_master_p1_cas_n;
assign main_k7ddrphy_dfi_p1_cs_n = main_litedramcore_master_p1_cs_n;
assign main_k7ddrphy_dfi_p1_ras_n = main_litedramcore_master_p1_ras_n;
assign main_k7ddrphy_dfi_p1_we_n = main_litedramcore_master_p1_we_n;
assign main_k7ddrphy_dfi_p1_cke = main_litedramcore_master_p1_cke;
assign main_k7ddrphy_dfi_p1_odt = main_litedramcore_master_p1_odt;
assign main_k7ddrphy_dfi_p1_reset_n = main_litedramcore_master_p1_reset_n;
assign main_k7ddrphy_dfi_p1_act_n = main_litedramcore_master_p1_act_n;
assign main_k7ddrphy_dfi_p1_wrdata = main_litedramcore_master_p1_wrdata;
assign main_k7ddrphy_dfi_p1_wrdata_en = main_litedramcore_master_p1_wrdata_en;
assign main_k7ddrphy_dfi_p1_wrdata_mask = main_litedramcore_master_p1_wrdata_mask;
assign main_k7ddrphy_dfi_p1_rddata_en = main_litedramcore_master_p1_rddata_en;
assign main_litedramcore_master_p1_rddata = main_k7ddrphy_dfi_p1_rddata;
assign main_litedramcore_master_p1_rddata_valid = main_k7ddrphy_dfi_p1_rddata_valid;
assign main_k7ddrphy_dfi_p2_address = main_litedramcore_master_p2_address;
assign main_k7ddrphy_dfi_p2_bank = main_litedramcore_master_p2_bank;
assign main_k7ddrphy_dfi_p2_cas_n = main_litedramcore_master_p2_cas_n;
assign main_k7ddrphy_dfi_p2_cs_n = main_litedramcore_master_p2_cs_n;
assign main_k7ddrphy_dfi_p2_ras_n = main_litedramcore_master_p2_ras_n;
assign main_k7ddrphy_dfi_p2_we_n = main_litedramcore_master_p2_we_n;
assign main_k7ddrphy_dfi_p2_cke = main_litedramcore_master_p2_cke;
assign main_k7ddrphy_dfi_p2_odt = main_litedramcore_master_p2_odt;
assign main_k7ddrphy_dfi_p2_reset_n = main_litedramcore_master_p2_reset_n;
assign main_k7ddrphy_dfi_p2_act_n = main_litedramcore_master_p2_act_n;
assign main_k7ddrphy_dfi_p2_wrdata = main_litedramcore_master_p2_wrdata;
assign main_k7ddrphy_dfi_p2_wrdata_en = main_litedramcore_master_p2_wrdata_en;
assign main_k7ddrphy_dfi_p2_wrdata_mask = main_litedramcore_master_p2_wrdata_mask;
assign main_k7ddrphy_dfi_p2_rddata_en = main_litedramcore_master_p2_rddata_en;
assign main_litedramcore_master_p2_rddata = main_k7ddrphy_dfi_p2_rddata;
assign main_litedramcore_master_p2_rddata_valid = main_k7ddrphy_dfi_p2_rddata_valid;
assign main_k7ddrphy_dfi_p3_address = main_litedramcore_master_p3_address;
assign main_k7ddrphy_dfi_p3_bank = main_litedramcore_master_p3_bank;
assign main_k7ddrphy_dfi_p3_cas_n = main_litedramcore_master_p3_cas_n;
assign main_k7ddrphy_dfi_p3_cs_n = main_litedramcore_master_p3_cs_n;
assign main_k7ddrphy_dfi_p3_ras_n = main_litedramcore_master_p3_ras_n;
assign main_k7ddrphy_dfi_p3_we_n = main_litedramcore_master_p3_we_n;
assign main_k7ddrphy_dfi_p3_cke = main_litedramcore_master_p3_cke;
assign main_k7ddrphy_dfi_p3_odt = main_litedramcore_master_p3_odt;
assign main_k7ddrphy_dfi_p3_reset_n = main_litedramcore_master_p3_reset_n;
assign main_k7ddrphy_dfi_p3_act_n = main_litedramcore_master_p3_act_n;
assign main_k7ddrphy_dfi_p3_wrdata = main_litedramcore_master_p3_wrdata;
assign main_k7ddrphy_dfi_p3_wrdata_en = main_litedramcore_master_p3_wrdata_en;
assign main_k7ddrphy_dfi_p3_wrdata_mask = main_litedramcore_master_p3_wrdata_mask;
assign main_k7ddrphy_dfi_p3_rddata_en = main_litedramcore_master_p3_rddata_en;
assign main_litedramcore_master_p3_rddata = main_k7ddrphy_dfi_p3_rddata;
assign main_litedramcore_master_p3_rddata_valid = main_k7ddrphy_dfi_p3_rddata_valid;
assign main_litedramcore_slave_p0_address = main_litedramcore_dfi_p0_address;
assign main_litedramcore_slave_p0_bank = main_litedramcore_dfi_p0_bank;
assign main_litedramcore_slave_p0_cas_n = main_litedramcore_dfi_p0_cas_n;
assign main_litedramcore_slave_p0_cs_n = main_litedramcore_dfi_p0_cs_n;
assign main_litedramcore_slave_p0_ras_n = main_litedramcore_dfi_p0_ras_n;
assign main_litedramcore_slave_p0_we_n = main_litedramcore_dfi_p0_we_n;
assign main_litedramcore_slave_p0_cke = main_litedramcore_dfi_p0_cke;
assign main_litedramcore_slave_p0_odt = main_litedramcore_dfi_p0_odt;
assign main_litedramcore_slave_p0_reset_n = main_litedramcore_dfi_p0_reset_n;
assign main_litedramcore_slave_p0_act_n = main_litedramcore_dfi_p0_act_n;
assign main_litedramcore_slave_p0_wrdata = main_litedramcore_dfi_p0_wrdata;
assign main_litedramcore_slave_p0_wrdata_en = main_litedramcore_dfi_p0_wrdata_en;
assign main_litedramcore_slave_p0_wrdata_mask = main_litedramcore_dfi_p0_wrdata_mask;
assign main_litedramcore_slave_p0_rddata_en = main_litedramcore_dfi_p0_rddata_en;
assign main_litedramcore_dfi_p0_rddata = main_litedramcore_slave_p0_rddata;
assign main_litedramcore_dfi_p0_rddata_valid = main_litedramcore_slave_p0_rddata_valid;
assign main_litedramcore_slave_p1_address = main_litedramcore_dfi_p1_address;
assign main_litedramcore_slave_p1_bank = main_litedramcore_dfi_p1_bank;
assign main_litedramcore_slave_p1_cas_n = main_litedramcore_dfi_p1_cas_n;
assign main_litedramcore_slave_p1_cs_n = main_litedramcore_dfi_p1_cs_n;
assign main_litedramcore_slave_p1_ras_n = main_litedramcore_dfi_p1_ras_n;
assign main_litedramcore_slave_p1_we_n = main_litedramcore_dfi_p1_we_n;
assign main_litedramcore_slave_p1_cke = main_litedramcore_dfi_p1_cke;
assign main_litedramcore_slave_p1_odt = main_litedramcore_dfi_p1_odt;
assign main_litedramcore_slave_p1_reset_n = main_litedramcore_dfi_p1_reset_n;
assign main_litedramcore_slave_p1_act_n = main_litedramcore_dfi_p1_act_n;
assign main_litedramcore_slave_p1_wrdata = main_litedramcore_dfi_p1_wrdata;
assign main_litedramcore_slave_p1_wrdata_en = main_litedramcore_dfi_p1_wrdata_en;
assign main_litedramcore_slave_p1_wrdata_mask = main_litedramcore_dfi_p1_wrdata_mask;
assign main_litedramcore_slave_p1_rddata_en = main_litedramcore_dfi_p1_rddata_en;
assign main_litedramcore_dfi_p1_rddata = main_litedramcore_slave_p1_rddata;
assign main_litedramcore_dfi_p1_rddata_valid = main_litedramcore_slave_p1_rddata_valid;
assign main_litedramcore_slave_p2_address = main_litedramcore_dfi_p2_address;
assign main_litedramcore_slave_p2_bank = main_litedramcore_dfi_p2_bank;
assign main_litedramcore_slave_p2_cas_n = main_litedramcore_dfi_p2_cas_n;
assign main_litedramcore_slave_p2_cs_n = main_litedramcore_dfi_p2_cs_n;
assign main_litedramcore_slave_p2_ras_n = main_litedramcore_dfi_p2_ras_n;
assign main_litedramcore_slave_p2_we_n = main_litedramcore_dfi_p2_we_n;
assign main_litedramcore_slave_p2_cke = main_litedramcore_dfi_p2_cke;
assign main_litedramcore_slave_p2_odt = main_litedramcore_dfi_p2_odt;
assign main_litedramcore_slave_p2_reset_n = main_litedramcore_dfi_p2_reset_n;
assign main_litedramcore_slave_p2_act_n = main_litedramcore_dfi_p2_act_n;
assign main_litedramcore_slave_p2_wrdata = main_litedramcore_dfi_p2_wrdata;
assign main_litedramcore_slave_p2_wrdata_en = main_litedramcore_dfi_p2_wrdata_en;
assign main_litedramcore_slave_p2_wrdata_mask = main_litedramcore_dfi_p2_wrdata_mask;
assign main_litedramcore_slave_p2_rddata_en = main_litedramcore_dfi_p2_rddata_en;
assign main_litedramcore_dfi_p2_rddata = main_litedramcore_slave_p2_rddata;
assign main_litedramcore_dfi_p2_rddata_valid = main_litedramcore_slave_p2_rddata_valid;
assign main_litedramcore_slave_p3_address = main_litedramcore_dfi_p3_address;
assign main_litedramcore_slave_p3_bank = main_litedramcore_dfi_p3_bank;
assign main_litedramcore_slave_p3_cas_n = main_litedramcore_dfi_p3_cas_n;
assign main_litedramcore_slave_p3_cs_n = main_litedramcore_dfi_p3_cs_n;
assign main_litedramcore_slave_p3_ras_n = main_litedramcore_dfi_p3_ras_n;
assign main_litedramcore_slave_p3_we_n = main_litedramcore_dfi_p3_we_n;
assign main_litedramcore_slave_p3_cke = main_litedramcore_dfi_p3_cke;
assign main_litedramcore_slave_p3_odt = main_litedramcore_dfi_p3_odt;
assign main_litedramcore_slave_p3_reset_n = main_litedramcore_dfi_p3_reset_n;
assign main_litedramcore_slave_p3_act_n = main_litedramcore_dfi_p3_act_n;
assign main_litedramcore_slave_p3_wrdata = main_litedramcore_dfi_p3_wrdata;
assign main_litedramcore_slave_p3_wrdata_en = main_litedramcore_dfi_p3_wrdata_en;
assign main_litedramcore_slave_p3_wrdata_mask = main_litedramcore_dfi_p3_wrdata_mask;
assign main_litedramcore_slave_p3_rddata_en = main_litedramcore_dfi_p3_rddata_en;
assign main_litedramcore_dfi_p3_rddata = main_litedramcore_slave_p3_rddata;
assign main_litedramcore_dfi_p3_rddata_valid = main_litedramcore_slave_p3_rddata_valid;

// synthesis translate_off
reg dummy_d_42;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_address <= 15'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_address <= main_litedramcore_slave_p0_address;
	end else begin
		main_litedramcore_master_p0_address <= main_litedramcore_inti_p0_address;
	end
// synthesis translate_off
	dummy_d_42 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_43;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_bank <= 3'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_bank <= main_litedramcore_slave_p0_bank;
	end else begin
		main_litedramcore_master_p0_bank <= main_litedramcore_inti_p0_bank;
	end
// synthesis translate_off
	dummy_d_43 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_44;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_cas_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_cas_n <= main_litedramcore_slave_p0_cas_n;
	end else begin
		main_litedramcore_master_p0_cas_n <= main_litedramcore_inti_p0_cas_n;
	end
// synthesis translate_off
	dummy_d_44 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_45;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_cs_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_cs_n <= main_litedramcore_slave_p0_cs_n;
	end else begin
		main_litedramcore_master_p0_cs_n <= main_litedramcore_inti_p0_cs_n;
	end
// synthesis translate_off
	dummy_d_45 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_46;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_ras_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_ras_n <= main_litedramcore_slave_p0_ras_n;
	end else begin
		main_litedramcore_master_p0_ras_n <= main_litedramcore_inti_p0_ras_n;
	end
// synthesis translate_off
	dummy_d_46 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_47;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p0_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p0_rddata <= main_litedramcore_master_p0_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_47 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_48;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_we_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_we_n <= main_litedramcore_slave_p0_we_n;
	end else begin
		main_litedramcore_master_p0_we_n <= main_litedramcore_inti_p0_we_n;
	end
// synthesis translate_off
	dummy_d_48 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_49;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p0_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p0_rddata_valid <= main_litedramcore_master_p0_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_49 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_50;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_cke <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_cke <= main_litedramcore_slave_p0_cke;
	end else begin
		main_litedramcore_master_p0_cke <= main_litedramcore_inti_p0_cke;
	end
// synthesis translate_off
	dummy_d_50 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_51;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_odt <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_odt <= main_litedramcore_slave_p0_odt;
	end else begin
		main_litedramcore_master_p0_odt <= main_litedramcore_inti_p0_odt;
	end
// synthesis translate_off
	dummy_d_51 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_52;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_reset_n <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_reset_n <= main_litedramcore_slave_p0_reset_n;
	end else begin
		main_litedramcore_master_p0_reset_n <= main_litedramcore_inti_p0_reset_n;
	end
// synthesis translate_off
	dummy_d_52 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_53;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_act_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_act_n <= main_litedramcore_slave_p0_act_n;
	end else begin
		main_litedramcore_master_p0_act_n <= main_litedramcore_inti_p0_act_n;
	end
// synthesis translate_off
	dummy_d_53 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_54;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_wrdata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_wrdata <= main_litedramcore_slave_p0_wrdata;
	end else begin
		main_litedramcore_master_p0_wrdata <= main_litedramcore_inti_p0_wrdata;
	end
// synthesis translate_off
	dummy_d_54 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_55;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p1_rddata <= main_litedramcore_master_p1_rddata;
	end
// synthesis translate_off
	dummy_d_55 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_56;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_wrdata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_wrdata_en <= main_litedramcore_slave_p0_wrdata_en;
	end else begin
		main_litedramcore_master_p0_wrdata_en <= main_litedramcore_inti_p0_wrdata_en;
	end
// synthesis translate_off
	dummy_d_56 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_57;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p1_rddata_valid <= main_litedramcore_master_p1_rddata_valid;
	end
// synthesis translate_off
	dummy_d_57 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_58;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_wrdata_mask <= 8'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_wrdata_mask <= main_litedramcore_slave_p0_wrdata_mask;
	end else begin
		main_litedramcore_master_p0_wrdata_mask <= main_litedramcore_inti_p0_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_58 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_59;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p0_rddata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p0_rddata_en <= main_litedramcore_slave_p0_rddata_en;
	end else begin
		main_litedramcore_master_p0_rddata_en <= main_litedramcore_inti_p0_rddata_en;
	end
// synthesis translate_off
	dummy_d_59 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_60;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_address <= 15'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_address <= main_litedramcore_slave_p1_address;
	end else begin
		main_litedramcore_master_p1_address <= main_litedramcore_inti_p1_address;
	end
// synthesis translate_off
	dummy_d_60 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_61;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p0_rddata <= main_litedramcore_master_p0_rddata;
	end
// synthesis translate_off
	dummy_d_61 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_62;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_bank <= 3'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_bank <= main_litedramcore_slave_p1_bank;
	end else begin
		main_litedramcore_master_p1_bank <= main_litedramcore_inti_p1_bank;
	end
// synthesis translate_off
	dummy_d_62 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_63;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_cas_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_cas_n <= main_litedramcore_slave_p1_cas_n;
	end else begin
		main_litedramcore_master_p1_cas_n <= main_litedramcore_inti_p1_cas_n;
	end
// synthesis translate_off
	dummy_d_63 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_64;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_cs_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_cs_n <= main_litedramcore_slave_p1_cs_n;
	end else begin
		main_litedramcore_master_p1_cs_n <= main_litedramcore_inti_p1_cs_n;
	end
// synthesis translate_off
	dummy_d_64 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_65;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_ras_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_ras_n <= main_litedramcore_slave_p1_ras_n;
	end else begin
		main_litedramcore_master_p1_ras_n <= main_litedramcore_inti_p1_ras_n;
	end
// synthesis translate_off
	dummy_d_65 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_66;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p1_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p1_rddata <= main_litedramcore_master_p1_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_66 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_67;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_we_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_we_n <= main_litedramcore_slave_p1_we_n;
	end else begin
		main_litedramcore_master_p1_we_n <= main_litedramcore_inti_p1_we_n;
	end
// synthesis translate_off
	dummy_d_67 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_68;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p1_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p1_rddata_valid <= main_litedramcore_master_p1_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_68 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_69;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_cke <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_cke <= main_litedramcore_slave_p1_cke;
	end else begin
		main_litedramcore_master_p1_cke <= main_litedramcore_inti_p1_cke;
	end
// synthesis translate_off
	dummy_d_69 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_70;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p0_rddata_valid <= main_litedramcore_master_p0_rddata_valid;
	end
// synthesis translate_off
	dummy_d_70 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_71;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_odt <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_odt <= main_litedramcore_slave_p1_odt;
	end else begin
		main_litedramcore_master_p1_odt <= main_litedramcore_inti_p1_odt;
	end
// synthesis translate_off
	dummy_d_71 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_72;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_reset_n <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_reset_n <= main_litedramcore_slave_p1_reset_n;
	end else begin
		main_litedramcore_master_p1_reset_n <= main_litedramcore_inti_p1_reset_n;
	end
// synthesis translate_off
	dummy_d_72 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_73;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_act_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_act_n <= main_litedramcore_slave_p1_act_n;
	end else begin
		main_litedramcore_master_p1_act_n <= main_litedramcore_inti_p1_act_n;
	end
// synthesis translate_off
	dummy_d_73 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_74;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_wrdata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_wrdata <= main_litedramcore_slave_p1_wrdata;
	end else begin
		main_litedramcore_master_p1_wrdata <= main_litedramcore_inti_p1_wrdata;
	end
// synthesis translate_off
	dummy_d_74 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_75;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p2_rddata <= main_litedramcore_master_p2_rddata;
	end
// synthesis translate_off
	dummy_d_75 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_76;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_wrdata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_wrdata_en <= main_litedramcore_slave_p1_wrdata_en;
	end else begin
		main_litedramcore_master_p1_wrdata_en <= main_litedramcore_inti_p1_wrdata_en;
	end
// synthesis translate_off
	dummy_d_76 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_77;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p2_rddata_valid <= main_litedramcore_master_p2_rddata_valid;
	end
// synthesis translate_off
	dummy_d_77 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_78;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_wrdata_mask <= 8'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_wrdata_mask <= main_litedramcore_slave_p1_wrdata_mask;
	end else begin
		main_litedramcore_master_p1_wrdata_mask <= main_litedramcore_inti_p1_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_78 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_79;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p1_rddata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p1_rddata_en <= main_litedramcore_slave_p1_rddata_en;
	end else begin
		main_litedramcore_master_p1_rddata_en <= main_litedramcore_inti_p1_rddata_en;
	end
// synthesis translate_off
	dummy_d_79 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_80;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_address <= 15'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_address <= main_litedramcore_slave_p2_address;
	end else begin
		main_litedramcore_master_p2_address <= main_litedramcore_inti_p2_address;
	end
// synthesis translate_off
	dummy_d_80 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_81;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_bank <= 3'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_bank <= main_litedramcore_slave_p2_bank;
	end else begin
		main_litedramcore_master_p2_bank <= main_litedramcore_inti_p2_bank;
	end
// synthesis translate_off
	dummy_d_81 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_82;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_cas_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_cas_n <= main_litedramcore_slave_p2_cas_n;
	end else begin
		main_litedramcore_master_p2_cas_n <= main_litedramcore_inti_p2_cas_n;
	end
// synthesis translate_off
	dummy_d_82 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_83;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_cs_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_cs_n <= main_litedramcore_slave_p2_cs_n;
	end else begin
		main_litedramcore_master_p2_cs_n <= main_litedramcore_inti_p2_cs_n;
	end
// synthesis translate_off
	dummy_d_83 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_84;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_ras_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_ras_n <= main_litedramcore_slave_p2_ras_n;
	end else begin
		main_litedramcore_master_p2_ras_n <= main_litedramcore_inti_p2_ras_n;
	end
// synthesis translate_off
	dummy_d_84 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_85;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p2_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p2_rddata <= main_litedramcore_master_p2_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_85 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_86;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_we_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_we_n <= main_litedramcore_slave_p2_we_n;
	end else begin
		main_litedramcore_master_p2_we_n <= main_litedramcore_inti_p2_we_n;
	end
// synthesis translate_off
	dummy_d_86 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_87;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p2_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p2_rddata_valid <= main_litedramcore_master_p2_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_87 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_88;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_cke <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_cke <= main_litedramcore_slave_p2_cke;
	end else begin
		main_litedramcore_master_p2_cke <= main_litedramcore_inti_p2_cke;
	end
// synthesis translate_off
	dummy_d_88 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_89;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_odt <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_odt <= main_litedramcore_slave_p2_odt;
	end else begin
		main_litedramcore_master_p2_odt <= main_litedramcore_inti_p2_odt;
	end
// synthesis translate_off
	dummy_d_89 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_90;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_reset_n <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_reset_n <= main_litedramcore_slave_p2_reset_n;
	end else begin
		main_litedramcore_master_p2_reset_n <= main_litedramcore_inti_p2_reset_n;
	end
// synthesis translate_off
	dummy_d_90 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_91;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_act_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_act_n <= main_litedramcore_slave_p2_act_n;
	end else begin
		main_litedramcore_master_p2_act_n <= main_litedramcore_inti_p2_act_n;
	end
// synthesis translate_off
	dummy_d_91 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_92;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_wrdata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_wrdata <= main_litedramcore_slave_p2_wrdata;
	end else begin
		main_litedramcore_master_p2_wrdata <= main_litedramcore_inti_p2_wrdata;
	end
// synthesis translate_off
	dummy_d_92 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_93;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p3_rddata <= main_litedramcore_master_p3_rddata;
	end
// synthesis translate_off
	dummy_d_93 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_94;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_wrdata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_wrdata_en <= main_litedramcore_slave_p2_wrdata_en;
	end else begin
		main_litedramcore_master_p2_wrdata_en <= main_litedramcore_inti_p2_wrdata_en;
	end
// synthesis translate_off
	dummy_d_94 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_95;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
	end else begin
		main_litedramcore_inti_p3_rddata_valid <= main_litedramcore_master_p3_rddata_valid;
	end
// synthesis translate_off
	dummy_d_95 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_96;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_wrdata_mask <= 8'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_wrdata_mask <= main_litedramcore_slave_p2_wrdata_mask;
	end else begin
		main_litedramcore_master_p2_wrdata_mask <= main_litedramcore_inti_p2_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_96 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_97;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p2_rddata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p2_rddata_en <= main_litedramcore_slave_p2_rddata_en;
	end else begin
		main_litedramcore_master_p2_rddata_en <= main_litedramcore_inti_p2_rddata_en;
	end
// synthesis translate_off
	dummy_d_97 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_98;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_address <= 15'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_address <= main_litedramcore_slave_p3_address;
	end else begin
		main_litedramcore_master_p3_address <= main_litedramcore_inti_p3_address;
	end
// synthesis translate_off
	dummy_d_98 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_99;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_bank <= 3'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_bank <= main_litedramcore_slave_p3_bank;
	end else begin
		main_litedramcore_master_p3_bank <= main_litedramcore_inti_p3_bank;
	end
// synthesis translate_off
	dummy_d_99 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_100;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_cas_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_cas_n <= main_litedramcore_slave_p3_cas_n;
	end else begin
		main_litedramcore_master_p3_cas_n <= main_litedramcore_inti_p3_cas_n;
	end
// synthesis translate_off
	dummy_d_100 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_101;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_cs_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_cs_n <= main_litedramcore_slave_p3_cs_n;
	end else begin
		main_litedramcore_master_p3_cs_n <= main_litedramcore_inti_p3_cs_n;
	end
// synthesis translate_off
	dummy_d_101 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_102;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_ras_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_ras_n <= main_litedramcore_slave_p3_ras_n;
	end else begin
		main_litedramcore_master_p3_ras_n <= main_litedramcore_inti_p3_ras_n;
	end
// synthesis translate_off
	dummy_d_102 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_103;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p3_rddata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p3_rddata <= main_litedramcore_master_p3_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_103 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_104;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_we_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_we_n <= main_litedramcore_slave_p3_we_n;
	end else begin
		main_litedramcore_master_p3_we_n <= main_litedramcore_inti_p3_we_n;
	end
// synthesis translate_off
	dummy_d_104 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_105;
// synthesis translate_on
always @(*) begin
	main_litedramcore_slave_p3_rddata_valid <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_slave_p3_rddata_valid <= main_litedramcore_master_p3_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_105 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_106;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_cke <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_cke <= main_litedramcore_slave_p3_cke;
	end else begin
		main_litedramcore_master_p3_cke <= main_litedramcore_inti_p3_cke;
	end
// synthesis translate_off
	dummy_d_106 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_107;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_odt <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_odt <= main_litedramcore_slave_p3_odt;
	end else begin
		main_litedramcore_master_p3_odt <= main_litedramcore_inti_p3_odt;
	end
// synthesis translate_off
	dummy_d_107 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_108;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_reset_n <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_reset_n <= main_litedramcore_slave_p3_reset_n;
	end else begin
		main_litedramcore_master_p3_reset_n <= main_litedramcore_inti_p3_reset_n;
	end
// synthesis translate_off
	dummy_d_108 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_109;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_act_n <= 1'd1;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_act_n <= main_litedramcore_slave_p3_act_n;
	end else begin
		main_litedramcore_master_p3_act_n <= main_litedramcore_inti_p3_act_n;
	end
// synthesis translate_off
	dummy_d_109 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_110;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_wrdata <= 64'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_wrdata <= main_litedramcore_slave_p3_wrdata;
	end else begin
		main_litedramcore_master_p3_wrdata <= main_litedramcore_inti_p3_wrdata;
	end
// synthesis translate_off
	dummy_d_110 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_111;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_wrdata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_wrdata_en <= main_litedramcore_slave_p3_wrdata_en;
	end else begin
		main_litedramcore_master_p3_wrdata_en <= main_litedramcore_inti_p3_wrdata_en;
	end
// synthesis translate_off
	dummy_d_111 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_112;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_wrdata_mask <= 8'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_wrdata_mask <= main_litedramcore_slave_p3_wrdata_mask;
	end else begin
		main_litedramcore_master_p3_wrdata_mask <= main_litedramcore_inti_p3_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_112 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_113;
// synthesis translate_on
always @(*) begin
	main_litedramcore_master_p3_rddata_en <= 1'd0;
	if (main_litedramcore_sel) begin
		main_litedramcore_master_p3_rddata_en <= main_litedramcore_slave_p3_rddata_en;
	end else begin
		main_litedramcore_master_p3_rddata_en <= main_litedramcore_inti_p3_rddata_en;
	end
// synthesis translate_off
	dummy_d_113 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_inti_p0_cke = main_litedramcore_cke;
assign main_litedramcore_inti_p1_cke = main_litedramcore_cke;
assign main_litedramcore_inti_p2_cke = main_litedramcore_cke;
assign main_litedramcore_inti_p3_cke = main_litedramcore_cke;
assign main_litedramcore_inti_p0_odt = main_litedramcore_odt;
assign main_litedramcore_inti_p1_odt = main_litedramcore_odt;
assign main_litedramcore_inti_p2_odt = main_litedramcore_odt;
assign main_litedramcore_inti_p3_odt = main_litedramcore_odt;
assign main_litedramcore_inti_p0_reset_n = main_litedramcore_reset_n;
assign main_litedramcore_inti_p1_reset_n = main_litedramcore_reset_n;
assign main_litedramcore_inti_p2_reset_n = main_litedramcore_reset_n;
assign main_litedramcore_inti_p3_reset_n = main_litedramcore_reset_n;

// synthesis translate_off
reg dummy_d_114;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_cs_n <= 1'd1;
	if (main_litedramcore_phaseinjector0_command_issue_re) begin
		main_litedramcore_inti_p0_cs_n <= {1{(~main_litedramcore_phaseinjector0_command_storage[0])}};
	end else begin
		main_litedramcore_inti_p0_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_114 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_115;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_ras_n <= 1'd1;
	if (main_litedramcore_phaseinjector0_command_issue_re) begin
		main_litedramcore_inti_p0_ras_n <= (~main_litedramcore_phaseinjector0_command_storage[3]);
	end else begin
		main_litedramcore_inti_p0_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_115 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_116;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_we_n <= 1'd1;
	if (main_litedramcore_phaseinjector0_command_issue_re) begin
		main_litedramcore_inti_p0_we_n <= (~main_litedramcore_phaseinjector0_command_storage[1]);
	end else begin
		main_litedramcore_inti_p0_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_116 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_117;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p0_cas_n <= 1'd1;
	if (main_litedramcore_phaseinjector0_command_issue_re) begin
		main_litedramcore_inti_p0_cas_n <= (~main_litedramcore_phaseinjector0_command_storage[2]);
	end else begin
		main_litedramcore_inti_p0_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_117 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_inti_p0_address = main_litedramcore_phaseinjector0_address_storage;
assign main_litedramcore_inti_p0_bank = main_litedramcore_phaseinjector0_baddress_storage;
assign main_litedramcore_inti_p0_wrdata_en = (main_litedramcore_phaseinjector0_command_issue_re & main_litedramcore_phaseinjector0_command_storage[4]);
assign main_litedramcore_inti_p0_rddata_en = (main_litedramcore_phaseinjector0_command_issue_re & main_litedramcore_phaseinjector0_command_storage[5]);
assign main_litedramcore_inti_p0_wrdata = main_litedramcore_phaseinjector0_wrdata_storage;
assign main_litedramcore_inti_p0_wrdata_mask = 1'd0;

// synthesis translate_off
reg dummy_d_118;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_cs_n <= 1'd1;
	if (main_litedramcore_phaseinjector1_command_issue_re) begin
		main_litedramcore_inti_p1_cs_n <= {1{(~main_litedramcore_phaseinjector1_command_storage[0])}};
	end else begin
		main_litedramcore_inti_p1_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_118 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_119;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_ras_n <= 1'd1;
	if (main_litedramcore_phaseinjector1_command_issue_re) begin
		main_litedramcore_inti_p1_ras_n <= (~main_litedramcore_phaseinjector1_command_storage[3]);
	end else begin
		main_litedramcore_inti_p1_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_119 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_120;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_we_n <= 1'd1;
	if (main_litedramcore_phaseinjector1_command_issue_re) begin
		main_litedramcore_inti_p1_we_n <= (~main_litedramcore_phaseinjector1_command_storage[1]);
	end else begin
		main_litedramcore_inti_p1_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_120 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_121;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p1_cas_n <= 1'd1;
	if (main_litedramcore_phaseinjector1_command_issue_re) begin
		main_litedramcore_inti_p1_cas_n <= (~main_litedramcore_phaseinjector1_command_storage[2]);
	end else begin
		main_litedramcore_inti_p1_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_121 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_inti_p1_address = main_litedramcore_phaseinjector1_address_storage;
assign main_litedramcore_inti_p1_bank = main_litedramcore_phaseinjector1_baddress_storage;
assign main_litedramcore_inti_p1_wrdata_en = (main_litedramcore_phaseinjector1_command_issue_re & main_litedramcore_phaseinjector1_command_storage[4]);
assign main_litedramcore_inti_p1_rddata_en = (main_litedramcore_phaseinjector1_command_issue_re & main_litedramcore_phaseinjector1_command_storage[5]);
assign main_litedramcore_inti_p1_wrdata = main_litedramcore_phaseinjector1_wrdata_storage;
assign main_litedramcore_inti_p1_wrdata_mask = 1'd0;

// synthesis translate_off
reg dummy_d_122;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_cs_n <= 1'd1;
	if (main_litedramcore_phaseinjector2_command_issue_re) begin
		main_litedramcore_inti_p2_cs_n <= {1{(~main_litedramcore_phaseinjector2_command_storage[0])}};
	end else begin
		main_litedramcore_inti_p2_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_122 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_123;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_ras_n <= 1'd1;
	if (main_litedramcore_phaseinjector2_command_issue_re) begin
		main_litedramcore_inti_p2_ras_n <= (~main_litedramcore_phaseinjector2_command_storage[3]);
	end else begin
		main_litedramcore_inti_p2_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_123 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_124;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_we_n <= 1'd1;
	if (main_litedramcore_phaseinjector2_command_issue_re) begin
		main_litedramcore_inti_p2_we_n <= (~main_litedramcore_phaseinjector2_command_storage[1]);
	end else begin
		main_litedramcore_inti_p2_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_124 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_125;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p2_cas_n <= 1'd1;
	if (main_litedramcore_phaseinjector2_command_issue_re) begin
		main_litedramcore_inti_p2_cas_n <= (~main_litedramcore_phaseinjector2_command_storage[2]);
	end else begin
		main_litedramcore_inti_p2_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_125 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_inti_p2_address = main_litedramcore_phaseinjector2_address_storage;
assign main_litedramcore_inti_p2_bank = main_litedramcore_phaseinjector2_baddress_storage;
assign main_litedramcore_inti_p2_wrdata_en = (main_litedramcore_phaseinjector2_command_issue_re & main_litedramcore_phaseinjector2_command_storage[4]);
assign main_litedramcore_inti_p2_rddata_en = (main_litedramcore_phaseinjector2_command_issue_re & main_litedramcore_phaseinjector2_command_storage[5]);
assign main_litedramcore_inti_p2_wrdata = main_litedramcore_phaseinjector2_wrdata_storage;
assign main_litedramcore_inti_p2_wrdata_mask = 1'd0;

// synthesis translate_off
reg dummy_d_126;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_cs_n <= 1'd1;
	if (main_litedramcore_phaseinjector3_command_issue_re) begin
		main_litedramcore_inti_p3_cs_n <= {1{(~main_litedramcore_phaseinjector3_command_storage[0])}};
	end else begin
		main_litedramcore_inti_p3_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_126 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_127;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_ras_n <= 1'd1;
	if (main_litedramcore_phaseinjector3_command_issue_re) begin
		main_litedramcore_inti_p3_ras_n <= (~main_litedramcore_phaseinjector3_command_storage[3]);
	end else begin
		main_litedramcore_inti_p3_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_127 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_128;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_we_n <= 1'd1;
	if (main_litedramcore_phaseinjector3_command_issue_re) begin
		main_litedramcore_inti_p3_we_n <= (~main_litedramcore_phaseinjector3_command_storage[1]);
	end else begin
		main_litedramcore_inti_p3_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_128 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_129;
// synthesis translate_on
always @(*) begin
	main_litedramcore_inti_p3_cas_n <= 1'd1;
	if (main_litedramcore_phaseinjector3_command_issue_re) begin
		main_litedramcore_inti_p3_cas_n <= (~main_litedramcore_phaseinjector3_command_storage[2]);
	end else begin
		main_litedramcore_inti_p3_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_129 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_inti_p3_address = main_litedramcore_phaseinjector3_address_storage;
assign main_litedramcore_inti_p3_bank = main_litedramcore_phaseinjector3_baddress_storage;
assign main_litedramcore_inti_p3_wrdata_en = (main_litedramcore_phaseinjector3_command_issue_re & main_litedramcore_phaseinjector3_command_storage[4]);
assign main_litedramcore_inti_p3_rddata_en = (main_litedramcore_phaseinjector3_command_issue_re & main_litedramcore_phaseinjector3_command_storage[5]);
assign main_litedramcore_inti_p3_wrdata = main_litedramcore_phaseinjector3_wrdata_storage;
assign main_litedramcore_inti_p3_wrdata_mask = 1'd0;
assign main_litedramcore_bankmachine0_req_valid = main_litedramcore_interface_bank0_valid;
assign main_litedramcore_interface_bank0_ready = main_litedramcore_bankmachine0_req_ready;
assign main_litedramcore_bankmachine0_req_we = main_litedramcore_interface_bank0_we;
assign main_litedramcore_bankmachine0_req_addr = main_litedramcore_interface_bank0_addr;
assign main_litedramcore_interface_bank0_lock = main_litedramcore_bankmachine0_req_lock;
assign main_litedramcore_interface_bank0_wdata_ready = main_litedramcore_bankmachine0_req_wdata_ready;
assign main_litedramcore_interface_bank0_rdata_valid = main_litedramcore_bankmachine0_req_rdata_valid;
assign main_litedramcore_bankmachine1_req_valid = main_litedramcore_interface_bank1_valid;
assign main_litedramcore_interface_bank1_ready = main_litedramcore_bankmachine1_req_ready;
assign main_litedramcore_bankmachine1_req_we = main_litedramcore_interface_bank1_we;
assign main_litedramcore_bankmachine1_req_addr = main_litedramcore_interface_bank1_addr;
assign main_litedramcore_interface_bank1_lock = main_litedramcore_bankmachine1_req_lock;
assign main_litedramcore_interface_bank1_wdata_ready = main_litedramcore_bankmachine1_req_wdata_ready;
assign main_litedramcore_interface_bank1_rdata_valid = main_litedramcore_bankmachine1_req_rdata_valid;
assign main_litedramcore_bankmachine2_req_valid = main_litedramcore_interface_bank2_valid;
assign main_litedramcore_interface_bank2_ready = main_litedramcore_bankmachine2_req_ready;
assign main_litedramcore_bankmachine2_req_we = main_litedramcore_interface_bank2_we;
assign main_litedramcore_bankmachine2_req_addr = main_litedramcore_interface_bank2_addr;
assign main_litedramcore_interface_bank2_lock = main_litedramcore_bankmachine2_req_lock;
assign main_litedramcore_interface_bank2_wdata_ready = main_litedramcore_bankmachine2_req_wdata_ready;
assign main_litedramcore_interface_bank2_rdata_valid = main_litedramcore_bankmachine2_req_rdata_valid;
assign main_litedramcore_bankmachine3_req_valid = main_litedramcore_interface_bank3_valid;
assign main_litedramcore_interface_bank3_ready = main_litedramcore_bankmachine3_req_ready;
assign main_litedramcore_bankmachine3_req_we = main_litedramcore_interface_bank3_we;
assign main_litedramcore_bankmachine3_req_addr = main_litedramcore_interface_bank3_addr;
assign main_litedramcore_interface_bank3_lock = main_litedramcore_bankmachine3_req_lock;
assign main_litedramcore_interface_bank3_wdata_ready = main_litedramcore_bankmachine3_req_wdata_ready;
assign main_litedramcore_interface_bank3_rdata_valid = main_litedramcore_bankmachine3_req_rdata_valid;
assign main_litedramcore_bankmachine4_req_valid = main_litedramcore_interface_bank4_valid;
assign main_litedramcore_interface_bank4_ready = main_litedramcore_bankmachine4_req_ready;
assign main_litedramcore_bankmachine4_req_we = main_litedramcore_interface_bank4_we;
assign main_litedramcore_bankmachine4_req_addr = main_litedramcore_interface_bank4_addr;
assign main_litedramcore_interface_bank4_lock = main_litedramcore_bankmachine4_req_lock;
assign main_litedramcore_interface_bank4_wdata_ready = main_litedramcore_bankmachine4_req_wdata_ready;
assign main_litedramcore_interface_bank4_rdata_valid = main_litedramcore_bankmachine4_req_rdata_valid;
assign main_litedramcore_bankmachine5_req_valid = main_litedramcore_interface_bank5_valid;
assign main_litedramcore_interface_bank5_ready = main_litedramcore_bankmachine5_req_ready;
assign main_litedramcore_bankmachine5_req_we = main_litedramcore_interface_bank5_we;
assign main_litedramcore_bankmachine5_req_addr = main_litedramcore_interface_bank5_addr;
assign main_litedramcore_interface_bank5_lock = main_litedramcore_bankmachine5_req_lock;
assign main_litedramcore_interface_bank5_wdata_ready = main_litedramcore_bankmachine5_req_wdata_ready;
assign main_litedramcore_interface_bank5_rdata_valid = main_litedramcore_bankmachine5_req_rdata_valid;
assign main_litedramcore_bankmachine6_req_valid = main_litedramcore_interface_bank6_valid;
assign main_litedramcore_interface_bank6_ready = main_litedramcore_bankmachine6_req_ready;
assign main_litedramcore_bankmachine6_req_we = main_litedramcore_interface_bank6_we;
assign main_litedramcore_bankmachine6_req_addr = main_litedramcore_interface_bank6_addr;
assign main_litedramcore_interface_bank6_lock = main_litedramcore_bankmachine6_req_lock;
assign main_litedramcore_interface_bank6_wdata_ready = main_litedramcore_bankmachine6_req_wdata_ready;
assign main_litedramcore_interface_bank6_rdata_valid = main_litedramcore_bankmachine6_req_rdata_valid;
assign main_litedramcore_bankmachine7_req_valid = main_litedramcore_interface_bank7_valid;
assign main_litedramcore_interface_bank7_ready = main_litedramcore_bankmachine7_req_ready;
assign main_litedramcore_bankmachine7_req_we = main_litedramcore_interface_bank7_we;
assign main_litedramcore_bankmachine7_req_addr = main_litedramcore_interface_bank7_addr;
assign main_litedramcore_interface_bank7_lock = main_litedramcore_bankmachine7_req_lock;
assign main_litedramcore_interface_bank7_wdata_ready = main_litedramcore_bankmachine7_req_wdata_ready;
assign main_litedramcore_interface_bank7_rdata_valid = main_litedramcore_bankmachine7_req_rdata_valid;
assign main_litedramcore_timer_wait = (~main_litedramcore_timer_done0);
assign main_litedramcore_postponer_req_i = main_litedramcore_timer_done0;
assign main_litedramcore_wants_refresh = main_litedramcore_postponer_req_o;
assign main_litedramcore_wants_zqcs = main_litedramcore_zqcs_timer_done0;
assign main_litedramcore_zqcs_timer_wait = (~main_litedramcore_zqcs_executer_done);
assign main_litedramcore_timer_done1 = (main_litedramcore_timer_count1 == 1'd0);
assign main_litedramcore_timer_done0 = main_litedramcore_timer_done1;
assign main_litedramcore_timer_count0 = main_litedramcore_timer_count1;
assign main_litedramcore_sequencer_start1 = (main_litedramcore_sequencer_start0 | (main_litedramcore_sequencer_count != 1'd0));
assign main_litedramcore_sequencer_done0 = (main_litedramcore_sequencer_done1 & (main_litedramcore_sequencer_count == 1'd0));
assign main_litedramcore_zqcs_timer_done1 = (main_litedramcore_zqcs_timer_count1 == 1'd0);
assign main_litedramcore_zqcs_timer_done0 = main_litedramcore_zqcs_timer_done1;
assign main_litedramcore_zqcs_timer_count0 = main_litedramcore_zqcs_timer_count1;

// synthesis translate_off
reg dummy_d_130;
// synthesis translate_on
always @(*) begin
	builder_refresher_next_state <= 2'd0;
	builder_refresher_next_state <= builder_refresher_state;
	case (builder_refresher_state)
		1'd1: begin
			if (main_litedramcore_cmd_ready) begin
				builder_refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (main_litedramcore_sequencer_done0) begin
				if (main_litedramcore_wants_zqcs) begin
					builder_refresher_next_state <= 2'd3;
				end else begin
					builder_refresher_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			if (main_litedramcore_zqcs_executer_done) begin
				builder_refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (main_litedramcore_wants_refresh) begin
					builder_refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_130 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_131;
// synthesis translate_on
always @(*) begin
	main_litedramcore_sequencer_start0 <= 1'd0;
	case (builder_refresher_state)
		1'd1: begin
			if (main_litedramcore_cmd_ready) begin
				main_litedramcore_sequencer_start0 <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_131 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_132;
// synthesis translate_on
always @(*) begin
	main_litedramcore_cmd_valid <= 1'd0;
	case (builder_refresher_state)
		1'd1: begin
			main_litedramcore_cmd_valid <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_cmd_valid <= 1'd1;
			if (main_litedramcore_sequencer_done0) begin
				if (main_litedramcore_wants_zqcs) begin
				end else begin
					main_litedramcore_cmd_valid <= 1'd0;
				end
			end
		end
		2'd3: begin
			main_litedramcore_cmd_valid <= 1'd1;
			if (main_litedramcore_zqcs_executer_done) begin
				main_litedramcore_cmd_valid <= 1'd0;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_132 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_133;
// synthesis translate_on
always @(*) begin
	main_litedramcore_zqcs_executer_start <= 1'd0;
	case (builder_refresher_state)
		1'd1: begin
		end
		2'd2: begin
			if (main_litedramcore_sequencer_done0) begin
				if (main_litedramcore_wants_zqcs) begin
					main_litedramcore_zqcs_executer_start <= 1'd1;
				end else begin
				end
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_133 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_134;
// synthesis translate_on
always @(*) begin
	main_litedramcore_cmd_last <= 1'd0;
	case (builder_refresher_state)
		1'd1: begin
		end
		2'd2: begin
			if (main_litedramcore_sequencer_done0) begin
				if (main_litedramcore_wants_zqcs) begin
				end else begin
					main_litedramcore_cmd_last <= 1'd1;
				end
			end
		end
		2'd3: begin
			if (main_litedramcore_zqcs_executer_done) begin
				main_litedramcore_cmd_last <= 1'd1;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_134 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine0_req_valid;
assign main_litedramcore_bankmachine0_req_ready = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine0_req_we;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine0_req_addr;
assign main_litedramcore_bankmachine0_cmd_buffer_sink_valid = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine0_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine0_cmd_buffer_sink_first = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine0_cmd_buffer_sink_last = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine0_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine0_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine0_cmd_buffer_source_ready = (main_litedramcore_bankmachine0_req_wdata_ready | main_litedramcore_bankmachine0_req_rdata_valid);
assign main_litedramcore_bankmachine0_req_lock = (main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine0_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine0_row_hit = (main_litedramcore_bankmachine0_row == main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine0_cmd_payload_ba = 1'd0;

// synthesis translate_off
reg dummy_d_135;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine0_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine0_cmd_payload_a <= main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine0_cmd_payload_a <= ((main_litedramcore_bankmachine0_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_135 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine0_twtpcon_valid = ((main_litedramcore_bankmachine0_cmd_valid & main_litedramcore_bankmachine0_cmd_ready) & main_litedramcore_bankmachine0_cmd_payload_is_write);
assign main_litedramcore_bankmachine0_trccon_valid = ((main_litedramcore_bankmachine0_cmd_valid & main_litedramcore_bankmachine0_cmd_ready) & main_litedramcore_bankmachine0_row_open);
assign main_litedramcore_bankmachine0_trascon_valid = ((main_litedramcore_bankmachine0_cmd_valid & main_litedramcore_bankmachine0_cmd_ready) & main_litedramcore_bankmachine0_row_open);

// synthesis translate_off
reg dummy_d_136;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine0_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine0_auto_precharge <= (main_litedramcore_bankmachine0_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_136 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign {main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign {main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign {main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_litedramcore_bankmachine0_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_137;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine0_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_137 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_litedramcore_bankmachine0_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine0_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_litedramcore_bankmachine0_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_litedramcore_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine0_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine0_cmd_buffer_source_valid) | main_litedramcore_bankmachine0_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_138;
// synthesis translate_on
always @(*) begin
	builder_bankmachine0_next_state <= 4'd0;
	builder_bankmachine0_next_state <= builder_bankmachine0_state;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				if (main_litedramcore_bankmachine0_cmd_ready) begin
					builder_bankmachine0_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				builder_bankmachine0_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				if (main_litedramcore_bankmachine0_cmd_ready) begin
					builder_bankmachine0_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine0_refresh_req)) begin
				builder_bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine0_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine0_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine0_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
				builder_bankmachine0_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if ((main_litedramcore_bankmachine0_cmd_ready & main_litedramcore_bankmachine0_auto_precharge)) begin
								builder_bankmachine0_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine0_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_138 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_139;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							main_litedramcore_bankmachine0_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_139 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_140;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				main_litedramcore_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				main_litedramcore_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_140 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_141;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_we <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				main_litedramcore_bankmachine0_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if (main_litedramcore_bankmachine0_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_141 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_142;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				main_litedramcore_bankmachine0_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_142 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_143;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				main_litedramcore_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				main_litedramcore_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine0_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_143 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_144;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if (main_litedramcore_bankmachine0_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_144 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_145;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if (main_litedramcore_bankmachine0_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine0_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_145 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_146;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_req_wdata_ready <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if (main_litedramcore_bankmachine0_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine0_req_wdata_ready <= main_litedramcore_bankmachine0_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_146 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_147;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_req_rdata_valid <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							if (main_litedramcore_bankmachine0_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine0_req_rdata_valid <= main_litedramcore_bankmachine0_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_147 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_148;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_refresh_gnt <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine0_twtpcon_ready) begin
				main_litedramcore_bankmachine0_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_148 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_149;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_valid <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine0_twtpcon_ready & main_litedramcore_bankmachine0_trascon_ready)) begin
				main_litedramcore_bankmachine0_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				main_litedramcore_bankmachine0_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine0_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine0_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine0_row_opened) begin
						if (main_litedramcore_bankmachine0_row_hit) begin
							main_litedramcore_bankmachine0_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_149 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_150;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_row_open <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine0_trccon_ready) begin
				main_litedramcore_bankmachine0_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_150 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_151;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_row_close <= 1'd0;
	case (builder_bankmachine0_state)
		1'd1: begin
			main_litedramcore_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine0_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_151 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine1_req_valid;
assign main_litedramcore_bankmachine1_req_ready = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine1_req_we;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine1_req_addr;
assign main_litedramcore_bankmachine1_cmd_buffer_sink_valid = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine1_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine1_cmd_buffer_sink_first = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine1_cmd_buffer_sink_last = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine1_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine1_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine1_cmd_buffer_source_ready = (main_litedramcore_bankmachine1_req_wdata_ready | main_litedramcore_bankmachine1_req_rdata_valid);
assign main_litedramcore_bankmachine1_req_lock = (main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine1_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine1_row_hit = (main_litedramcore_bankmachine1_row == main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine1_cmd_payload_ba = 1'd1;

// synthesis translate_off
reg dummy_d_152;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine1_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine1_cmd_payload_a <= main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine1_cmd_payload_a <= ((main_litedramcore_bankmachine1_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_152 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine1_twtpcon_valid = ((main_litedramcore_bankmachine1_cmd_valid & main_litedramcore_bankmachine1_cmd_ready) & main_litedramcore_bankmachine1_cmd_payload_is_write);
assign main_litedramcore_bankmachine1_trccon_valid = ((main_litedramcore_bankmachine1_cmd_valid & main_litedramcore_bankmachine1_cmd_ready) & main_litedramcore_bankmachine1_row_open);
assign main_litedramcore_bankmachine1_trascon_valid = ((main_litedramcore_bankmachine1_cmd_valid & main_litedramcore_bankmachine1_cmd_ready) & main_litedramcore_bankmachine1_row_open);

// synthesis translate_off
reg dummy_d_153;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine1_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine1_auto_precharge <= (main_litedramcore_bankmachine1_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_153 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_litedramcore_bankmachine1_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_154;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine1_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_154 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_litedramcore_bankmachine1_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine1_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_litedramcore_bankmachine1_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_litedramcore_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine1_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine1_cmd_buffer_source_valid) | main_litedramcore_bankmachine1_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_155;
// synthesis translate_on
always @(*) begin
	builder_bankmachine1_next_state <= 4'd0;
	builder_bankmachine1_next_state <= builder_bankmachine1_state;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				if (main_litedramcore_bankmachine1_cmd_ready) begin
					builder_bankmachine1_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				builder_bankmachine1_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				if (main_litedramcore_bankmachine1_cmd_ready) begin
					builder_bankmachine1_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine1_refresh_req)) begin
				builder_bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine1_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine1_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine1_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
				builder_bankmachine1_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if ((main_litedramcore_bankmachine1_cmd_ready & main_litedramcore_bankmachine1_auto_precharge)) begin
								builder_bankmachine1_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine1_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_155 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_156;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							main_litedramcore_bankmachine1_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_156 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_157;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				main_litedramcore_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				main_litedramcore_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_157 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_158;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_we <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				main_litedramcore_bankmachine1_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if (main_litedramcore_bankmachine1_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_158 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_159;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				main_litedramcore_bankmachine1_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_159 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_160;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				main_litedramcore_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				main_litedramcore_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine1_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_160 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_161;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if (main_litedramcore_bankmachine1_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_161 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_162;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if (main_litedramcore_bankmachine1_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine1_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_162 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_163;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_req_wdata_ready <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if (main_litedramcore_bankmachine1_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine1_req_wdata_ready <= main_litedramcore_bankmachine1_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_163 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_164;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_req_rdata_valid <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							if (main_litedramcore_bankmachine1_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine1_req_rdata_valid <= main_litedramcore_bankmachine1_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_164 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_165;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_refresh_gnt <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine1_twtpcon_ready) begin
				main_litedramcore_bankmachine1_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_165 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_166;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_valid <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine1_twtpcon_ready & main_litedramcore_bankmachine1_trascon_ready)) begin
				main_litedramcore_bankmachine1_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				main_litedramcore_bankmachine1_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine1_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine1_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine1_row_opened) begin
						if (main_litedramcore_bankmachine1_row_hit) begin
							main_litedramcore_bankmachine1_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_166 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_167;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_row_open <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine1_trccon_ready) begin
				main_litedramcore_bankmachine1_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_167 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_168;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_row_close <= 1'd0;
	case (builder_bankmachine1_state)
		1'd1: begin
			main_litedramcore_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine1_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_168 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine2_req_valid;
assign main_litedramcore_bankmachine2_req_ready = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine2_req_we;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine2_req_addr;
assign main_litedramcore_bankmachine2_cmd_buffer_sink_valid = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine2_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine2_cmd_buffer_sink_first = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine2_cmd_buffer_sink_last = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine2_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine2_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine2_cmd_buffer_source_ready = (main_litedramcore_bankmachine2_req_wdata_ready | main_litedramcore_bankmachine2_req_rdata_valid);
assign main_litedramcore_bankmachine2_req_lock = (main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine2_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine2_row_hit = (main_litedramcore_bankmachine2_row == main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine2_cmd_payload_ba = 2'd2;

// synthesis translate_off
reg dummy_d_169;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine2_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine2_cmd_payload_a <= main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine2_cmd_payload_a <= ((main_litedramcore_bankmachine2_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_169 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine2_twtpcon_valid = ((main_litedramcore_bankmachine2_cmd_valid & main_litedramcore_bankmachine2_cmd_ready) & main_litedramcore_bankmachine2_cmd_payload_is_write);
assign main_litedramcore_bankmachine2_trccon_valid = ((main_litedramcore_bankmachine2_cmd_valid & main_litedramcore_bankmachine2_cmd_ready) & main_litedramcore_bankmachine2_row_open);
assign main_litedramcore_bankmachine2_trascon_valid = ((main_litedramcore_bankmachine2_cmd_valid & main_litedramcore_bankmachine2_cmd_ready) & main_litedramcore_bankmachine2_row_open);

// synthesis translate_off
reg dummy_d_170;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine2_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine2_auto_precharge <= (main_litedramcore_bankmachine2_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_170 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign {main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign {main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign {main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_litedramcore_bankmachine2_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_171;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine2_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_171 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_litedramcore_bankmachine2_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine2_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_litedramcore_bankmachine2_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_litedramcore_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine2_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine2_cmd_buffer_source_valid) | main_litedramcore_bankmachine2_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_172;
// synthesis translate_on
always @(*) begin
	builder_bankmachine2_next_state <= 4'd0;
	builder_bankmachine2_next_state <= builder_bankmachine2_state;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				if (main_litedramcore_bankmachine2_cmd_ready) begin
					builder_bankmachine2_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				builder_bankmachine2_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				if (main_litedramcore_bankmachine2_cmd_ready) begin
					builder_bankmachine2_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine2_refresh_req)) begin
				builder_bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine2_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine2_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine2_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
				builder_bankmachine2_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if ((main_litedramcore_bankmachine2_cmd_ready & main_litedramcore_bankmachine2_auto_precharge)) begin
								builder_bankmachine2_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine2_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_172 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_173;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							main_litedramcore_bankmachine2_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_173 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_174;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				main_litedramcore_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				main_litedramcore_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_174 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_175;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_we <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				main_litedramcore_bankmachine2_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if (main_litedramcore_bankmachine2_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_175 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_176;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				main_litedramcore_bankmachine2_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_176 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_177;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				main_litedramcore_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				main_litedramcore_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine2_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_177 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_178;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if (main_litedramcore_bankmachine2_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_178 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_179;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if (main_litedramcore_bankmachine2_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine2_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_179 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_180;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_req_wdata_ready <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if (main_litedramcore_bankmachine2_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine2_req_wdata_ready <= main_litedramcore_bankmachine2_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_180 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_181;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_req_rdata_valid <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							if (main_litedramcore_bankmachine2_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine2_req_rdata_valid <= main_litedramcore_bankmachine2_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_181 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_182;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_refresh_gnt <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine2_twtpcon_ready) begin
				main_litedramcore_bankmachine2_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_182 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_183;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_valid <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine2_twtpcon_ready & main_litedramcore_bankmachine2_trascon_ready)) begin
				main_litedramcore_bankmachine2_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				main_litedramcore_bankmachine2_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine2_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine2_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine2_row_opened) begin
						if (main_litedramcore_bankmachine2_row_hit) begin
							main_litedramcore_bankmachine2_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_183 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_184;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_row_open <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine2_trccon_ready) begin
				main_litedramcore_bankmachine2_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_184 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_185;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_row_close <= 1'd0;
	case (builder_bankmachine2_state)
		1'd1: begin
			main_litedramcore_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine2_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_185 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine3_req_valid;
assign main_litedramcore_bankmachine3_req_ready = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine3_req_we;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine3_req_addr;
assign main_litedramcore_bankmachine3_cmd_buffer_sink_valid = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine3_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine3_cmd_buffer_sink_first = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine3_cmd_buffer_sink_last = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine3_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine3_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine3_cmd_buffer_source_ready = (main_litedramcore_bankmachine3_req_wdata_ready | main_litedramcore_bankmachine3_req_rdata_valid);
assign main_litedramcore_bankmachine3_req_lock = (main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine3_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine3_row_hit = (main_litedramcore_bankmachine3_row == main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine3_cmd_payload_ba = 2'd3;

// synthesis translate_off
reg dummy_d_186;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine3_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine3_cmd_payload_a <= main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine3_cmd_payload_a <= ((main_litedramcore_bankmachine3_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_186 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine3_twtpcon_valid = ((main_litedramcore_bankmachine3_cmd_valid & main_litedramcore_bankmachine3_cmd_ready) & main_litedramcore_bankmachine3_cmd_payload_is_write);
assign main_litedramcore_bankmachine3_trccon_valid = ((main_litedramcore_bankmachine3_cmd_valid & main_litedramcore_bankmachine3_cmd_ready) & main_litedramcore_bankmachine3_row_open);
assign main_litedramcore_bankmachine3_trascon_valid = ((main_litedramcore_bankmachine3_cmd_valid & main_litedramcore_bankmachine3_cmd_ready) & main_litedramcore_bankmachine3_row_open);

// synthesis translate_off
reg dummy_d_187;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine3_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine3_auto_precharge <= (main_litedramcore_bankmachine3_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_187 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_litedramcore_bankmachine3_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_188;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine3_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_188 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_litedramcore_bankmachine3_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine3_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_litedramcore_bankmachine3_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_litedramcore_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine3_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine3_cmd_buffer_source_valid) | main_litedramcore_bankmachine3_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_189;
// synthesis translate_on
always @(*) begin
	builder_bankmachine3_next_state <= 4'd0;
	builder_bankmachine3_next_state <= builder_bankmachine3_state;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				if (main_litedramcore_bankmachine3_cmd_ready) begin
					builder_bankmachine3_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				builder_bankmachine3_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				if (main_litedramcore_bankmachine3_cmd_ready) begin
					builder_bankmachine3_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine3_refresh_req)) begin
				builder_bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine3_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine3_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine3_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
				builder_bankmachine3_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if ((main_litedramcore_bankmachine3_cmd_ready & main_litedramcore_bankmachine3_auto_precharge)) begin
								builder_bankmachine3_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine3_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_189 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_190;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							main_litedramcore_bankmachine3_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_190 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_191;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				main_litedramcore_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				main_litedramcore_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_191 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_192;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_we <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				main_litedramcore_bankmachine3_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if (main_litedramcore_bankmachine3_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_192 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_193;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				main_litedramcore_bankmachine3_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_193 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_194;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				main_litedramcore_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				main_litedramcore_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine3_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_194 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_195;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if (main_litedramcore_bankmachine3_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_195 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_196;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if (main_litedramcore_bankmachine3_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine3_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_196 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_197;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_req_wdata_ready <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if (main_litedramcore_bankmachine3_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine3_req_wdata_ready <= main_litedramcore_bankmachine3_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_197 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_198;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_req_rdata_valid <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							if (main_litedramcore_bankmachine3_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine3_req_rdata_valid <= main_litedramcore_bankmachine3_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_198 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_199;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_refresh_gnt <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine3_twtpcon_ready) begin
				main_litedramcore_bankmachine3_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_199 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_200;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_valid <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine3_twtpcon_ready & main_litedramcore_bankmachine3_trascon_ready)) begin
				main_litedramcore_bankmachine3_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				main_litedramcore_bankmachine3_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine3_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine3_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine3_row_opened) begin
						if (main_litedramcore_bankmachine3_row_hit) begin
							main_litedramcore_bankmachine3_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_200 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_201;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_row_open <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine3_trccon_ready) begin
				main_litedramcore_bankmachine3_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_201 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_202;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_row_close <= 1'd0;
	case (builder_bankmachine3_state)
		1'd1: begin
			main_litedramcore_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine3_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_202 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine4_req_valid;
assign main_litedramcore_bankmachine4_req_ready = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine4_req_we;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine4_req_addr;
assign main_litedramcore_bankmachine4_cmd_buffer_sink_valid = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine4_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine4_cmd_buffer_sink_first = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine4_cmd_buffer_sink_last = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine4_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine4_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine4_cmd_buffer_source_ready = (main_litedramcore_bankmachine4_req_wdata_ready | main_litedramcore_bankmachine4_req_rdata_valid);
assign main_litedramcore_bankmachine4_req_lock = (main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine4_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine4_row_hit = (main_litedramcore_bankmachine4_row == main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine4_cmd_payload_ba = 3'd4;

// synthesis translate_off
reg dummy_d_203;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine4_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine4_cmd_payload_a <= main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine4_cmd_payload_a <= ((main_litedramcore_bankmachine4_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_203 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine4_twtpcon_valid = ((main_litedramcore_bankmachine4_cmd_valid & main_litedramcore_bankmachine4_cmd_ready) & main_litedramcore_bankmachine4_cmd_payload_is_write);
assign main_litedramcore_bankmachine4_trccon_valid = ((main_litedramcore_bankmachine4_cmd_valid & main_litedramcore_bankmachine4_cmd_ready) & main_litedramcore_bankmachine4_row_open);
assign main_litedramcore_bankmachine4_trascon_valid = ((main_litedramcore_bankmachine4_cmd_valid & main_litedramcore_bankmachine4_cmd_ready) & main_litedramcore_bankmachine4_row_open);

// synthesis translate_off
reg dummy_d_204;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine4_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine4_auto_precharge <= (main_litedramcore_bankmachine4_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_204 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign {main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign {main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign {main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = main_litedramcore_bankmachine4_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_205;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine4_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_205 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | main_litedramcore_bankmachine4_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine4_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (main_litedramcore_bankmachine4_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (main_litedramcore_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine4_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine4_cmd_buffer_source_valid) | main_litedramcore_bankmachine4_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_206;
// synthesis translate_on
always @(*) begin
	builder_bankmachine4_next_state <= 4'd0;
	builder_bankmachine4_next_state <= builder_bankmachine4_state;
	case (builder_bankmachine4_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				if (main_litedramcore_bankmachine4_cmd_ready) begin
					builder_bankmachine4_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				builder_bankmachine4_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				if (main_litedramcore_bankmachine4_cmd_ready) begin
					builder_bankmachine4_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine4_refresh_req)) begin
				builder_bankmachine4_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine4_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine4_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine4_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine4_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
				builder_bankmachine4_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if ((main_litedramcore_bankmachine4_cmd_ready & main_litedramcore_bankmachine4_auto_precharge)) begin
								builder_bankmachine4_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine4_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine4_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_206 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_207;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							main_litedramcore_bankmachine4_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_207 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_208;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				main_litedramcore_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				main_litedramcore_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_208 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_209;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_we <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				main_litedramcore_bankmachine4_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if (main_litedramcore_bankmachine4_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine4_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_209 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_210;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				main_litedramcore_bankmachine4_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_210 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_211;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				main_litedramcore_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				main_litedramcore_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine4_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_211 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_212;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if (main_litedramcore_bankmachine4_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine4_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_212 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_213;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if (main_litedramcore_bankmachine4_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine4_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_213 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_214;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_req_wdata_ready <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if (main_litedramcore_bankmachine4_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine4_req_wdata_ready <= main_litedramcore_bankmachine4_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_214 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_215;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_req_rdata_valid <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							if (main_litedramcore_bankmachine4_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine4_req_rdata_valid <= main_litedramcore_bankmachine4_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_215 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_216;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_refresh_gnt <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine4_twtpcon_ready) begin
				main_litedramcore_bankmachine4_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_216 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_217;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_valid <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine4_twtpcon_ready & main_litedramcore_bankmachine4_trascon_ready)) begin
				main_litedramcore_bankmachine4_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				main_litedramcore_bankmachine4_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine4_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine4_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine4_row_opened) begin
						if (main_litedramcore_bankmachine4_row_hit) begin
							main_litedramcore_bankmachine4_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_217 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_218;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_row_open <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine4_trccon_ready) begin
				main_litedramcore_bankmachine4_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_218 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_219;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_row_close <= 1'd0;
	case (builder_bankmachine4_state)
		1'd1: begin
			main_litedramcore_bankmachine4_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine4_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine4_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_219 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine5_req_valid;
assign main_litedramcore_bankmachine5_req_ready = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine5_req_we;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine5_req_addr;
assign main_litedramcore_bankmachine5_cmd_buffer_sink_valid = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine5_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine5_cmd_buffer_sink_first = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine5_cmd_buffer_sink_last = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine5_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine5_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine5_cmd_buffer_source_ready = (main_litedramcore_bankmachine5_req_wdata_ready | main_litedramcore_bankmachine5_req_rdata_valid);
assign main_litedramcore_bankmachine5_req_lock = (main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine5_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine5_row_hit = (main_litedramcore_bankmachine5_row == main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine5_cmd_payload_ba = 3'd5;

// synthesis translate_off
reg dummy_d_220;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine5_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine5_cmd_payload_a <= main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine5_cmd_payload_a <= ((main_litedramcore_bankmachine5_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_220 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine5_twtpcon_valid = ((main_litedramcore_bankmachine5_cmd_valid & main_litedramcore_bankmachine5_cmd_ready) & main_litedramcore_bankmachine5_cmd_payload_is_write);
assign main_litedramcore_bankmachine5_trccon_valid = ((main_litedramcore_bankmachine5_cmd_valid & main_litedramcore_bankmachine5_cmd_ready) & main_litedramcore_bankmachine5_row_open);
assign main_litedramcore_bankmachine5_trascon_valid = ((main_litedramcore_bankmachine5_cmd_valid & main_litedramcore_bankmachine5_cmd_ready) & main_litedramcore_bankmachine5_row_open);

// synthesis translate_off
reg dummy_d_221;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine5_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine5_auto_precharge <= (main_litedramcore_bankmachine5_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_221 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = main_litedramcore_bankmachine5_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_222;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine5_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_222 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | main_litedramcore_bankmachine5_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine5_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (main_litedramcore_bankmachine5_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (main_litedramcore_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine5_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine5_cmd_buffer_source_valid) | main_litedramcore_bankmachine5_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_223;
// synthesis translate_on
always @(*) begin
	builder_bankmachine5_next_state <= 4'd0;
	builder_bankmachine5_next_state <= builder_bankmachine5_state;
	case (builder_bankmachine5_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				if (main_litedramcore_bankmachine5_cmd_ready) begin
					builder_bankmachine5_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				builder_bankmachine5_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				if (main_litedramcore_bankmachine5_cmd_ready) begin
					builder_bankmachine5_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine5_refresh_req)) begin
				builder_bankmachine5_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine5_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine5_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine5_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine5_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
				builder_bankmachine5_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if ((main_litedramcore_bankmachine5_cmd_ready & main_litedramcore_bankmachine5_auto_precharge)) begin
								builder_bankmachine5_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine5_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine5_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_223 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_224;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							main_litedramcore_bankmachine5_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_224 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_225;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				main_litedramcore_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				main_litedramcore_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_225 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_226;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_we <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				main_litedramcore_bankmachine5_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if (main_litedramcore_bankmachine5_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine5_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_226 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_227;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				main_litedramcore_bankmachine5_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_227 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_228;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				main_litedramcore_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				main_litedramcore_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine5_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_228 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_229;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if (main_litedramcore_bankmachine5_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine5_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_229 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_230;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if (main_litedramcore_bankmachine5_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine5_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_230 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_231;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_req_wdata_ready <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if (main_litedramcore_bankmachine5_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine5_req_wdata_ready <= main_litedramcore_bankmachine5_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_231 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_232;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_req_rdata_valid <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							if (main_litedramcore_bankmachine5_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine5_req_rdata_valid <= main_litedramcore_bankmachine5_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_232 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_233;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_refresh_gnt <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine5_twtpcon_ready) begin
				main_litedramcore_bankmachine5_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_233 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_234;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_valid <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine5_twtpcon_ready & main_litedramcore_bankmachine5_trascon_ready)) begin
				main_litedramcore_bankmachine5_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				main_litedramcore_bankmachine5_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine5_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine5_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine5_row_opened) begin
						if (main_litedramcore_bankmachine5_row_hit) begin
							main_litedramcore_bankmachine5_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_234 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_235;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_row_open <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine5_trccon_ready) begin
				main_litedramcore_bankmachine5_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_235 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_236;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_row_close <= 1'd0;
	case (builder_bankmachine5_state)
		1'd1: begin
			main_litedramcore_bankmachine5_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine5_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine5_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_236 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine6_req_valid;
assign main_litedramcore_bankmachine6_req_ready = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine6_req_we;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine6_req_addr;
assign main_litedramcore_bankmachine6_cmd_buffer_sink_valid = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine6_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine6_cmd_buffer_sink_first = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine6_cmd_buffer_sink_last = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine6_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine6_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine6_cmd_buffer_source_ready = (main_litedramcore_bankmachine6_req_wdata_ready | main_litedramcore_bankmachine6_req_rdata_valid);
assign main_litedramcore_bankmachine6_req_lock = (main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine6_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine6_row_hit = (main_litedramcore_bankmachine6_row == main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine6_cmd_payload_ba = 3'd6;

// synthesis translate_off
reg dummy_d_237;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine6_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine6_cmd_payload_a <= main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine6_cmd_payload_a <= ((main_litedramcore_bankmachine6_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_237 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine6_twtpcon_valid = ((main_litedramcore_bankmachine6_cmd_valid & main_litedramcore_bankmachine6_cmd_ready) & main_litedramcore_bankmachine6_cmd_payload_is_write);
assign main_litedramcore_bankmachine6_trccon_valid = ((main_litedramcore_bankmachine6_cmd_valid & main_litedramcore_bankmachine6_cmd_ready) & main_litedramcore_bankmachine6_row_open);
assign main_litedramcore_bankmachine6_trascon_valid = ((main_litedramcore_bankmachine6_cmd_valid & main_litedramcore_bankmachine6_cmd_ready) & main_litedramcore_bankmachine6_row_open);

// synthesis translate_off
reg dummy_d_238;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine6_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine6_auto_precharge <= (main_litedramcore_bankmachine6_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_238 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign {main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign {main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign {main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = main_litedramcore_bankmachine6_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_239;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine6_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_239 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | main_litedramcore_bankmachine6_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine6_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (main_litedramcore_bankmachine6_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (main_litedramcore_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine6_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine6_cmd_buffer_source_valid) | main_litedramcore_bankmachine6_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_240;
// synthesis translate_on
always @(*) begin
	builder_bankmachine6_next_state <= 4'd0;
	builder_bankmachine6_next_state <= builder_bankmachine6_state;
	case (builder_bankmachine6_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				if (main_litedramcore_bankmachine6_cmd_ready) begin
					builder_bankmachine6_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				builder_bankmachine6_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				if (main_litedramcore_bankmachine6_cmd_ready) begin
					builder_bankmachine6_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine6_refresh_req)) begin
				builder_bankmachine6_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine6_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine6_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine6_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine6_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
				builder_bankmachine6_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if ((main_litedramcore_bankmachine6_cmd_ready & main_litedramcore_bankmachine6_auto_precharge)) begin
								builder_bankmachine6_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine6_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine6_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_240 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_241;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							main_litedramcore_bankmachine6_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_241 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_242;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				main_litedramcore_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				main_litedramcore_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_242 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_243;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_we <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				main_litedramcore_bankmachine6_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if (main_litedramcore_bankmachine6_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine6_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_243 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_244;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				main_litedramcore_bankmachine6_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_244 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_245;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				main_litedramcore_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				main_litedramcore_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine6_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_245 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_246;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if (main_litedramcore_bankmachine6_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine6_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_246 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_247;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if (main_litedramcore_bankmachine6_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine6_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_247 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_248;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_req_wdata_ready <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if (main_litedramcore_bankmachine6_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine6_req_wdata_ready <= main_litedramcore_bankmachine6_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_248 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_249;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_req_rdata_valid <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							if (main_litedramcore_bankmachine6_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine6_req_rdata_valid <= main_litedramcore_bankmachine6_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_249 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_250;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_refresh_gnt <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine6_twtpcon_ready) begin
				main_litedramcore_bankmachine6_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_250 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_251;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_valid <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine6_twtpcon_ready & main_litedramcore_bankmachine6_trascon_ready)) begin
				main_litedramcore_bankmachine6_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				main_litedramcore_bankmachine6_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine6_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine6_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine6_row_opened) begin
						if (main_litedramcore_bankmachine6_row_hit) begin
							main_litedramcore_bankmachine6_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_251 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_252;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_row_open <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine6_trccon_ready) begin
				main_litedramcore_bankmachine6_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_252 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_253;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_row_close <= 1'd0;
	case (builder_bankmachine6_state)
		1'd1: begin
			main_litedramcore_bankmachine6_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine6_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine6_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_253 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_valid = main_litedramcore_bankmachine7_req_valid;
assign main_litedramcore_bankmachine7_req_ready = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_ready;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_we = main_litedramcore_bankmachine7_req_we;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = main_litedramcore_bankmachine7_req_addr;
assign main_litedramcore_bankmachine7_cmd_buffer_sink_valid = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_valid;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_ready = main_litedramcore_bankmachine7_cmd_buffer_sink_ready;
assign main_litedramcore_bankmachine7_cmd_buffer_sink_first = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_first;
assign main_litedramcore_bankmachine7_cmd_buffer_sink_last = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_last;
assign main_litedramcore_bankmachine7_cmd_buffer_sink_payload_we = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_we;
assign main_litedramcore_bankmachine7_cmd_buffer_sink_payload_addr = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
assign main_litedramcore_bankmachine7_cmd_buffer_source_ready = (main_litedramcore_bankmachine7_req_wdata_ready | main_litedramcore_bankmachine7_req_rdata_valid);
assign main_litedramcore_bankmachine7_req_lock = (main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_valid | main_litedramcore_bankmachine7_cmd_buffer_source_valid);
assign main_litedramcore_bankmachine7_row_hit = (main_litedramcore_bankmachine7_row == main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr[21:7]);
assign main_litedramcore_bankmachine7_cmd_payload_ba = 3'd7;

// synthesis translate_off
reg dummy_d_254;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_a <= 15'd0;
	if (main_litedramcore_bankmachine7_row_col_n_addr_sel) begin
		main_litedramcore_bankmachine7_cmd_payload_a <= main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr[21:7];
	end else begin
		main_litedramcore_bankmachine7_cmd_payload_a <= ((main_litedramcore_bankmachine7_auto_precharge <<< 4'd10) | {main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_254 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine7_twtpcon_valid = ((main_litedramcore_bankmachine7_cmd_valid & main_litedramcore_bankmachine7_cmd_ready) & main_litedramcore_bankmachine7_cmd_payload_is_write);
assign main_litedramcore_bankmachine7_trccon_valid = ((main_litedramcore_bankmachine7_cmd_valid & main_litedramcore_bankmachine7_cmd_ready) & main_litedramcore_bankmachine7_row_open);
assign main_litedramcore_bankmachine7_trascon_valid = ((main_litedramcore_bankmachine7_cmd_valid & main_litedramcore_bankmachine7_cmd_ready) & main_litedramcore_bankmachine7_row_open);

// synthesis translate_off
reg dummy_d_255;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_auto_precharge <= 1'd0;
	if ((main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_valid & main_litedramcore_bankmachine7_cmd_buffer_source_valid)) begin
		if ((main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_addr[21:7] != main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr[21:7])) begin
			main_litedramcore_bankmachine7_auto_precharge <= (main_litedramcore_bankmachine7_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_255 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_last, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_first, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};
assign {main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign {main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign {main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign {main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_ready = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_valid;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_first = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_first;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_last = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_last;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = main_litedramcore_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_valid = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_first = main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_last = main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_we = main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_payload_addr = main_litedramcore_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = main_litedramcore_bankmachine7_cmd_buffer_lookahead_source_ready;

// synthesis translate_off
reg dummy_d_256;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (main_litedramcore_bankmachine7_cmd_buffer_lookahead_replace) begin
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr <= main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_256 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_we = (main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | main_litedramcore_bankmachine7_cmd_buffer_lookahead_replace));
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_do_read = (main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_adr = main_litedramcore_bankmachine7_cmd_buffer_lookahead_consume;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (main_litedramcore_bankmachine7_cmd_buffer_lookahead_level != 5'd16);
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (main_litedramcore_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
assign main_litedramcore_bankmachine7_cmd_buffer_sink_ready = ((~main_litedramcore_bankmachine7_cmd_buffer_source_valid) | main_litedramcore_bankmachine7_cmd_buffer_source_ready);

// synthesis translate_off
reg dummy_d_257;
// synthesis translate_on
always @(*) begin
	builder_bankmachine7_next_state <= 4'd0;
	builder_bankmachine7_next_state <= builder_bankmachine7_state;
	case (builder_bankmachine7_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				if (main_litedramcore_bankmachine7_cmd_ready) begin
					builder_bankmachine7_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				builder_bankmachine7_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				if (main_litedramcore_bankmachine7_cmd_ready) begin
					builder_bankmachine7_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~main_litedramcore_bankmachine7_refresh_req)) begin
				builder_bankmachine7_next_state <= 1'd0;
			end
		end
		3'd5: begin
			builder_bankmachine7_next_state <= 3'd6;
		end
		3'd6: begin
			builder_bankmachine7_next_state <= 2'd3;
		end
		3'd7: begin
			builder_bankmachine7_next_state <= 4'd8;
		end
		4'd8: begin
			builder_bankmachine7_next_state <= 1'd0;
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
				builder_bankmachine7_next_state <= 3'd4;
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if ((main_litedramcore_bankmachine7_cmd_ready & main_litedramcore_bankmachine7_auto_precharge)) begin
								builder_bankmachine7_next_state <= 2'd2;
							end
						end else begin
							builder_bankmachine7_next_state <= 1'd1;
						end
					end else begin
						builder_bankmachine7_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_257 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_258;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_cas <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							main_litedramcore_bankmachine7_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_258 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_259;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_ras <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				main_litedramcore_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				main_litedramcore_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_259 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_260;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_we <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				main_litedramcore_bankmachine7_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if (main_litedramcore_bankmachine7_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine7_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_260 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_261;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_row_col_n_addr_sel <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				main_litedramcore_bankmachine7_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_261 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_262;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_is_cmd <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				main_litedramcore_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				main_litedramcore_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			main_litedramcore_bankmachine7_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_262 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_263;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_is_read <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if (main_litedramcore_bankmachine7_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine7_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_263 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_264;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_payload_is_write <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if (main_litedramcore_bankmachine7_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine7_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_264 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_265;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_req_wdata_ready <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if (main_litedramcore_bankmachine7_cmd_buffer_source_payload_we) begin
								main_litedramcore_bankmachine7_req_wdata_ready <= main_litedramcore_bankmachine7_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_265 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_266;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_req_rdata_valid <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							if (main_litedramcore_bankmachine7_cmd_buffer_source_payload_we) begin
							end else begin
								main_litedramcore_bankmachine7_req_rdata_valid <= main_litedramcore_bankmachine7_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_266 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_267;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_refresh_gnt <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (main_litedramcore_bankmachine7_twtpcon_ready) begin
				main_litedramcore_bankmachine7_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_267 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_268;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_valid <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
			if ((main_litedramcore_bankmachine7_twtpcon_ready & main_litedramcore_bankmachine7_trascon_ready)) begin
				main_litedramcore_bankmachine7_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				main_litedramcore_bankmachine7_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (main_litedramcore_bankmachine7_refresh_req) begin
			end else begin
				if (main_litedramcore_bankmachine7_cmd_buffer_source_valid) begin
					if (main_litedramcore_bankmachine7_row_opened) begin
						if (main_litedramcore_bankmachine7_row_hit) begin
							main_litedramcore_bankmachine7_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_268 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_269;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_row_open <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (main_litedramcore_bankmachine7_trccon_ready) begin
				main_litedramcore_bankmachine7_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_269 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_270;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_row_close <= 1'd0;
	case (builder_bankmachine7_state)
		1'd1: begin
			main_litedramcore_bankmachine7_row_close <= 1'd1;
		end
		2'd2: begin
			main_litedramcore_bankmachine7_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			main_litedramcore_bankmachine7_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_270 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_trrdcon_valid = ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & ((main_litedramcore_choose_cmd_cmd_payload_ras & (~main_litedramcore_choose_cmd_cmd_payload_cas)) & (~main_litedramcore_choose_cmd_cmd_payload_we)));
assign main_litedramcore_tfawcon_valid = ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & ((main_litedramcore_choose_cmd_cmd_payload_ras & (~main_litedramcore_choose_cmd_cmd_payload_cas)) & (~main_litedramcore_choose_cmd_cmd_payload_we)));
assign main_litedramcore_ras_allowed = (main_litedramcore_trrdcon_ready & main_litedramcore_tfawcon_ready);
assign main_litedramcore_tccdcon_valid = ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_cmd_payload_is_write | main_litedramcore_choose_req_cmd_payload_is_read));
assign main_litedramcore_cas_allowed = main_litedramcore_tccdcon_ready;
assign main_litedramcore_twtrcon_valid = ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_write);
assign main_litedramcore_read_available = ((((((((main_litedramcore_bankmachine0_cmd_valid & main_litedramcore_bankmachine0_cmd_payload_is_read) | (main_litedramcore_bankmachine1_cmd_valid & main_litedramcore_bankmachine1_cmd_payload_is_read)) | (main_litedramcore_bankmachine2_cmd_valid & main_litedramcore_bankmachine2_cmd_payload_is_read)) | (main_litedramcore_bankmachine3_cmd_valid & main_litedramcore_bankmachine3_cmd_payload_is_read)) | (main_litedramcore_bankmachine4_cmd_valid & main_litedramcore_bankmachine4_cmd_payload_is_read)) | (main_litedramcore_bankmachine5_cmd_valid & main_litedramcore_bankmachine5_cmd_payload_is_read)) | (main_litedramcore_bankmachine6_cmd_valid & main_litedramcore_bankmachine6_cmd_payload_is_read)) | (main_litedramcore_bankmachine7_cmd_valid & main_litedramcore_bankmachine7_cmd_payload_is_read));
assign main_litedramcore_write_available = ((((((((main_litedramcore_bankmachine0_cmd_valid & main_litedramcore_bankmachine0_cmd_payload_is_write) | (main_litedramcore_bankmachine1_cmd_valid & main_litedramcore_bankmachine1_cmd_payload_is_write)) | (main_litedramcore_bankmachine2_cmd_valid & main_litedramcore_bankmachine2_cmd_payload_is_write)) | (main_litedramcore_bankmachine3_cmd_valid & main_litedramcore_bankmachine3_cmd_payload_is_write)) | (main_litedramcore_bankmachine4_cmd_valid & main_litedramcore_bankmachine4_cmd_payload_is_write)) | (main_litedramcore_bankmachine5_cmd_valid & main_litedramcore_bankmachine5_cmd_payload_is_write)) | (main_litedramcore_bankmachine6_cmd_valid & main_litedramcore_bankmachine6_cmd_payload_is_write)) | (main_litedramcore_bankmachine7_cmd_valid & main_litedramcore_bankmachine7_cmd_payload_is_write));
assign main_litedramcore_max_time0 = (main_litedramcore_time0 == 1'd0);
assign main_litedramcore_max_time1 = (main_litedramcore_time1 == 1'd0);
assign main_litedramcore_bankmachine0_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine1_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine2_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine3_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine4_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine5_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine6_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_bankmachine7_refresh_req = main_litedramcore_cmd_valid;
assign main_litedramcore_go_to_refresh = (((((((main_litedramcore_bankmachine0_refresh_gnt & main_litedramcore_bankmachine1_refresh_gnt) & main_litedramcore_bankmachine2_refresh_gnt) & main_litedramcore_bankmachine3_refresh_gnt) & main_litedramcore_bankmachine4_refresh_gnt) & main_litedramcore_bankmachine5_refresh_gnt) & main_litedramcore_bankmachine6_refresh_gnt) & main_litedramcore_bankmachine7_refresh_gnt);
assign main_litedramcore_interface_rdata = {main_litedramcore_dfi_p3_rddata, main_litedramcore_dfi_p2_rddata, main_litedramcore_dfi_p1_rddata, main_litedramcore_dfi_p0_rddata};
assign {main_litedramcore_dfi_p3_wrdata, main_litedramcore_dfi_p2_wrdata, main_litedramcore_dfi_p1_wrdata, main_litedramcore_dfi_p0_wrdata} = main_litedramcore_interface_wdata;
assign {main_litedramcore_dfi_p3_wrdata, main_litedramcore_dfi_p2_wrdata, main_litedramcore_dfi_p1_wrdata, main_litedramcore_dfi_p0_wrdata} = main_litedramcore_interface_wdata;
assign {main_litedramcore_dfi_p3_wrdata, main_litedramcore_dfi_p2_wrdata, main_litedramcore_dfi_p1_wrdata, main_litedramcore_dfi_p0_wrdata} = main_litedramcore_interface_wdata;
assign {main_litedramcore_dfi_p3_wrdata, main_litedramcore_dfi_p2_wrdata, main_litedramcore_dfi_p1_wrdata, main_litedramcore_dfi_p0_wrdata} = main_litedramcore_interface_wdata;
assign {main_litedramcore_dfi_p3_wrdata_mask, main_litedramcore_dfi_p2_wrdata_mask, main_litedramcore_dfi_p1_wrdata_mask, main_litedramcore_dfi_p0_wrdata_mask} = (~main_litedramcore_interface_wdata_we);
assign {main_litedramcore_dfi_p3_wrdata_mask, main_litedramcore_dfi_p2_wrdata_mask, main_litedramcore_dfi_p1_wrdata_mask, main_litedramcore_dfi_p0_wrdata_mask} = (~main_litedramcore_interface_wdata_we);
assign {main_litedramcore_dfi_p3_wrdata_mask, main_litedramcore_dfi_p2_wrdata_mask, main_litedramcore_dfi_p1_wrdata_mask, main_litedramcore_dfi_p0_wrdata_mask} = (~main_litedramcore_interface_wdata_we);
assign {main_litedramcore_dfi_p3_wrdata_mask, main_litedramcore_dfi_p2_wrdata_mask, main_litedramcore_dfi_p1_wrdata_mask, main_litedramcore_dfi_p0_wrdata_mask} = (~main_litedramcore_interface_wdata_we);

// synthesis translate_off
reg dummy_d_271;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_valids <= 8'd0;
	main_litedramcore_choose_cmd_valids[0] <= (main_litedramcore_bankmachine0_cmd_valid & (((main_litedramcore_bankmachine0_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine0_cmd_payload_ras & (~main_litedramcore_bankmachine0_cmd_payload_cas)) & (~main_litedramcore_bankmachine0_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine0_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine0_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[1] <= (main_litedramcore_bankmachine1_cmd_valid & (((main_litedramcore_bankmachine1_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine1_cmd_payload_ras & (~main_litedramcore_bankmachine1_cmd_payload_cas)) & (~main_litedramcore_bankmachine1_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine1_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine1_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[2] <= (main_litedramcore_bankmachine2_cmd_valid & (((main_litedramcore_bankmachine2_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine2_cmd_payload_ras & (~main_litedramcore_bankmachine2_cmd_payload_cas)) & (~main_litedramcore_bankmachine2_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine2_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine2_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[3] <= (main_litedramcore_bankmachine3_cmd_valid & (((main_litedramcore_bankmachine3_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine3_cmd_payload_ras & (~main_litedramcore_bankmachine3_cmd_payload_cas)) & (~main_litedramcore_bankmachine3_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine3_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine3_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[4] <= (main_litedramcore_bankmachine4_cmd_valid & (((main_litedramcore_bankmachine4_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine4_cmd_payload_ras & (~main_litedramcore_bankmachine4_cmd_payload_cas)) & (~main_litedramcore_bankmachine4_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine4_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine4_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[5] <= (main_litedramcore_bankmachine5_cmd_valid & (((main_litedramcore_bankmachine5_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine5_cmd_payload_ras & (~main_litedramcore_bankmachine5_cmd_payload_cas)) & (~main_litedramcore_bankmachine5_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine5_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine5_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[6] <= (main_litedramcore_bankmachine6_cmd_valid & (((main_litedramcore_bankmachine6_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine6_cmd_payload_ras & (~main_litedramcore_bankmachine6_cmd_payload_cas)) & (~main_litedramcore_bankmachine6_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine6_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine6_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
	main_litedramcore_choose_cmd_valids[7] <= (main_litedramcore_bankmachine7_cmd_valid & (((main_litedramcore_bankmachine7_cmd_payload_is_cmd & main_litedramcore_choose_cmd_want_cmds) & ((~((main_litedramcore_bankmachine7_cmd_payload_ras & (~main_litedramcore_bankmachine7_cmd_payload_cas)) & (~main_litedramcore_bankmachine7_cmd_payload_we))) | main_litedramcore_choose_cmd_want_activates)) | ((main_litedramcore_bankmachine7_cmd_payload_is_read == main_litedramcore_choose_cmd_want_reads) & (main_litedramcore_bankmachine7_cmd_payload_is_write == main_litedramcore_choose_cmd_want_writes))));
// synthesis translate_off
	dummy_d_271 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_choose_cmd_request = main_litedramcore_choose_cmd_valids;
assign main_litedramcore_choose_cmd_cmd_valid = builder_rhs_array_muxed0;
assign main_litedramcore_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1;
assign main_litedramcore_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2;
assign main_litedramcore_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3;
assign main_litedramcore_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4;
assign main_litedramcore_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5;

// synthesis translate_off
reg dummy_d_272;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_cmd_payload_cas <= 1'd0;
	if (main_litedramcore_choose_cmd_cmd_valid) begin
		main_litedramcore_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
	end
// synthesis translate_off
	dummy_d_272 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_273;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_cmd_payload_ras <= 1'd0;
	if (main_litedramcore_choose_cmd_cmd_valid) begin
		main_litedramcore_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
	end
// synthesis translate_off
	dummy_d_273 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_274;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_cmd_payload_we <= 1'd0;
	if (main_litedramcore_choose_cmd_cmd_valid) begin
		main_litedramcore_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
	end
// synthesis translate_off
	dummy_d_274 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_275;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine0_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 1'd0))) begin
		main_litedramcore_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 1'd0))) begin
		main_litedramcore_bankmachine0_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_275 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_276;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine1_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 1'd1))) begin
		main_litedramcore_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 1'd1))) begin
		main_litedramcore_bankmachine1_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_276 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_277;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine2_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 2'd2))) begin
		main_litedramcore_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 2'd2))) begin
		main_litedramcore_bankmachine2_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_277 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_278;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine3_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 2'd3))) begin
		main_litedramcore_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 2'd3))) begin
		main_litedramcore_bankmachine3_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_278 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_279;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine4_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 3'd4))) begin
		main_litedramcore_bankmachine4_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 3'd4))) begin
		main_litedramcore_bankmachine4_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_279 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_280;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine5_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 3'd5))) begin
		main_litedramcore_bankmachine5_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 3'd5))) begin
		main_litedramcore_bankmachine5_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_280 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_281;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine6_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 3'd6))) begin
		main_litedramcore_bankmachine6_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 3'd6))) begin
		main_litedramcore_bankmachine6_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_281 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_282;
// synthesis translate_on
always @(*) begin
	main_litedramcore_bankmachine7_cmd_ready <= 1'd0;
	if (((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & (main_litedramcore_choose_cmd_grant == 3'd7))) begin
		main_litedramcore_bankmachine7_cmd_ready <= 1'd1;
	end
	if (((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & (main_litedramcore_choose_req_grant == 3'd7))) begin
		main_litedramcore_bankmachine7_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_282 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_choose_cmd_ce = (main_litedramcore_choose_cmd_cmd_ready | (~main_litedramcore_choose_cmd_cmd_valid));

// synthesis translate_off
reg dummy_d_283;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_valids <= 8'd0;
	main_litedramcore_choose_req_valids[0] <= (main_litedramcore_bankmachine0_cmd_valid & (((main_litedramcore_bankmachine0_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine0_cmd_payload_ras & (~main_litedramcore_bankmachine0_cmd_payload_cas)) & (~main_litedramcore_bankmachine0_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine0_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine0_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[1] <= (main_litedramcore_bankmachine1_cmd_valid & (((main_litedramcore_bankmachine1_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine1_cmd_payload_ras & (~main_litedramcore_bankmachine1_cmd_payload_cas)) & (~main_litedramcore_bankmachine1_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine1_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine1_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[2] <= (main_litedramcore_bankmachine2_cmd_valid & (((main_litedramcore_bankmachine2_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine2_cmd_payload_ras & (~main_litedramcore_bankmachine2_cmd_payload_cas)) & (~main_litedramcore_bankmachine2_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine2_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine2_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[3] <= (main_litedramcore_bankmachine3_cmd_valid & (((main_litedramcore_bankmachine3_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine3_cmd_payload_ras & (~main_litedramcore_bankmachine3_cmd_payload_cas)) & (~main_litedramcore_bankmachine3_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine3_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine3_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[4] <= (main_litedramcore_bankmachine4_cmd_valid & (((main_litedramcore_bankmachine4_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine4_cmd_payload_ras & (~main_litedramcore_bankmachine4_cmd_payload_cas)) & (~main_litedramcore_bankmachine4_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine4_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine4_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[5] <= (main_litedramcore_bankmachine5_cmd_valid & (((main_litedramcore_bankmachine5_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine5_cmd_payload_ras & (~main_litedramcore_bankmachine5_cmd_payload_cas)) & (~main_litedramcore_bankmachine5_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine5_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine5_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[6] <= (main_litedramcore_bankmachine6_cmd_valid & (((main_litedramcore_bankmachine6_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine6_cmd_payload_ras & (~main_litedramcore_bankmachine6_cmd_payload_cas)) & (~main_litedramcore_bankmachine6_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine6_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine6_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
	main_litedramcore_choose_req_valids[7] <= (main_litedramcore_bankmachine7_cmd_valid & (((main_litedramcore_bankmachine7_cmd_payload_is_cmd & main_litedramcore_choose_req_want_cmds) & ((~((main_litedramcore_bankmachine7_cmd_payload_ras & (~main_litedramcore_bankmachine7_cmd_payload_cas)) & (~main_litedramcore_bankmachine7_cmd_payload_we))) | main_litedramcore_choose_req_want_activates)) | ((main_litedramcore_bankmachine7_cmd_payload_is_read == main_litedramcore_choose_req_want_reads) & (main_litedramcore_bankmachine7_cmd_payload_is_write == main_litedramcore_choose_req_want_writes))));
// synthesis translate_off
	dummy_d_283 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_choose_req_request = main_litedramcore_choose_req_valids;
assign main_litedramcore_choose_req_cmd_valid = builder_rhs_array_muxed6;
assign main_litedramcore_choose_req_cmd_payload_a = builder_rhs_array_muxed7;
assign main_litedramcore_choose_req_cmd_payload_ba = builder_rhs_array_muxed8;
assign main_litedramcore_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9;
assign main_litedramcore_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10;
assign main_litedramcore_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11;

// synthesis translate_off
reg dummy_d_284;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_cmd_payload_cas <= 1'd0;
	if (main_litedramcore_choose_req_cmd_valid) begin
		main_litedramcore_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
	end
// synthesis translate_off
	dummy_d_284 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_285;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_cmd_payload_ras <= 1'd0;
	if (main_litedramcore_choose_req_cmd_valid) begin
		main_litedramcore_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
	end
// synthesis translate_off
	dummy_d_285 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_286;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_cmd_payload_we <= 1'd0;
	if (main_litedramcore_choose_req_cmd_valid) begin
		main_litedramcore_choose_req_cmd_payload_we <= builder_t_array_muxed5;
	end
// synthesis translate_off
	dummy_d_286 = dummy_s;
// synthesis translate_on
end
assign main_litedramcore_choose_req_ce = (main_litedramcore_choose_req_cmd_ready | (~main_litedramcore_choose_req_cmd_valid));
assign main_litedramcore_dfi_p0_reset_n = 1'd1;
assign main_litedramcore_dfi_p0_cke = {1{main_litedramcore_steerer0}};
assign main_litedramcore_dfi_p0_odt = {1{main_litedramcore_steerer1}};
assign main_litedramcore_dfi_p1_reset_n = 1'd1;
assign main_litedramcore_dfi_p1_cke = {1{main_litedramcore_steerer2}};
assign main_litedramcore_dfi_p1_odt = {1{main_litedramcore_steerer3}};
assign main_litedramcore_dfi_p2_reset_n = 1'd1;
assign main_litedramcore_dfi_p2_cke = {1{main_litedramcore_steerer4}};
assign main_litedramcore_dfi_p2_odt = {1{main_litedramcore_steerer5}};
assign main_litedramcore_dfi_p3_reset_n = 1'd1;
assign main_litedramcore_dfi_p3_cke = {1{main_litedramcore_steerer6}};
assign main_litedramcore_dfi_p3_odt = {1{main_litedramcore_steerer7}};
assign main_litedramcore_tfawcon_count = ((((main_litedramcore_tfawcon_window[0] + main_litedramcore_tfawcon_window[1]) + main_litedramcore_tfawcon_window[2]) + main_litedramcore_tfawcon_window[3]) + main_litedramcore_tfawcon_window[4]);

// synthesis translate_off
reg dummy_d_287;
// synthesis translate_on
always @(*) begin
	builder_multiplexer_next_state <= 4'd0;
	builder_multiplexer_next_state <= builder_multiplexer_state;
	case (builder_multiplexer_state)
		1'd1: begin
			if (main_litedramcore_read_available) begin
				if (((~main_litedramcore_write_available) | main_litedramcore_max_time1)) begin
					builder_multiplexer_next_state <= 2'd3;
				end
			end
			if (main_litedramcore_go_to_refresh) begin
				builder_multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (main_litedramcore_cmd_last) begin
				builder_multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (main_litedramcore_twtrcon_ready) begin
				builder_multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			builder_multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			builder_multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			builder_multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			builder_multiplexer_next_state <= 4'd8;
		end
		4'd8: begin
			builder_multiplexer_next_state <= 4'd9;
		end
		4'd9: begin
			builder_multiplexer_next_state <= 4'd10;
		end
		4'd10: begin
			builder_multiplexer_next_state <= 1'd1;
		end
		default: begin
			if (main_litedramcore_write_available) begin
				if (((~main_litedramcore_read_available) | main_litedramcore_max_time0)) begin
					builder_multiplexer_next_state <= 3'd4;
				end
			end
			if (main_litedramcore_go_to_refresh) begin
				builder_multiplexer_next_state <= 2'd2;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_287 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_288;
// synthesis translate_on
always @(*) begin
	main_litedramcore_steerer_sel0 <= 2'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_steerer_sel0 <= 1'd0;
		end
		2'd2: begin
			main_litedramcore_steerer_sel0 <= 2'd3;
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_steerer_sel0 <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_288 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_289;
// synthesis translate_on
always @(*) begin
	main_litedramcore_en1 <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_en1 <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_289 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_290;
// synthesis translate_on
always @(*) begin
	main_litedramcore_steerer_sel1 <= 2'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_steerer_sel1 <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_steerer_sel1 <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_290 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_291;
// synthesis translate_on
always @(*) begin
	main_litedramcore_steerer_sel2 <= 2'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_steerer_sel2 <= 2'd2;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_steerer_sel2 <= 2'd2;
		end
	endcase
// synthesis translate_off
	dummy_d_291 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_292;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_want_activates <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			if (1'd0) begin
			end else begin
				main_litedramcore_choose_cmd_want_activates <= main_litedramcore_ras_allowed;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			if (1'd0) begin
			end else begin
				main_litedramcore_choose_cmd_want_activates <= main_litedramcore_ras_allowed;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_292 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_293;
// synthesis translate_on
always @(*) begin
	main_litedramcore_steerer_sel3 <= 2'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_steerer_sel3 <= 1'd0;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_steerer_sel3 <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_293 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_294;
// synthesis translate_on
always @(*) begin
	main_litedramcore_en0 <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_en0 <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_294 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_295;
// synthesis translate_on
always @(*) begin
	main_litedramcore_cmd_ready <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
			main_litedramcore_cmd_ready <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_295 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_296;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_cmd_cmd_ready <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			if (1'd0) begin
			end else begin
				main_litedramcore_choose_cmd_cmd_ready <= ((~((main_litedramcore_choose_cmd_cmd_payload_ras & (~main_litedramcore_choose_cmd_cmd_payload_cas)) & (~main_litedramcore_choose_cmd_cmd_payload_we))) | main_litedramcore_ras_allowed);
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			if (1'd0) begin
			end else begin
				main_litedramcore_choose_cmd_cmd_ready <= ((~((main_litedramcore_choose_cmd_cmd_payload_ras & (~main_litedramcore_choose_cmd_cmd_payload_cas)) & (~main_litedramcore_choose_cmd_cmd_payload_we))) | main_litedramcore_ras_allowed);
			end
		end
	endcase
// synthesis translate_off
	dummy_d_296 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_297;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_want_reads <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			main_litedramcore_choose_req_want_reads <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_297 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_298;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_want_writes <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			main_litedramcore_choose_req_want_writes <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_298 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_299;
// synthesis translate_on
always @(*) begin
	main_litedramcore_choose_req_cmd_ready <= 1'd0;
	case (builder_multiplexer_state)
		1'd1: begin
			if (1'd0) begin
				main_litedramcore_choose_req_cmd_ready <= (main_litedramcore_cas_allowed & ((~((main_litedramcore_choose_req_cmd_payload_ras & (~main_litedramcore_choose_req_cmd_payload_cas)) & (~main_litedramcore_choose_req_cmd_payload_we))) | main_litedramcore_ras_allowed));
			end else begin
				main_litedramcore_choose_req_cmd_ready <= main_litedramcore_cas_allowed;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		default: begin
			if (1'd0) begin
				main_litedramcore_choose_req_cmd_ready <= (main_litedramcore_cas_allowed & ((~((main_litedramcore_choose_req_cmd_payload_ras & (~main_litedramcore_choose_req_cmd_payload_cas)) & (~main_litedramcore_choose_req_cmd_payload_we))) | main_litedramcore_ras_allowed));
			end else begin
				main_litedramcore_choose_req_cmd_ready <= main_litedramcore_cas_allowed;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_299 = dummy_s;
// synthesis translate_on
end
assign builder_roundrobin0_request = {(((main_user_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_litedramcore_interface_bank0_valid) & (~main_litedramcore_interface_bank0_lock));
assign main_litedramcore_interface_bank0_addr = builder_rhs_array_muxed12;
assign main_litedramcore_interface_bank0_we = builder_rhs_array_muxed13;
assign main_litedramcore_interface_bank0_valid = builder_rhs_array_muxed14;
assign builder_roundrobin1_request = {(((main_user_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_litedramcore_interface_bank1_valid) & (~main_litedramcore_interface_bank1_lock));
assign main_litedramcore_interface_bank1_addr = builder_rhs_array_muxed15;
assign main_litedramcore_interface_bank1_we = builder_rhs_array_muxed16;
assign main_litedramcore_interface_bank1_valid = builder_rhs_array_muxed17;
assign builder_roundrobin2_request = {(((main_user_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_litedramcore_interface_bank2_valid) & (~main_litedramcore_interface_bank2_lock));
assign main_litedramcore_interface_bank2_addr = builder_rhs_array_muxed18;
assign main_litedramcore_interface_bank2_we = builder_rhs_array_muxed19;
assign main_litedramcore_interface_bank2_valid = builder_rhs_array_muxed20;
assign builder_roundrobin3_request = {(((main_user_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_litedramcore_interface_bank3_valid) & (~main_litedramcore_interface_bank3_lock));
assign main_litedramcore_interface_bank3_addr = builder_rhs_array_muxed21;
assign main_litedramcore_interface_bank3_we = builder_rhs_array_muxed22;
assign main_litedramcore_interface_bank3_valid = builder_rhs_array_muxed23;
assign builder_roundrobin4_request = {(((main_user_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin4_ce = ((~main_litedramcore_interface_bank4_valid) & (~main_litedramcore_interface_bank4_lock));
assign main_litedramcore_interface_bank4_addr = builder_rhs_array_muxed24;
assign main_litedramcore_interface_bank4_we = builder_rhs_array_muxed25;
assign main_litedramcore_interface_bank4_valid = builder_rhs_array_muxed26;
assign builder_roundrobin5_request = {(((main_user_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin5_ce = ((~main_litedramcore_interface_bank5_valid) & (~main_litedramcore_interface_bank5_lock));
assign main_litedramcore_interface_bank5_addr = builder_rhs_array_muxed27;
assign main_litedramcore_interface_bank5_we = builder_rhs_array_muxed28;
assign main_litedramcore_interface_bank5_valid = builder_rhs_array_muxed29;
assign builder_roundrobin6_request = {(((main_user_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin6_ce = ((~main_litedramcore_interface_bank6_valid) & (~main_litedramcore_interface_bank6_lock));
assign main_litedramcore_interface_bank6_addr = builder_rhs_array_muxed30;
assign main_litedramcore_interface_bank6_we = builder_rhs_array_muxed31;
assign main_litedramcore_interface_bank6_valid = builder_rhs_array_muxed32;
assign builder_roundrobin7_request = {(((main_user_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_user_port_cmd_valid)};
assign builder_roundrobin7_ce = ((~main_litedramcore_interface_bank7_valid) & (~main_litedramcore_interface_bank7_lock));
assign main_litedramcore_interface_bank7_addr = builder_rhs_array_muxed33;
assign main_litedramcore_interface_bank7_we = builder_rhs_array_muxed34;
assign main_litedramcore_interface_bank7_valid = builder_rhs_array_muxed35;
assign main_user_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_litedramcore_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_user_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_litedramcore_interface_bank7_ready));
assign main_user_port_wdata_ready = builder_new_master_wdata_ready2;
assign main_user_port_rdata_valid = builder_new_master_rdata_valid8;

// synthesis translate_off
reg dummy_d_300;
// synthesis translate_on
always @(*) begin
	main_litedramcore_interface_wdata <= 256'd0;
	case ({builder_new_master_wdata_ready2})
		1'd1: begin
			main_litedramcore_interface_wdata <= main_user_port_wdata_payload_data;
		end
		default: begin
			main_litedramcore_interface_wdata <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_300 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_301;
// synthesis translate_on
always @(*) begin
	main_litedramcore_interface_wdata_we <= 32'd0;
	case ({builder_new_master_wdata_ready2})
		1'd1: begin
			main_litedramcore_interface_wdata_we <= main_user_port_wdata_payload_we;
		end
		default: begin
			main_litedramcore_interface_wdata_we <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_301 = dummy_s;
// synthesis translate_on
end
assign main_user_port_rdata_payload_data = main_litedramcore_interface_rdata;
assign builder_roundrobin0_grant = 1'd0;
assign builder_roundrobin1_grant = 1'd0;
assign builder_roundrobin2_grant = 1'd0;
assign builder_roundrobin3_grant = 1'd0;
assign builder_roundrobin4_grant = 1'd0;
assign builder_roundrobin5_grant = 1'd0;
assign builder_roundrobin6_grant = 1'd0;
assign builder_roundrobin7_grant = 1'd0;
assign main_litedramcore_wishbone_adr = main_wb_bus_adr;
assign main_litedramcore_wishbone_dat_w = main_wb_bus_dat_w;
assign main_wb_bus_dat_r = main_litedramcore_wishbone_dat_r;
assign main_litedramcore_wishbone_sel = main_wb_bus_sel;
assign main_litedramcore_wishbone_cyc = main_wb_bus_cyc;
assign main_litedramcore_wishbone_stb = main_wb_bus_stb;
assign main_wb_bus_ack = main_litedramcore_wishbone_ack;
assign main_litedramcore_wishbone_we = main_wb_bus_we;
assign main_litedramcore_wishbone_cti = main_wb_bus_cti;
assign main_litedramcore_wishbone_bte = main_wb_bus_bte;
assign main_wb_bus_err = main_litedramcore_wishbone_err;
assign builder_csrbank0_sel = (builder_interface0_bank_bus_adr[13:9] == 2'd2);
assign builder_csrbank0_init_done0_r = builder_interface0_bank_bus_dat_w[0];
assign builder_csrbank0_init_done0_re = ((builder_csrbank0_sel & builder_interface0_bank_bus_we) & (builder_interface0_bank_bus_adr[0] == 1'd0));
assign builder_csrbank0_init_done0_we = ((builder_csrbank0_sel & (~builder_interface0_bank_bus_we)) & (builder_interface0_bank_bus_adr[0] == 1'd0));
assign builder_csrbank0_init_error0_r = builder_interface0_bank_bus_dat_w[0];
assign builder_csrbank0_init_error0_re = ((builder_csrbank0_sel & builder_interface0_bank_bus_we) & (builder_interface0_bank_bus_adr[0] == 1'd1));
assign builder_csrbank0_init_error0_we = ((builder_csrbank0_sel & (~builder_interface0_bank_bus_we)) & (builder_interface0_bank_bus_adr[0] == 1'd1));
assign builder_csrbank0_init_done0_w = main_init_done_storage;
assign builder_csrbank0_init_error0_w = main_init_error_storage;
assign builder_csrbank1_sel = (builder_interface1_bank_bus_adr[13:9] == 1'd0);
assign builder_csrbank1_half_sys8x_taps0_r = builder_interface1_bank_bus_dat_w[4:0];
assign builder_csrbank1_half_sys8x_taps0_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 1'd0));
assign builder_csrbank1_half_sys8x_taps0_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 1'd0));
assign builder_csrbank1_wlevel_en0_r = builder_interface1_bank_bus_dat_w[0];
assign builder_csrbank1_wlevel_en0_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 1'd1));
assign builder_csrbank1_wlevel_en0_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 1'd1));
assign main_k7ddrphy_wlevel_strobe_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_wlevel_strobe_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 2'd2));
assign main_k7ddrphy_wlevel_strobe_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 2'd2));
assign main_k7ddrphy_cdly_rst_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_cdly_rst_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 2'd3));
assign main_k7ddrphy_cdly_rst_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 2'd3));
assign main_k7ddrphy_cdly_inc_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_cdly_inc_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 3'd4));
assign main_k7ddrphy_cdly_inc_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 3'd4));
assign builder_csrbank1_dly_sel0_r = builder_interface1_bank_bus_dat_w[3:0];
assign builder_csrbank1_dly_sel0_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 3'd5));
assign builder_csrbank1_dly_sel0_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 3'd5));
assign main_k7ddrphy_rdly_dq_rst_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_rdly_dq_rst_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 3'd6));
assign main_k7ddrphy_rdly_dq_rst_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 3'd6));
assign main_k7ddrphy_rdly_dq_inc_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_rdly_dq_inc_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 3'd7));
assign main_k7ddrphy_rdly_dq_inc_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 3'd7));
assign main_k7ddrphy_rdly_dq_bitslip_rst_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_rdly_dq_bitslip_rst_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd8));
assign main_k7ddrphy_rdly_dq_bitslip_rst_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd8));
assign main_k7ddrphy_rdly_dq_bitslip_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_rdly_dq_bitslip_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd9));
assign main_k7ddrphy_rdly_dq_bitslip_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd9));
assign main_k7ddrphy_wdly_dq_rst_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_wdly_dq_rst_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd10));
assign main_k7ddrphy_wdly_dq_rst_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd10));
assign main_k7ddrphy_wdly_dq_inc_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_wdly_dq_inc_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd11));
assign main_k7ddrphy_wdly_dq_inc_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd11));
assign main_k7ddrphy_wdly_dqs_rst_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_wdly_dqs_rst_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd12));
assign main_k7ddrphy_wdly_dqs_rst_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd12));
assign main_k7ddrphy_wdly_dqs_inc_r = builder_interface1_bank_bus_dat_w[0];
assign main_k7ddrphy_wdly_dqs_inc_re = ((builder_csrbank1_sel & builder_interface1_bank_bus_we) & (builder_interface1_bank_bus_adr[3:0] == 4'd13));
assign main_k7ddrphy_wdly_dqs_inc_we = ((builder_csrbank1_sel & (~builder_interface1_bank_bus_we)) & (builder_interface1_bank_bus_adr[3:0] == 4'd13));
assign builder_csrbank1_half_sys8x_taps0_w = main_k7ddrphy_half_sys8x_taps_storage[4:0];
assign builder_csrbank1_wlevel_en0_w = main_k7ddrphy_wlevel_en_storage;
assign builder_csrbank1_dly_sel0_w = main_k7ddrphy_dly_sel_storage[3:0];
assign builder_csrbank2_sel = (builder_interface2_bank_bus_adr[13:9] == 1'd1);
assign builder_csrbank2_dfii_control0_r = builder_interface2_bank_bus_dat_w[3:0];
assign builder_csrbank2_dfii_control0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 1'd0));
assign builder_csrbank2_dfii_control0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 1'd0));
assign builder_csrbank2_dfii_pi0_command0_r = builder_interface2_bank_bus_dat_w[5:0];
assign builder_csrbank2_dfii_pi0_command0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 1'd1));
assign builder_csrbank2_dfii_pi0_command0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 1'd1));
assign main_litedramcore_phaseinjector0_command_issue_r = builder_interface2_bank_bus_dat_w[0];
assign main_litedramcore_phaseinjector0_command_issue_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 2'd2));
assign main_litedramcore_phaseinjector0_command_issue_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 2'd2));
assign builder_csrbank2_dfii_pi0_address1_r = builder_interface2_bank_bus_dat_w[6:0];
assign builder_csrbank2_dfii_pi0_address1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 2'd3));
assign builder_csrbank2_dfii_pi0_address1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 2'd3));
assign builder_csrbank2_dfii_pi0_address0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_address0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 3'd4));
assign builder_csrbank2_dfii_pi0_address0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 3'd4));
assign builder_csrbank2_dfii_pi0_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
assign builder_csrbank2_dfii_pi0_baddress0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 3'd5));
assign builder_csrbank2_dfii_pi0_baddress0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 3'd5));
assign builder_csrbank2_dfii_pi0_wrdata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 3'd6));
assign builder_csrbank2_dfii_pi0_wrdata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 3'd6));
assign builder_csrbank2_dfii_pi0_wrdata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 3'd7));
assign builder_csrbank2_dfii_pi0_wrdata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 3'd7));
assign builder_csrbank2_dfii_pi0_wrdata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd8));
assign builder_csrbank2_dfii_pi0_wrdata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd8));
assign builder_csrbank2_dfii_pi0_wrdata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd9));
assign builder_csrbank2_dfii_pi0_wrdata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd9));
assign builder_csrbank2_dfii_pi0_wrdata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd10));
assign builder_csrbank2_dfii_pi0_wrdata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd10));
assign builder_csrbank2_dfii_pi0_wrdata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd11));
assign builder_csrbank2_dfii_pi0_wrdata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd11));
assign builder_csrbank2_dfii_pi0_wrdata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd12));
assign builder_csrbank2_dfii_pi0_wrdata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd12));
assign builder_csrbank2_dfii_pi0_wrdata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_wrdata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd13));
assign builder_csrbank2_dfii_pi0_wrdata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd13));
assign builder_csrbank2_dfii_pi0_rddata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd14));
assign builder_csrbank2_dfii_pi0_rddata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd14));
assign builder_csrbank2_dfii_pi0_rddata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 4'd15));
assign builder_csrbank2_dfii_pi0_rddata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 4'd15));
assign builder_csrbank2_dfii_pi0_rddata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd16));
assign builder_csrbank2_dfii_pi0_rddata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd16));
assign builder_csrbank2_dfii_pi0_rddata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd17));
assign builder_csrbank2_dfii_pi0_rddata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd17));
assign builder_csrbank2_dfii_pi0_rddata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd18));
assign builder_csrbank2_dfii_pi0_rddata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd18));
assign builder_csrbank2_dfii_pi0_rddata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd19));
assign builder_csrbank2_dfii_pi0_rddata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd19));
assign builder_csrbank2_dfii_pi0_rddata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd20));
assign builder_csrbank2_dfii_pi0_rddata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd20));
assign builder_csrbank2_dfii_pi0_rddata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi0_rddata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd21));
assign builder_csrbank2_dfii_pi0_rddata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd21));
assign builder_csrbank2_dfii_pi1_command0_r = builder_interface2_bank_bus_dat_w[5:0];
assign builder_csrbank2_dfii_pi1_command0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd22));
assign builder_csrbank2_dfii_pi1_command0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd22));
assign main_litedramcore_phaseinjector1_command_issue_r = builder_interface2_bank_bus_dat_w[0];
assign main_litedramcore_phaseinjector1_command_issue_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd23));
assign main_litedramcore_phaseinjector1_command_issue_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd23));
assign builder_csrbank2_dfii_pi1_address1_r = builder_interface2_bank_bus_dat_w[6:0];
assign builder_csrbank2_dfii_pi1_address1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd24));
assign builder_csrbank2_dfii_pi1_address1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd24));
assign builder_csrbank2_dfii_pi1_address0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_address0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd25));
assign builder_csrbank2_dfii_pi1_address0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd25));
assign builder_csrbank2_dfii_pi1_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
assign builder_csrbank2_dfii_pi1_baddress0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd26));
assign builder_csrbank2_dfii_pi1_baddress0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd26));
assign builder_csrbank2_dfii_pi1_wrdata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd27));
assign builder_csrbank2_dfii_pi1_wrdata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd27));
assign builder_csrbank2_dfii_pi1_wrdata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd28));
assign builder_csrbank2_dfii_pi1_wrdata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd28));
assign builder_csrbank2_dfii_pi1_wrdata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd29));
assign builder_csrbank2_dfii_pi1_wrdata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd29));
assign builder_csrbank2_dfii_pi1_wrdata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd30));
assign builder_csrbank2_dfii_pi1_wrdata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd30));
assign builder_csrbank2_dfii_pi1_wrdata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 5'd31));
assign builder_csrbank2_dfii_pi1_wrdata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 5'd31));
assign builder_csrbank2_dfii_pi1_wrdata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd32));
assign builder_csrbank2_dfii_pi1_wrdata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd32));
assign builder_csrbank2_dfii_pi1_wrdata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd33));
assign builder_csrbank2_dfii_pi1_wrdata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd33));
assign builder_csrbank2_dfii_pi1_wrdata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_wrdata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd34));
assign builder_csrbank2_dfii_pi1_wrdata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd34));
assign builder_csrbank2_dfii_pi1_rddata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd35));
assign builder_csrbank2_dfii_pi1_rddata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd35));
assign builder_csrbank2_dfii_pi1_rddata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd36));
assign builder_csrbank2_dfii_pi1_rddata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd36));
assign builder_csrbank2_dfii_pi1_rddata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd37));
assign builder_csrbank2_dfii_pi1_rddata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd37));
assign builder_csrbank2_dfii_pi1_rddata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd38));
assign builder_csrbank2_dfii_pi1_rddata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd38));
assign builder_csrbank2_dfii_pi1_rddata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd39));
assign builder_csrbank2_dfii_pi1_rddata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd39));
assign builder_csrbank2_dfii_pi1_rddata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd40));
assign builder_csrbank2_dfii_pi1_rddata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd40));
assign builder_csrbank2_dfii_pi1_rddata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd41));
assign builder_csrbank2_dfii_pi1_rddata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd41));
assign builder_csrbank2_dfii_pi1_rddata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi1_rddata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd42));
assign builder_csrbank2_dfii_pi1_rddata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd42));
assign builder_csrbank2_dfii_pi2_command0_r = builder_interface2_bank_bus_dat_w[5:0];
assign builder_csrbank2_dfii_pi2_command0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd43));
assign builder_csrbank2_dfii_pi2_command0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd43));
assign main_litedramcore_phaseinjector2_command_issue_r = builder_interface2_bank_bus_dat_w[0];
assign main_litedramcore_phaseinjector2_command_issue_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd44));
assign main_litedramcore_phaseinjector2_command_issue_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd44));
assign builder_csrbank2_dfii_pi2_address1_r = builder_interface2_bank_bus_dat_w[6:0];
assign builder_csrbank2_dfii_pi2_address1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd45));
assign builder_csrbank2_dfii_pi2_address1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd45));
assign builder_csrbank2_dfii_pi2_address0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_address0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd46));
assign builder_csrbank2_dfii_pi2_address0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd46));
assign builder_csrbank2_dfii_pi2_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
assign builder_csrbank2_dfii_pi2_baddress0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd47));
assign builder_csrbank2_dfii_pi2_baddress0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd47));
assign builder_csrbank2_dfii_pi2_wrdata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd48));
assign builder_csrbank2_dfii_pi2_wrdata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd48));
assign builder_csrbank2_dfii_pi2_wrdata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd49));
assign builder_csrbank2_dfii_pi2_wrdata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd49));
assign builder_csrbank2_dfii_pi2_wrdata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd50));
assign builder_csrbank2_dfii_pi2_wrdata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd50));
assign builder_csrbank2_dfii_pi2_wrdata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd51));
assign builder_csrbank2_dfii_pi2_wrdata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd51));
assign builder_csrbank2_dfii_pi2_wrdata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd52));
assign builder_csrbank2_dfii_pi2_wrdata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd52));
assign builder_csrbank2_dfii_pi2_wrdata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd53));
assign builder_csrbank2_dfii_pi2_wrdata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd53));
assign builder_csrbank2_dfii_pi2_wrdata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd54));
assign builder_csrbank2_dfii_pi2_wrdata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd54));
assign builder_csrbank2_dfii_pi2_wrdata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_wrdata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd55));
assign builder_csrbank2_dfii_pi2_wrdata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd55));
assign builder_csrbank2_dfii_pi2_rddata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd56));
assign builder_csrbank2_dfii_pi2_rddata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd56));
assign builder_csrbank2_dfii_pi2_rddata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd57));
assign builder_csrbank2_dfii_pi2_rddata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd57));
assign builder_csrbank2_dfii_pi2_rddata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd58));
assign builder_csrbank2_dfii_pi2_rddata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd58));
assign builder_csrbank2_dfii_pi2_rddata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd59));
assign builder_csrbank2_dfii_pi2_rddata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd59));
assign builder_csrbank2_dfii_pi2_rddata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd60));
assign builder_csrbank2_dfii_pi2_rddata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd60));
assign builder_csrbank2_dfii_pi2_rddata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd61));
assign builder_csrbank2_dfii_pi2_rddata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd61));
assign builder_csrbank2_dfii_pi2_rddata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd62));
assign builder_csrbank2_dfii_pi2_rddata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd62));
assign builder_csrbank2_dfii_pi2_rddata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi2_rddata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 6'd63));
assign builder_csrbank2_dfii_pi2_rddata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 6'd63));
assign builder_csrbank2_dfii_pi3_command0_r = builder_interface2_bank_bus_dat_w[5:0];
assign builder_csrbank2_dfii_pi3_command0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd64));
assign builder_csrbank2_dfii_pi3_command0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd64));
assign main_litedramcore_phaseinjector3_command_issue_r = builder_interface2_bank_bus_dat_w[0];
assign main_litedramcore_phaseinjector3_command_issue_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd65));
assign main_litedramcore_phaseinjector3_command_issue_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd65));
assign builder_csrbank2_dfii_pi3_address1_r = builder_interface2_bank_bus_dat_w[6:0];
assign builder_csrbank2_dfii_pi3_address1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd66));
assign builder_csrbank2_dfii_pi3_address1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd66));
assign builder_csrbank2_dfii_pi3_address0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_address0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd67));
assign builder_csrbank2_dfii_pi3_address0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd67));
assign builder_csrbank2_dfii_pi3_baddress0_r = builder_interface2_bank_bus_dat_w[2:0];
assign builder_csrbank2_dfii_pi3_baddress0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd68));
assign builder_csrbank2_dfii_pi3_baddress0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd68));
assign builder_csrbank2_dfii_pi3_wrdata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd69));
assign builder_csrbank2_dfii_pi3_wrdata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd69));
assign builder_csrbank2_dfii_pi3_wrdata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd70));
assign builder_csrbank2_dfii_pi3_wrdata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd70));
assign builder_csrbank2_dfii_pi3_wrdata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd71));
assign builder_csrbank2_dfii_pi3_wrdata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd71));
assign builder_csrbank2_dfii_pi3_wrdata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd72));
assign builder_csrbank2_dfii_pi3_wrdata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd72));
assign builder_csrbank2_dfii_pi3_wrdata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd73));
assign builder_csrbank2_dfii_pi3_wrdata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd73));
assign builder_csrbank2_dfii_pi3_wrdata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd74));
assign builder_csrbank2_dfii_pi3_wrdata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd74));
assign builder_csrbank2_dfii_pi3_wrdata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd75));
assign builder_csrbank2_dfii_pi3_wrdata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd75));
assign builder_csrbank2_dfii_pi3_wrdata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_wrdata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd76));
assign builder_csrbank2_dfii_pi3_wrdata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd76));
assign builder_csrbank2_dfii_pi3_rddata7_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata7_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd77));
assign builder_csrbank2_dfii_pi3_rddata7_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd77));
assign builder_csrbank2_dfii_pi3_rddata6_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata6_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd78));
assign builder_csrbank2_dfii_pi3_rddata6_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd78));
assign builder_csrbank2_dfii_pi3_rddata5_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata5_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd79));
assign builder_csrbank2_dfii_pi3_rddata5_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd79));
assign builder_csrbank2_dfii_pi3_rddata4_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata4_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd80));
assign builder_csrbank2_dfii_pi3_rddata4_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd80));
assign builder_csrbank2_dfii_pi3_rddata3_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata3_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd81));
assign builder_csrbank2_dfii_pi3_rddata3_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd81));
assign builder_csrbank2_dfii_pi3_rddata2_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata2_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd82));
assign builder_csrbank2_dfii_pi3_rddata2_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd82));
assign builder_csrbank2_dfii_pi3_rddata1_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata1_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd83));
assign builder_csrbank2_dfii_pi3_rddata1_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd83));
assign builder_csrbank2_dfii_pi3_rddata0_r = builder_interface2_bank_bus_dat_w[7:0];
assign builder_csrbank2_dfii_pi3_rddata0_re = ((builder_csrbank2_sel & builder_interface2_bank_bus_we) & (builder_interface2_bank_bus_adr[6:0] == 7'd84));
assign builder_csrbank2_dfii_pi3_rddata0_we = ((builder_csrbank2_sel & (~builder_interface2_bank_bus_we)) & (builder_interface2_bank_bus_adr[6:0] == 7'd84));
assign main_litedramcore_sel = main_litedramcore_storage[0];
assign main_litedramcore_cke = main_litedramcore_storage[1];
assign main_litedramcore_odt = main_litedramcore_storage[2];
assign main_litedramcore_reset_n = main_litedramcore_storage[3];
assign builder_csrbank2_dfii_control0_w = main_litedramcore_storage[3:0];
assign builder_csrbank2_dfii_pi0_command0_w = main_litedramcore_phaseinjector0_command_storage[5:0];
assign builder_csrbank2_dfii_pi0_address1_w = main_litedramcore_phaseinjector0_address_storage[14:8];
assign builder_csrbank2_dfii_pi0_address0_w = main_litedramcore_phaseinjector0_address_storage[7:0];
assign builder_csrbank2_dfii_pi0_baddress0_w = main_litedramcore_phaseinjector0_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi0_wrdata7_w = main_litedramcore_phaseinjector0_wrdata_storage[63:56];
assign builder_csrbank2_dfii_pi0_wrdata6_w = main_litedramcore_phaseinjector0_wrdata_storage[55:48];
assign builder_csrbank2_dfii_pi0_wrdata5_w = main_litedramcore_phaseinjector0_wrdata_storage[47:40];
assign builder_csrbank2_dfii_pi0_wrdata4_w = main_litedramcore_phaseinjector0_wrdata_storage[39:32];
assign builder_csrbank2_dfii_pi0_wrdata3_w = main_litedramcore_phaseinjector0_wrdata_storage[31:24];
assign builder_csrbank2_dfii_pi0_wrdata2_w = main_litedramcore_phaseinjector0_wrdata_storage[23:16];
assign builder_csrbank2_dfii_pi0_wrdata1_w = main_litedramcore_phaseinjector0_wrdata_storage[15:8];
assign builder_csrbank2_dfii_pi0_wrdata0_w = main_litedramcore_phaseinjector0_wrdata_storage[7:0];
assign builder_csrbank2_dfii_pi0_rddata7_w = main_litedramcore_phaseinjector0_status[63:56];
assign builder_csrbank2_dfii_pi0_rddata6_w = main_litedramcore_phaseinjector0_status[55:48];
assign builder_csrbank2_dfii_pi0_rddata5_w = main_litedramcore_phaseinjector0_status[47:40];
assign builder_csrbank2_dfii_pi0_rddata4_w = main_litedramcore_phaseinjector0_status[39:32];
assign builder_csrbank2_dfii_pi0_rddata3_w = main_litedramcore_phaseinjector0_status[31:24];
assign builder_csrbank2_dfii_pi0_rddata2_w = main_litedramcore_phaseinjector0_status[23:16];
assign builder_csrbank2_dfii_pi0_rddata1_w = main_litedramcore_phaseinjector0_status[15:8];
assign builder_csrbank2_dfii_pi0_rddata0_w = main_litedramcore_phaseinjector0_status[7:0];
assign main_litedramcore_phaseinjector0_we = builder_csrbank2_dfii_pi0_rddata0_we;
assign builder_csrbank2_dfii_pi1_command0_w = main_litedramcore_phaseinjector1_command_storage[5:0];
assign builder_csrbank2_dfii_pi1_address1_w = main_litedramcore_phaseinjector1_address_storage[14:8];
assign builder_csrbank2_dfii_pi1_address0_w = main_litedramcore_phaseinjector1_address_storage[7:0];
assign builder_csrbank2_dfii_pi1_baddress0_w = main_litedramcore_phaseinjector1_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi1_wrdata7_w = main_litedramcore_phaseinjector1_wrdata_storage[63:56];
assign builder_csrbank2_dfii_pi1_wrdata6_w = main_litedramcore_phaseinjector1_wrdata_storage[55:48];
assign builder_csrbank2_dfii_pi1_wrdata5_w = main_litedramcore_phaseinjector1_wrdata_storage[47:40];
assign builder_csrbank2_dfii_pi1_wrdata4_w = main_litedramcore_phaseinjector1_wrdata_storage[39:32];
assign builder_csrbank2_dfii_pi1_wrdata3_w = main_litedramcore_phaseinjector1_wrdata_storage[31:24];
assign builder_csrbank2_dfii_pi1_wrdata2_w = main_litedramcore_phaseinjector1_wrdata_storage[23:16];
assign builder_csrbank2_dfii_pi1_wrdata1_w = main_litedramcore_phaseinjector1_wrdata_storage[15:8];
assign builder_csrbank2_dfii_pi1_wrdata0_w = main_litedramcore_phaseinjector1_wrdata_storage[7:0];
assign builder_csrbank2_dfii_pi1_rddata7_w = main_litedramcore_phaseinjector1_status[63:56];
assign builder_csrbank2_dfii_pi1_rddata6_w = main_litedramcore_phaseinjector1_status[55:48];
assign builder_csrbank2_dfii_pi1_rddata5_w = main_litedramcore_phaseinjector1_status[47:40];
assign builder_csrbank2_dfii_pi1_rddata4_w = main_litedramcore_phaseinjector1_status[39:32];
assign builder_csrbank2_dfii_pi1_rddata3_w = main_litedramcore_phaseinjector1_status[31:24];
assign builder_csrbank2_dfii_pi1_rddata2_w = main_litedramcore_phaseinjector1_status[23:16];
assign builder_csrbank2_dfii_pi1_rddata1_w = main_litedramcore_phaseinjector1_status[15:8];
assign builder_csrbank2_dfii_pi1_rddata0_w = main_litedramcore_phaseinjector1_status[7:0];
assign main_litedramcore_phaseinjector1_we = builder_csrbank2_dfii_pi1_rddata0_we;
assign builder_csrbank2_dfii_pi2_command0_w = main_litedramcore_phaseinjector2_command_storage[5:0];
assign builder_csrbank2_dfii_pi2_address1_w = main_litedramcore_phaseinjector2_address_storage[14:8];
assign builder_csrbank2_dfii_pi2_address0_w = main_litedramcore_phaseinjector2_address_storage[7:0];
assign builder_csrbank2_dfii_pi2_baddress0_w = main_litedramcore_phaseinjector2_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi2_wrdata7_w = main_litedramcore_phaseinjector2_wrdata_storage[63:56];
assign builder_csrbank2_dfii_pi2_wrdata6_w = main_litedramcore_phaseinjector2_wrdata_storage[55:48];
assign builder_csrbank2_dfii_pi2_wrdata5_w = main_litedramcore_phaseinjector2_wrdata_storage[47:40];
assign builder_csrbank2_dfii_pi2_wrdata4_w = main_litedramcore_phaseinjector2_wrdata_storage[39:32];
assign builder_csrbank2_dfii_pi2_wrdata3_w = main_litedramcore_phaseinjector2_wrdata_storage[31:24];
assign builder_csrbank2_dfii_pi2_wrdata2_w = main_litedramcore_phaseinjector2_wrdata_storage[23:16];
assign builder_csrbank2_dfii_pi2_wrdata1_w = main_litedramcore_phaseinjector2_wrdata_storage[15:8];
assign builder_csrbank2_dfii_pi2_wrdata0_w = main_litedramcore_phaseinjector2_wrdata_storage[7:0];
assign builder_csrbank2_dfii_pi2_rddata7_w = main_litedramcore_phaseinjector2_status[63:56];
assign builder_csrbank2_dfii_pi2_rddata6_w = main_litedramcore_phaseinjector2_status[55:48];
assign builder_csrbank2_dfii_pi2_rddata5_w = main_litedramcore_phaseinjector2_status[47:40];
assign builder_csrbank2_dfii_pi2_rddata4_w = main_litedramcore_phaseinjector2_status[39:32];
assign builder_csrbank2_dfii_pi2_rddata3_w = main_litedramcore_phaseinjector2_status[31:24];
assign builder_csrbank2_dfii_pi2_rddata2_w = main_litedramcore_phaseinjector2_status[23:16];
assign builder_csrbank2_dfii_pi2_rddata1_w = main_litedramcore_phaseinjector2_status[15:8];
assign builder_csrbank2_dfii_pi2_rddata0_w = main_litedramcore_phaseinjector2_status[7:0];
assign main_litedramcore_phaseinjector2_we = builder_csrbank2_dfii_pi2_rddata0_we;
assign builder_csrbank2_dfii_pi3_command0_w = main_litedramcore_phaseinjector3_command_storage[5:0];
assign builder_csrbank2_dfii_pi3_address1_w = main_litedramcore_phaseinjector3_address_storage[14:8];
assign builder_csrbank2_dfii_pi3_address0_w = main_litedramcore_phaseinjector3_address_storage[7:0];
assign builder_csrbank2_dfii_pi3_baddress0_w = main_litedramcore_phaseinjector3_baddress_storage[2:0];
assign builder_csrbank2_dfii_pi3_wrdata7_w = main_litedramcore_phaseinjector3_wrdata_storage[63:56];
assign builder_csrbank2_dfii_pi3_wrdata6_w = main_litedramcore_phaseinjector3_wrdata_storage[55:48];
assign builder_csrbank2_dfii_pi3_wrdata5_w = main_litedramcore_phaseinjector3_wrdata_storage[47:40];
assign builder_csrbank2_dfii_pi3_wrdata4_w = main_litedramcore_phaseinjector3_wrdata_storage[39:32];
assign builder_csrbank2_dfii_pi3_wrdata3_w = main_litedramcore_phaseinjector3_wrdata_storage[31:24];
assign builder_csrbank2_dfii_pi3_wrdata2_w = main_litedramcore_phaseinjector3_wrdata_storage[23:16];
assign builder_csrbank2_dfii_pi3_wrdata1_w = main_litedramcore_phaseinjector3_wrdata_storage[15:8];
assign builder_csrbank2_dfii_pi3_wrdata0_w = main_litedramcore_phaseinjector3_wrdata_storage[7:0];
assign builder_csrbank2_dfii_pi3_rddata7_w = main_litedramcore_phaseinjector3_status[63:56];
assign builder_csrbank2_dfii_pi3_rddata6_w = main_litedramcore_phaseinjector3_status[55:48];
assign builder_csrbank2_dfii_pi3_rddata5_w = main_litedramcore_phaseinjector3_status[47:40];
assign builder_csrbank2_dfii_pi3_rddata4_w = main_litedramcore_phaseinjector3_status[39:32];
assign builder_csrbank2_dfii_pi3_rddata3_w = main_litedramcore_phaseinjector3_status[31:24];
assign builder_csrbank2_dfii_pi3_rddata2_w = main_litedramcore_phaseinjector3_status[23:16];
assign builder_csrbank2_dfii_pi3_rddata1_w = main_litedramcore_phaseinjector3_status[15:8];
assign builder_csrbank2_dfii_pi3_rddata0_w = main_litedramcore_phaseinjector3_status[7:0];
assign main_litedramcore_phaseinjector3_we = builder_csrbank2_dfii_pi3_rddata0_we;
assign builder_adr = main_litedramcore_adr;
assign builder_we = main_litedramcore_we;
assign builder_dat_w = main_litedramcore_dat_w;
assign main_litedramcore_dat_r = builder_dat_r;
assign builder_interface0_bank_bus_adr = builder_adr;
assign builder_interface1_bank_bus_adr = builder_adr;
assign builder_interface2_bank_bus_adr = builder_adr;
assign builder_interface0_bank_bus_we = builder_we;
assign builder_interface1_bank_bus_we = builder_we;
assign builder_interface2_bank_bus_we = builder_we;
assign builder_interface0_bank_bus_dat_w = builder_dat_w;
assign builder_interface1_bank_bus_dat_w = builder_dat_w;
assign builder_interface2_bank_bus_dat_w = builder_dat_w;
assign builder_dat_r = ((builder_interface0_bank_bus_dat_r | builder_interface1_bank_bus_dat_r) | builder_interface2_bank_bus_dat_r);

// synthesis translate_off
reg dummy_d_302;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed0 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[2];
		end
		2'd3: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[3];
		end
		3'd4: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[4];
		end
		3'd5: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[5];
		end
		3'd6: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[6];
		end
		default: begin
			builder_rhs_array_muxed0 <= main_litedramcore_choose_cmd_valids[7];
		end
	endcase
// synthesis translate_off
	dummy_d_302 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_303;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed1 <= 15'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine6_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed1 <= main_litedramcore_bankmachine7_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_303 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_304;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed2 <= 3'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine6_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed2 <= main_litedramcore_bankmachine7_cmd_payload_ba;
		end
	endcase
// synthesis translate_off
	dummy_d_304 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_305;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed3 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed3 <= main_litedramcore_bankmachine7_cmd_payload_is_read;
		end
	endcase
// synthesis translate_off
	dummy_d_305 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_306;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed4 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed4 <= main_litedramcore_bankmachine7_cmd_payload_is_write;
		end
	endcase
// synthesis translate_off
	dummy_d_306 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_307;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed5 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed5 <= main_litedramcore_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
// synthesis translate_off
	dummy_d_307 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_308;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed0 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine6_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed0 <= main_litedramcore_bankmachine7_cmd_payload_cas;
		end
	endcase
// synthesis translate_off
	dummy_d_308 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_309;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed1 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine6_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed1 <= main_litedramcore_bankmachine7_cmd_payload_ras;
		end
	endcase
// synthesis translate_off
	dummy_d_309 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_310;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed2 <= 1'd0;
	case (main_litedramcore_choose_cmd_grant)
		1'd0: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine6_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed2 <= main_litedramcore_bankmachine7_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_310 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_311;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed6 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[0];
		end
		1'd1: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[1];
		end
		2'd2: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[2];
		end
		2'd3: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[3];
		end
		3'd4: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[4];
		end
		3'd5: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[5];
		end
		3'd6: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[6];
		end
		default: begin
			builder_rhs_array_muxed6 <= main_litedramcore_choose_req_valids[7];
		end
	endcase
// synthesis translate_off
	dummy_d_311 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_312;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed7 <= 15'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine6_cmd_payload_a;
		end
		default: begin
			builder_rhs_array_muxed7 <= main_litedramcore_bankmachine7_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_312 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_313;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed8 <= 3'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine6_cmd_payload_ba;
		end
		default: begin
			builder_rhs_array_muxed8 <= main_litedramcore_bankmachine7_cmd_payload_ba;
		end
	endcase
// synthesis translate_off
	dummy_d_313 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_314;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed9 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			builder_rhs_array_muxed9 <= main_litedramcore_bankmachine7_cmd_payload_is_read;
		end
	endcase
// synthesis translate_off
	dummy_d_314 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_315;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed10 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			builder_rhs_array_muxed10 <= main_litedramcore_bankmachine7_cmd_payload_is_write;
		end
	endcase
// synthesis translate_off
	dummy_d_315 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_316;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed11 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			builder_rhs_array_muxed11 <= main_litedramcore_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
// synthesis translate_off
	dummy_d_316 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_317;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed3 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine6_cmd_payload_cas;
		end
		default: begin
			builder_t_array_muxed3 <= main_litedramcore_bankmachine7_cmd_payload_cas;
		end
	endcase
// synthesis translate_off
	dummy_d_317 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_318;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed4 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine6_cmd_payload_ras;
		end
		default: begin
			builder_t_array_muxed4 <= main_litedramcore_bankmachine7_cmd_payload_ras;
		end
	endcase
// synthesis translate_off
	dummy_d_318 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_319;
// synthesis translate_on
always @(*) begin
	builder_t_array_muxed5 <= 1'd0;
	case (main_litedramcore_choose_req_grant)
		1'd0: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine6_cmd_payload_we;
		end
		default: begin
			builder_t_array_muxed5 <= main_litedramcore_bankmachine7_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_319 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_320;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed12 <= 22'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed12 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_320 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_321;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed13 <= 1'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed13 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_321 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_322;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed14 <= 1'd0;
	case (builder_roundrobin0_grant)
		default: begin
			builder_rhs_array_muxed14 <= (((main_user_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_322 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_323;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed15 <= 22'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed15 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_323 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_324;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed16 <= 1'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed16 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_324 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_325;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed17 <= 1'd0;
	case (builder_roundrobin1_grant)
		default: begin
			builder_rhs_array_muxed17 <= (((main_user_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_325 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_326;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed18 <= 22'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed18 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_326 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_327;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed19 <= 1'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed19 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_327 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_328;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed20 <= 1'd0;
	case (builder_roundrobin2_grant)
		default: begin
			builder_rhs_array_muxed20 <= (((main_user_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_328 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_329;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed21 <= 22'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed21 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_329 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_330;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed22 <= 1'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed22 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_330 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_331;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed23 <= 1'd0;
	case (builder_roundrobin3_grant)
		default: begin
			builder_rhs_array_muxed23 <= (((main_user_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_331 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_332;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed24 <= 22'd0;
	case (builder_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed24 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_332 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_333;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed25 <= 1'd0;
	case (builder_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed25 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_333 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_334;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed26 <= 1'd0;
	case (builder_roundrobin4_grant)
		default: begin
			builder_rhs_array_muxed26 <= (((main_user_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_334 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_335;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed27 <= 22'd0;
	case (builder_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed27 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_335 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_336;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed28 <= 1'd0;
	case (builder_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed28 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_336 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_337;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed29 <= 1'd0;
	case (builder_roundrobin5_grant)
		default: begin
			builder_rhs_array_muxed29 <= (((main_user_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_337 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_338;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed30 <= 22'd0;
	case (builder_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed30 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_338 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_339;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed31 <= 1'd0;
	case (builder_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed31 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_339 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_340;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed32 <= 1'd0;
	case (builder_roundrobin6_grant)
		default: begin
			builder_rhs_array_muxed32 <= (((main_user_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_340 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_341;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed33 <= 22'd0;
	case (builder_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed33 <= {main_user_port_cmd_payload_addr[24:10], main_user_port_cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_341 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_342;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed34 <= 1'd0;
	case (builder_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed34 <= main_user_port_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_342 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_343;
// synthesis translate_on
always @(*) begin
	builder_rhs_array_muxed35 <= 1'd0;
	case (builder_roundrobin7_grant)
		default: begin
			builder_rhs_array_muxed35 <= (((main_user_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_litedramcore_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_litedramcore_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_litedramcore_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_litedramcore_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_litedramcore_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_litedramcore_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_litedramcore_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_user_port_cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_343 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_344;
// synthesis translate_on
always @(*) begin
	builder_array_muxed0 <= 3'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed0 <= main_litedramcore_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed0 <= main_litedramcore_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed0 <= main_litedramcore_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed0 <= main_litedramcore_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_344 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_345;
// synthesis translate_on
always @(*) begin
	builder_array_muxed1 <= 15'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed1 <= main_litedramcore_nop_a;
		end
		1'd1: begin
			builder_array_muxed1 <= main_litedramcore_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed1 <= main_litedramcore_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed1 <= main_litedramcore_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_345 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_346;
// synthesis translate_on
always @(*) begin
	builder_array_muxed2 <= 1'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed2 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed2 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed2 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed2 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_346 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_347;
// synthesis translate_on
always @(*) begin
	builder_array_muxed3 <= 1'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed3 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed3 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed3 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed3 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_347 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_348;
// synthesis translate_on
always @(*) begin
	builder_array_muxed4 <= 1'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed4 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed4 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed4 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed4 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_348 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_349;
// synthesis translate_on
always @(*) begin
	builder_array_muxed5 <= 1'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed5 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed5 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed5 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed5 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_349 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_350;
// synthesis translate_on
always @(*) begin
	builder_array_muxed6 <= 1'd0;
	case (main_litedramcore_steerer_sel0)
		1'd0: begin
			builder_array_muxed6 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed6 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed6 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed6 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_350 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_351;
// synthesis translate_on
always @(*) begin
	builder_array_muxed7 <= 3'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed7 <= main_litedramcore_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed7 <= main_litedramcore_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed7 <= main_litedramcore_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed7 <= main_litedramcore_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_351 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_352;
// synthesis translate_on
always @(*) begin
	builder_array_muxed8 <= 15'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed8 <= main_litedramcore_nop_a;
		end
		1'd1: begin
			builder_array_muxed8 <= main_litedramcore_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed8 <= main_litedramcore_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed8 <= main_litedramcore_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_352 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_353;
// synthesis translate_on
always @(*) begin
	builder_array_muxed9 <= 1'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed9 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed9 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed9 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed9 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_353 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_354;
// synthesis translate_on
always @(*) begin
	builder_array_muxed10 <= 1'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed10 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed10 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed10 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed10 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_354 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_355;
// synthesis translate_on
always @(*) begin
	builder_array_muxed11 <= 1'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed11 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed11 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed11 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed11 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_355 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_356;
// synthesis translate_on
always @(*) begin
	builder_array_muxed12 <= 1'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed12 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed12 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed12 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed12 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_356 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_357;
// synthesis translate_on
always @(*) begin
	builder_array_muxed13 <= 1'd0;
	case (main_litedramcore_steerer_sel1)
		1'd0: begin
			builder_array_muxed13 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed13 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed13 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed13 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_357 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_358;
// synthesis translate_on
always @(*) begin
	builder_array_muxed14 <= 3'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed14 <= main_litedramcore_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed14 <= main_litedramcore_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed14 <= main_litedramcore_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed14 <= main_litedramcore_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_358 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_359;
// synthesis translate_on
always @(*) begin
	builder_array_muxed15 <= 15'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed15 <= main_litedramcore_nop_a;
		end
		1'd1: begin
			builder_array_muxed15 <= main_litedramcore_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed15 <= main_litedramcore_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed15 <= main_litedramcore_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_359 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_360;
// synthesis translate_on
always @(*) begin
	builder_array_muxed16 <= 1'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed16 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed16 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed16 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed16 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_360 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_361;
// synthesis translate_on
always @(*) begin
	builder_array_muxed17 <= 1'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed17 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed17 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed17 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed17 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_361 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_362;
// synthesis translate_on
always @(*) begin
	builder_array_muxed18 <= 1'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed18 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed18 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed18 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed18 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_362 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_363;
// synthesis translate_on
always @(*) begin
	builder_array_muxed19 <= 1'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed19 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed19 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed19 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed19 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_363 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_364;
// synthesis translate_on
always @(*) begin
	builder_array_muxed20 <= 1'd0;
	case (main_litedramcore_steerer_sel2)
		1'd0: begin
			builder_array_muxed20 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed20 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed20 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed20 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_364 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_365;
// synthesis translate_on
always @(*) begin
	builder_array_muxed21 <= 3'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed21 <= main_litedramcore_nop_ba[2:0];
		end
		1'd1: begin
			builder_array_muxed21 <= main_litedramcore_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			builder_array_muxed21 <= main_litedramcore_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			builder_array_muxed21 <= main_litedramcore_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_365 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_366;
// synthesis translate_on
always @(*) begin
	builder_array_muxed22 <= 15'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed22 <= main_litedramcore_nop_a;
		end
		1'd1: begin
			builder_array_muxed22 <= main_litedramcore_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			builder_array_muxed22 <= main_litedramcore_choose_req_cmd_payload_a;
		end
		default: begin
			builder_array_muxed22 <= main_litedramcore_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_366 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_367;
// synthesis translate_on
always @(*) begin
	builder_array_muxed23 <= 1'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed23 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed23 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			builder_array_muxed23 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_cas);
		end
		default: begin
			builder_array_muxed23 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_367 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_368;
// synthesis translate_on
always @(*) begin
	builder_array_muxed24 <= 1'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed24 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed24 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			builder_array_muxed24 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_ras);
		end
		default: begin
			builder_array_muxed24 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_368 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_369;
// synthesis translate_on
always @(*) begin
	builder_array_muxed25 <= 1'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed25 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed25 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			builder_array_muxed25 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_we);
		end
		default: begin
			builder_array_muxed25 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_369 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_370;
// synthesis translate_on
always @(*) begin
	builder_array_muxed26 <= 1'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed26 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed26 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			builder_array_muxed26 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_read);
		end
		default: begin
			builder_array_muxed26 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_370 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_371;
// synthesis translate_on
always @(*) begin
	builder_array_muxed27 <= 1'd0;
	case (main_litedramcore_steerer_sel3)
		1'd0: begin
			builder_array_muxed27 <= 1'd0;
		end
		1'd1: begin
			builder_array_muxed27 <= ((main_litedramcore_choose_cmd_cmd_valid & main_litedramcore_choose_cmd_cmd_ready) & main_litedramcore_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			builder_array_muxed27 <= ((main_litedramcore_choose_req_cmd_valid & main_litedramcore_choose_req_cmd_ready) & main_litedramcore_choose_req_cmd_payload_is_write);
		end
		default: begin
			builder_array_muxed27 <= ((main_litedramcore_cmd_valid & main_litedramcore_cmd_ready) & main_litedramcore_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_371 = dummy_s;
// synthesis translate_on
end
assign builder_xilinxasyncresetsynchronizerimpl0 = ((~main_locked) | main_reset);
assign builder_xilinxasyncresetsynchronizerimpl1 = ((~main_locked) | main_reset);
assign builder_xilinxasyncresetsynchronizerimpl2 = ((~main_locked) | main_reset);
assign builder_xilinxasyncresetsynchronizerimpl3 = ((~main_locked) | main_reset);

always @(posedge iodelay_clk) begin
	if ((main_reset_counter != 1'd0)) begin
		main_reset_counter <= (main_reset_counter - 1'd1);
	end else begin
		main_ic_reset <= 1'd0;
	end
	if (iodelay_rst) begin
		main_reset_counter <= 4'd15;
		main_ic_reset <= 1'd1;
	end
end

always @(posedge sys_clk) begin
	builder_state <= builder_next_state;
	main_k7ddrphy_dqs_oe_delayed <= ((main_k7ddrphy_dqspattern0 | main_k7ddrphy_dqs_oe) | main_k7ddrphy_dqspattern1);
	main_k7ddrphy_dq_oe_delayed <= ((main_k7ddrphy_dqspattern0 | main_k7ddrphy_dq_oe) | main_k7ddrphy_dqspattern1);
	main_k7ddrphy_rddata_en_last <= main_k7ddrphy_rddata_en;
	main_k7ddrphy_dfi_p0_rddata_valid <= (main_k7ddrphy_rddata_en[7] | main_k7ddrphy_wlevel_en_storage);
	main_k7ddrphy_dfi_p1_rddata_valid <= (main_k7ddrphy_rddata_en[7] | main_k7ddrphy_wlevel_en_storage);
	main_k7ddrphy_dfi_p2_rddata_valid <= (main_k7ddrphy_rddata_en[7] | main_k7ddrphy_wlevel_en_storage);
	main_k7ddrphy_dfi_p3_rddata_valid <= (main_k7ddrphy_rddata_en[7] | main_k7ddrphy_wlevel_en_storage);
	main_k7ddrphy_wrdata_en_last <= main_k7ddrphy_wrdata_en;
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip0_value <= (main_k7ddrphy_bitslip0_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip0_value <= 1'd0;
	end
	main_k7ddrphy_bitslip0_r <= {main_k7ddrphy_bitslip0_i, main_k7ddrphy_bitslip0_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip1_value <= (main_k7ddrphy_bitslip1_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip1_value <= 1'd0;
	end
	main_k7ddrphy_bitslip1_r <= {main_k7ddrphy_bitslip1_i, main_k7ddrphy_bitslip1_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip2_value <= (main_k7ddrphy_bitslip2_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip2_value <= 1'd0;
	end
	main_k7ddrphy_bitslip2_r <= {main_k7ddrphy_bitslip2_i, main_k7ddrphy_bitslip2_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip3_value <= (main_k7ddrphy_bitslip3_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip3_value <= 1'd0;
	end
	main_k7ddrphy_bitslip3_r <= {main_k7ddrphy_bitslip3_i, main_k7ddrphy_bitslip3_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip4_value <= (main_k7ddrphy_bitslip4_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip4_value <= 1'd0;
	end
	main_k7ddrphy_bitslip4_r <= {main_k7ddrphy_bitslip4_i, main_k7ddrphy_bitslip4_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip5_value <= (main_k7ddrphy_bitslip5_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip5_value <= 1'd0;
	end
	main_k7ddrphy_bitslip5_r <= {main_k7ddrphy_bitslip5_i, main_k7ddrphy_bitslip5_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip6_value <= (main_k7ddrphy_bitslip6_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip6_value <= 1'd0;
	end
	main_k7ddrphy_bitslip6_r <= {main_k7ddrphy_bitslip6_i, main_k7ddrphy_bitslip6_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip7_value <= (main_k7ddrphy_bitslip7_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip7_value <= 1'd0;
	end
	main_k7ddrphy_bitslip7_r <= {main_k7ddrphy_bitslip7_i, main_k7ddrphy_bitslip7_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip8_value <= (main_k7ddrphy_bitslip8_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip8_value <= 1'd0;
	end
	main_k7ddrphy_bitslip8_r <= {main_k7ddrphy_bitslip8_i, main_k7ddrphy_bitslip8_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip9_value <= (main_k7ddrphy_bitslip9_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip9_value <= 1'd0;
	end
	main_k7ddrphy_bitslip9_r <= {main_k7ddrphy_bitslip9_i, main_k7ddrphy_bitslip9_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip10_value <= (main_k7ddrphy_bitslip10_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip10_value <= 1'd0;
	end
	main_k7ddrphy_bitslip10_r <= {main_k7ddrphy_bitslip10_i, main_k7ddrphy_bitslip10_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip11_value <= (main_k7ddrphy_bitslip11_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip11_value <= 1'd0;
	end
	main_k7ddrphy_bitslip11_r <= {main_k7ddrphy_bitslip11_i, main_k7ddrphy_bitslip11_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip12_value <= (main_k7ddrphy_bitslip12_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip12_value <= 1'd0;
	end
	main_k7ddrphy_bitslip12_r <= {main_k7ddrphy_bitslip12_i, main_k7ddrphy_bitslip12_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip13_value <= (main_k7ddrphy_bitslip13_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip13_value <= 1'd0;
	end
	main_k7ddrphy_bitslip13_r <= {main_k7ddrphy_bitslip13_i, main_k7ddrphy_bitslip13_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip14_value <= (main_k7ddrphy_bitslip14_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip14_value <= 1'd0;
	end
	main_k7ddrphy_bitslip14_r <= {main_k7ddrphy_bitslip14_i, main_k7ddrphy_bitslip14_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip15_value <= (main_k7ddrphy_bitslip15_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip15_value <= 1'd0;
	end
	main_k7ddrphy_bitslip15_r <= {main_k7ddrphy_bitslip15_i, main_k7ddrphy_bitslip15_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip16_value <= (main_k7ddrphy_bitslip16_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip16_value <= 1'd0;
	end
	main_k7ddrphy_bitslip16_r <= {main_k7ddrphy_bitslip16_i, main_k7ddrphy_bitslip16_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip17_value <= (main_k7ddrphy_bitslip17_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip17_value <= 1'd0;
	end
	main_k7ddrphy_bitslip17_r <= {main_k7ddrphy_bitslip17_i, main_k7ddrphy_bitslip17_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip18_value <= (main_k7ddrphy_bitslip18_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip18_value <= 1'd0;
	end
	main_k7ddrphy_bitslip18_r <= {main_k7ddrphy_bitslip18_i, main_k7ddrphy_bitslip18_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip19_value <= (main_k7ddrphy_bitslip19_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip19_value <= 1'd0;
	end
	main_k7ddrphy_bitslip19_r <= {main_k7ddrphy_bitslip19_i, main_k7ddrphy_bitslip19_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip20_value <= (main_k7ddrphy_bitslip20_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip20_value <= 1'd0;
	end
	main_k7ddrphy_bitslip20_r <= {main_k7ddrphy_bitslip20_i, main_k7ddrphy_bitslip20_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip21_value <= (main_k7ddrphy_bitslip21_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip21_value <= 1'd0;
	end
	main_k7ddrphy_bitslip21_r <= {main_k7ddrphy_bitslip21_i, main_k7ddrphy_bitslip21_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip22_value <= (main_k7ddrphy_bitslip22_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip22_value <= 1'd0;
	end
	main_k7ddrphy_bitslip22_r <= {main_k7ddrphy_bitslip22_i, main_k7ddrphy_bitslip22_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip23_value <= (main_k7ddrphy_bitslip23_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip23_value <= 1'd0;
	end
	main_k7ddrphy_bitslip23_r <= {main_k7ddrphy_bitslip23_i, main_k7ddrphy_bitslip23_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip24_value <= (main_k7ddrphy_bitslip24_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip24_value <= 1'd0;
	end
	main_k7ddrphy_bitslip24_r <= {main_k7ddrphy_bitslip24_i, main_k7ddrphy_bitslip24_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip25_value <= (main_k7ddrphy_bitslip25_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip25_value <= 1'd0;
	end
	main_k7ddrphy_bitslip25_r <= {main_k7ddrphy_bitslip25_i, main_k7ddrphy_bitslip25_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip26_value <= (main_k7ddrphy_bitslip26_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip26_value <= 1'd0;
	end
	main_k7ddrphy_bitslip26_r <= {main_k7ddrphy_bitslip26_i, main_k7ddrphy_bitslip26_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip27_value <= (main_k7ddrphy_bitslip27_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip27_value <= 1'd0;
	end
	main_k7ddrphy_bitslip27_r <= {main_k7ddrphy_bitslip27_i, main_k7ddrphy_bitslip27_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip28_value <= (main_k7ddrphy_bitslip28_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip28_value <= 1'd0;
	end
	main_k7ddrphy_bitslip28_r <= {main_k7ddrphy_bitslip28_i, main_k7ddrphy_bitslip28_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip29_value <= (main_k7ddrphy_bitslip29_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip29_value <= 1'd0;
	end
	main_k7ddrphy_bitslip29_r <= {main_k7ddrphy_bitslip29_i, main_k7ddrphy_bitslip29_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip30_value <= (main_k7ddrphy_bitslip30_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip30_value <= 1'd0;
	end
	main_k7ddrphy_bitslip30_r <= {main_k7ddrphy_bitslip30_i, main_k7ddrphy_bitslip30_r[23:8]};
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
		main_k7ddrphy_bitslip31_value <= (main_k7ddrphy_bitslip31_value + 1'd1);
	end
	if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re)) begin
		main_k7ddrphy_bitslip31_value <= 1'd0;
	end
	main_k7ddrphy_bitslip31_r <= {main_k7ddrphy_bitslip31_i, main_k7ddrphy_bitslip31_r[23:8]};
	if (main_litedramcore_inti_p0_rddata_valid) begin
		main_litedramcore_phaseinjector0_status <= main_litedramcore_inti_p0_rddata;
	end
	if (main_litedramcore_inti_p1_rddata_valid) begin
		main_litedramcore_phaseinjector1_status <= main_litedramcore_inti_p1_rddata;
	end
	if (main_litedramcore_inti_p2_rddata_valid) begin
		main_litedramcore_phaseinjector2_status <= main_litedramcore_inti_p2_rddata;
	end
	if (main_litedramcore_inti_p3_rddata_valid) begin
		main_litedramcore_phaseinjector3_status <= main_litedramcore_inti_p3_rddata;
	end
	if ((main_litedramcore_timer_wait & (~main_litedramcore_timer_done0))) begin
		main_litedramcore_timer_count1 <= (main_litedramcore_timer_count1 - 1'd1);
	end else begin
		main_litedramcore_timer_count1 <= 10'd781;
	end
	main_litedramcore_postponer_req_o <= 1'd0;
	if (main_litedramcore_postponer_req_i) begin
		main_litedramcore_postponer_count <= (main_litedramcore_postponer_count - 1'd1);
		if ((main_litedramcore_postponer_count == 1'd0)) begin
			main_litedramcore_postponer_count <= 1'd0;
			main_litedramcore_postponer_req_o <= 1'd1;
		end
	end
	if (main_litedramcore_sequencer_start0) begin
		main_litedramcore_sequencer_count <= 1'd0;
	end else begin
		if (main_litedramcore_sequencer_done1) begin
			if ((main_litedramcore_sequencer_count != 1'd0)) begin
				main_litedramcore_sequencer_count <= (main_litedramcore_sequencer_count - 1'd1);
			end
		end
	end
	main_litedramcore_cmd_payload_a <= 1'd0;
	main_litedramcore_cmd_payload_ba <= 1'd0;
	main_litedramcore_cmd_payload_cas <= 1'd0;
	main_litedramcore_cmd_payload_ras <= 1'd0;
	main_litedramcore_cmd_payload_we <= 1'd0;
	main_litedramcore_sequencer_done1 <= 1'd0;
	if ((main_litedramcore_sequencer_start1 & (main_litedramcore_sequencer_counter == 1'd0))) begin
		main_litedramcore_cmd_payload_a <= 11'd1024;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd0;
		main_litedramcore_cmd_payload_ras <= 1'd1;
		main_litedramcore_cmd_payload_we <= 1'd1;
	end
	if ((main_litedramcore_sequencer_counter == 2'd3)) begin
		main_litedramcore_cmd_payload_a <= 1'd0;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd1;
		main_litedramcore_cmd_payload_ras <= 1'd1;
		main_litedramcore_cmd_payload_we <= 1'd0;
	end
	if ((main_litedramcore_sequencer_counter == 6'd55)) begin
		main_litedramcore_cmd_payload_a <= 1'd0;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd0;
		main_litedramcore_cmd_payload_ras <= 1'd0;
		main_litedramcore_cmd_payload_we <= 1'd0;
		main_litedramcore_sequencer_done1 <= 1'd1;
	end
	if ((main_litedramcore_sequencer_counter == 6'd55)) begin
		main_litedramcore_sequencer_counter <= 1'd0;
	end else begin
		if ((main_litedramcore_sequencer_counter != 1'd0)) begin
			main_litedramcore_sequencer_counter <= (main_litedramcore_sequencer_counter + 1'd1);
		end else begin
			if (main_litedramcore_sequencer_start1) begin
				main_litedramcore_sequencer_counter <= 1'd1;
			end
		end
	end
	if ((main_litedramcore_zqcs_timer_wait & (~main_litedramcore_zqcs_timer_done0))) begin
		main_litedramcore_zqcs_timer_count1 <= (main_litedramcore_zqcs_timer_count1 - 1'd1);
	end else begin
		main_litedramcore_zqcs_timer_count1 <= 27'd99999999;
	end
	main_litedramcore_zqcs_executer_done <= 1'd0;
	if ((main_litedramcore_zqcs_executer_start & (main_litedramcore_zqcs_executer_counter == 1'd0))) begin
		main_litedramcore_cmd_payload_a <= 11'd1024;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd0;
		main_litedramcore_cmd_payload_ras <= 1'd1;
		main_litedramcore_cmd_payload_we <= 1'd1;
	end
	if ((main_litedramcore_zqcs_executer_counter == 2'd3)) begin
		main_litedramcore_cmd_payload_a <= 1'd0;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd0;
		main_litedramcore_cmd_payload_ras <= 1'd0;
		main_litedramcore_cmd_payload_we <= 1'd1;
	end
	if ((main_litedramcore_zqcs_executer_counter == 5'd19)) begin
		main_litedramcore_cmd_payload_a <= 1'd0;
		main_litedramcore_cmd_payload_ba <= 1'd0;
		main_litedramcore_cmd_payload_cas <= 1'd0;
		main_litedramcore_cmd_payload_ras <= 1'd0;
		main_litedramcore_cmd_payload_we <= 1'd0;
		main_litedramcore_zqcs_executer_done <= 1'd1;
	end
	if ((main_litedramcore_zqcs_executer_counter == 5'd19)) begin
		main_litedramcore_zqcs_executer_counter <= 1'd0;
	end else begin
		if ((main_litedramcore_zqcs_executer_counter != 1'd0)) begin
			main_litedramcore_zqcs_executer_counter <= (main_litedramcore_zqcs_executer_counter + 1'd1);
		end else begin
			if (main_litedramcore_zqcs_executer_start) begin
				main_litedramcore_zqcs_executer_counter <= 1'd1;
			end
		end
	end
	builder_refresher_state <= builder_refresher_next_state;
	if (main_litedramcore_bankmachine0_row_close) begin
		main_litedramcore_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine0_row_open) begin
			main_litedramcore_bankmachine0_row_opened <= 1'd1;
			main_litedramcore_bankmachine0_row <= main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_litedramcore_bankmachine0_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine0_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_litedramcore_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine0_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine0_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine0_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine0_cmd_buffer_source_valid) | main_litedramcore_bankmachine0_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine0_cmd_buffer_source_valid <= main_litedramcore_bankmachine0_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine0_cmd_buffer_source_first <= main_litedramcore_bankmachine0_cmd_buffer_sink_first;
		main_litedramcore_bankmachine0_cmd_buffer_source_last <= main_litedramcore_bankmachine0_cmd_buffer_sink_last;
		main_litedramcore_bankmachine0_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine0_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine0_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine0_twtpcon_valid) begin
		main_litedramcore_bankmachine0_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine0_twtpcon_ready)) begin
			main_litedramcore_bankmachine0_twtpcon_count <= (main_litedramcore_bankmachine0_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine0_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine0_trccon_valid) begin
		main_litedramcore_bankmachine0_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine0_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine0_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine0_trccon_ready)) begin
			main_litedramcore_bankmachine0_trccon_count <= (main_litedramcore_bankmachine0_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine0_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine0_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine0_trascon_valid) begin
		main_litedramcore_bankmachine0_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine0_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine0_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine0_trascon_ready)) begin
			main_litedramcore_bankmachine0_trascon_count <= (main_litedramcore_bankmachine0_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine0_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine0_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine0_state <= builder_bankmachine0_next_state;
	if (main_litedramcore_bankmachine1_row_close) begin
		main_litedramcore_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine1_row_open) begin
			main_litedramcore_bankmachine1_row_opened <= 1'd1;
			main_litedramcore_bankmachine1_row <= main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_litedramcore_bankmachine1_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine1_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_litedramcore_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine1_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine1_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine1_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine1_cmd_buffer_source_valid) | main_litedramcore_bankmachine1_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine1_cmd_buffer_source_valid <= main_litedramcore_bankmachine1_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine1_cmd_buffer_source_first <= main_litedramcore_bankmachine1_cmd_buffer_sink_first;
		main_litedramcore_bankmachine1_cmd_buffer_source_last <= main_litedramcore_bankmachine1_cmd_buffer_sink_last;
		main_litedramcore_bankmachine1_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine1_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine1_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine1_twtpcon_valid) begin
		main_litedramcore_bankmachine1_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine1_twtpcon_ready)) begin
			main_litedramcore_bankmachine1_twtpcon_count <= (main_litedramcore_bankmachine1_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine1_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine1_trccon_valid) begin
		main_litedramcore_bankmachine1_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine1_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine1_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine1_trccon_ready)) begin
			main_litedramcore_bankmachine1_trccon_count <= (main_litedramcore_bankmachine1_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine1_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine1_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine1_trascon_valid) begin
		main_litedramcore_bankmachine1_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine1_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine1_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine1_trascon_ready)) begin
			main_litedramcore_bankmachine1_trascon_count <= (main_litedramcore_bankmachine1_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine1_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine1_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine1_state <= builder_bankmachine1_next_state;
	if (main_litedramcore_bankmachine2_row_close) begin
		main_litedramcore_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine2_row_open) begin
			main_litedramcore_bankmachine2_row_opened <= 1'd1;
			main_litedramcore_bankmachine2_row <= main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_litedramcore_bankmachine2_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine2_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_litedramcore_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine2_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine2_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine2_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine2_cmd_buffer_source_valid) | main_litedramcore_bankmachine2_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine2_cmd_buffer_source_valid <= main_litedramcore_bankmachine2_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine2_cmd_buffer_source_first <= main_litedramcore_bankmachine2_cmd_buffer_sink_first;
		main_litedramcore_bankmachine2_cmd_buffer_source_last <= main_litedramcore_bankmachine2_cmd_buffer_sink_last;
		main_litedramcore_bankmachine2_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine2_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine2_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine2_twtpcon_valid) begin
		main_litedramcore_bankmachine2_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine2_twtpcon_ready)) begin
			main_litedramcore_bankmachine2_twtpcon_count <= (main_litedramcore_bankmachine2_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine2_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine2_trccon_valid) begin
		main_litedramcore_bankmachine2_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine2_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine2_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine2_trccon_ready)) begin
			main_litedramcore_bankmachine2_trccon_count <= (main_litedramcore_bankmachine2_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine2_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine2_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine2_trascon_valid) begin
		main_litedramcore_bankmachine2_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine2_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine2_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine2_trascon_ready)) begin
			main_litedramcore_bankmachine2_trascon_count <= (main_litedramcore_bankmachine2_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine2_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine2_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine2_state <= builder_bankmachine2_next_state;
	if (main_litedramcore_bankmachine3_row_close) begin
		main_litedramcore_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine3_row_open) begin
			main_litedramcore_bankmachine3_row_opened <= 1'd1;
			main_litedramcore_bankmachine3_row <= main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_litedramcore_bankmachine3_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine3_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_litedramcore_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine3_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine3_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine3_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine3_cmd_buffer_source_valid) | main_litedramcore_bankmachine3_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine3_cmd_buffer_source_valid <= main_litedramcore_bankmachine3_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine3_cmd_buffer_source_first <= main_litedramcore_bankmachine3_cmd_buffer_sink_first;
		main_litedramcore_bankmachine3_cmd_buffer_source_last <= main_litedramcore_bankmachine3_cmd_buffer_sink_last;
		main_litedramcore_bankmachine3_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine3_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine3_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine3_twtpcon_valid) begin
		main_litedramcore_bankmachine3_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine3_twtpcon_ready)) begin
			main_litedramcore_bankmachine3_twtpcon_count <= (main_litedramcore_bankmachine3_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine3_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine3_trccon_valid) begin
		main_litedramcore_bankmachine3_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine3_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine3_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine3_trccon_ready)) begin
			main_litedramcore_bankmachine3_trccon_count <= (main_litedramcore_bankmachine3_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine3_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine3_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine3_trascon_valid) begin
		main_litedramcore_bankmachine3_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine3_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine3_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine3_trascon_ready)) begin
			main_litedramcore_bankmachine3_trascon_count <= (main_litedramcore_bankmachine3_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine3_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine3_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine3_state <= builder_bankmachine3_next_state;
	if (main_litedramcore_bankmachine4_row_close) begin
		main_litedramcore_bankmachine4_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine4_row_open) begin
			main_litedramcore_bankmachine4_row_opened <= 1'd1;
			main_litedramcore_bankmachine4_row <= main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_litedramcore_bankmachine4_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine4_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_litedramcore_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_litedramcore_bankmachine4_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine4_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine4_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine4_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine4_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine4_cmd_buffer_source_valid) | main_litedramcore_bankmachine4_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine4_cmd_buffer_source_valid <= main_litedramcore_bankmachine4_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine4_cmd_buffer_source_first <= main_litedramcore_bankmachine4_cmd_buffer_sink_first;
		main_litedramcore_bankmachine4_cmd_buffer_source_last <= main_litedramcore_bankmachine4_cmd_buffer_sink_last;
		main_litedramcore_bankmachine4_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine4_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine4_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine4_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine4_twtpcon_valid) begin
		main_litedramcore_bankmachine4_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine4_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine4_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine4_twtpcon_ready)) begin
			main_litedramcore_bankmachine4_twtpcon_count <= (main_litedramcore_bankmachine4_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine4_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine4_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine4_trccon_valid) begin
		main_litedramcore_bankmachine4_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine4_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine4_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine4_trccon_ready)) begin
			main_litedramcore_bankmachine4_trccon_count <= (main_litedramcore_bankmachine4_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine4_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine4_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine4_trascon_valid) begin
		main_litedramcore_bankmachine4_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine4_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine4_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine4_trascon_ready)) begin
			main_litedramcore_bankmachine4_trascon_count <= (main_litedramcore_bankmachine4_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine4_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine4_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine4_state <= builder_bankmachine4_next_state;
	if (main_litedramcore_bankmachine5_row_close) begin
		main_litedramcore_bankmachine5_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine5_row_open) begin
			main_litedramcore_bankmachine5_row_opened <= 1'd1;
			main_litedramcore_bankmachine5_row <= main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_litedramcore_bankmachine5_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine5_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_litedramcore_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_litedramcore_bankmachine5_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine5_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine5_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine5_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine5_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine5_cmd_buffer_source_valid) | main_litedramcore_bankmachine5_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine5_cmd_buffer_source_valid <= main_litedramcore_bankmachine5_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine5_cmd_buffer_source_first <= main_litedramcore_bankmachine5_cmd_buffer_sink_first;
		main_litedramcore_bankmachine5_cmd_buffer_source_last <= main_litedramcore_bankmachine5_cmd_buffer_sink_last;
		main_litedramcore_bankmachine5_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine5_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine5_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine5_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine5_twtpcon_valid) begin
		main_litedramcore_bankmachine5_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine5_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine5_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine5_twtpcon_ready)) begin
			main_litedramcore_bankmachine5_twtpcon_count <= (main_litedramcore_bankmachine5_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine5_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine5_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine5_trccon_valid) begin
		main_litedramcore_bankmachine5_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine5_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine5_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine5_trccon_ready)) begin
			main_litedramcore_bankmachine5_trccon_count <= (main_litedramcore_bankmachine5_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine5_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine5_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine5_trascon_valid) begin
		main_litedramcore_bankmachine5_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine5_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine5_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine5_trascon_ready)) begin
			main_litedramcore_bankmachine5_trascon_count <= (main_litedramcore_bankmachine5_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine5_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine5_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine5_state <= builder_bankmachine5_next_state;
	if (main_litedramcore_bankmachine6_row_close) begin
		main_litedramcore_bankmachine6_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine6_row_open) begin
			main_litedramcore_bankmachine6_row_opened <= 1'd1;
			main_litedramcore_bankmachine6_row <= main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_litedramcore_bankmachine6_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine6_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_litedramcore_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_litedramcore_bankmachine6_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine6_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine6_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine6_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine6_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine6_cmd_buffer_source_valid) | main_litedramcore_bankmachine6_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine6_cmd_buffer_source_valid <= main_litedramcore_bankmachine6_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine6_cmd_buffer_source_first <= main_litedramcore_bankmachine6_cmd_buffer_sink_first;
		main_litedramcore_bankmachine6_cmd_buffer_source_last <= main_litedramcore_bankmachine6_cmd_buffer_sink_last;
		main_litedramcore_bankmachine6_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine6_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine6_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine6_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine6_twtpcon_valid) begin
		main_litedramcore_bankmachine6_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine6_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine6_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine6_twtpcon_ready)) begin
			main_litedramcore_bankmachine6_twtpcon_count <= (main_litedramcore_bankmachine6_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine6_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine6_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine6_trccon_valid) begin
		main_litedramcore_bankmachine6_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine6_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine6_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine6_trccon_ready)) begin
			main_litedramcore_bankmachine6_trccon_count <= (main_litedramcore_bankmachine6_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine6_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine6_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine6_trascon_valid) begin
		main_litedramcore_bankmachine6_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine6_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine6_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine6_trascon_ready)) begin
			main_litedramcore_bankmachine6_trascon_count <= (main_litedramcore_bankmachine6_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine6_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine6_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine6_state <= builder_bankmachine6_next_state;
	if (main_litedramcore_bankmachine7_row_close) begin
		main_litedramcore_bankmachine7_row_opened <= 1'd0;
	end else begin
		if (main_litedramcore_bankmachine7_row_open) begin
			main_litedramcore_bankmachine7_row_opened <= 1'd1;
			main_litedramcore_bankmachine7_row <= main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr[21:7];
		end
	end
	if (((main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_litedramcore_bankmachine7_cmd_buffer_lookahead_replace))) begin
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce <= (main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (main_litedramcore_bankmachine7_cmd_buffer_lookahead_do_read) begin
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_consume <= (main_litedramcore_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_litedramcore_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_litedramcore_bankmachine7_cmd_buffer_lookahead_replace))) begin
		if ((~main_litedramcore_bankmachine7_cmd_buffer_lookahead_do_read)) begin
			main_litedramcore_bankmachine7_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (main_litedramcore_bankmachine7_cmd_buffer_lookahead_do_read) begin
			main_litedramcore_bankmachine7_cmd_buffer_lookahead_level <= (main_litedramcore_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (((~main_litedramcore_bankmachine7_cmd_buffer_source_valid) | main_litedramcore_bankmachine7_cmd_buffer_source_ready)) begin
		main_litedramcore_bankmachine7_cmd_buffer_source_valid <= main_litedramcore_bankmachine7_cmd_buffer_sink_valid;
		main_litedramcore_bankmachine7_cmd_buffer_source_first <= main_litedramcore_bankmachine7_cmd_buffer_sink_first;
		main_litedramcore_bankmachine7_cmd_buffer_source_last <= main_litedramcore_bankmachine7_cmd_buffer_sink_last;
		main_litedramcore_bankmachine7_cmd_buffer_source_payload_we <= main_litedramcore_bankmachine7_cmd_buffer_sink_payload_we;
		main_litedramcore_bankmachine7_cmd_buffer_source_payload_addr <= main_litedramcore_bankmachine7_cmd_buffer_sink_payload_addr;
	end
	if (main_litedramcore_bankmachine7_twtpcon_valid) begin
		main_litedramcore_bankmachine7_twtpcon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine7_twtpcon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine7_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine7_twtpcon_ready)) begin
			main_litedramcore_bankmachine7_twtpcon_count <= (main_litedramcore_bankmachine7_twtpcon_count - 1'd1);
			if ((main_litedramcore_bankmachine7_twtpcon_count == 1'd1)) begin
				main_litedramcore_bankmachine7_twtpcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine7_trccon_valid) begin
		main_litedramcore_bankmachine7_trccon_count <= 3'd5;
		if (1'd0) begin
			main_litedramcore_bankmachine7_trccon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine7_trccon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine7_trccon_ready)) begin
			main_litedramcore_bankmachine7_trccon_count <= (main_litedramcore_bankmachine7_trccon_count - 1'd1);
			if ((main_litedramcore_bankmachine7_trccon_count == 1'd1)) begin
				main_litedramcore_bankmachine7_trccon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_bankmachine7_trascon_valid) begin
		main_litedramcore_bankmachine7_trascon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_bankmachine7_trascon_ready <= 1'd1;
		end else begin
			main_litedramcore_bankmachine7_trascon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_bankmachine7_trascon_ready)) begin
			main_litedramcore_bankmachine7_trascon_count <= (main_litedramcore_bankmachine7_trascon_count - 1'd1);
			if ((main_litedramcore_bankmachine7_trascon_count == 1'd1)) begin
				main_litedramcore_bankmachine7_trascon_ready <= 1'd1;
			end
		end
	end
	builder_bankmachine7_state <= builder_bankmachine7_next_state;
	if ((~main_litedramcore_en0)) begin
		main_litedramcore_time0 <= 5'd31;
	end else begin
		if ((~main_litedramcore_max_time0)) begin
			main_litedramcore_time0 <= (main_litedramcore_time0 - 1'd1);
		end
	end
	if ((~main_litedramcore_en1)) begin
		main_litedramcore_time1 <= 4'd15;
	end else begin
		if ((~main_litedramcore_max_time1)) begin
			main_litedramcore_time1 <= (main_litedramcore_time1 - 1'd1);
		end
	end
	if (main_litedramcore_choose_cmd_ce) begin
		case (main_litedramcore_choose_cmd_grant)
			1'd0: begin
				if (main_litedramcore_choose_cmd_request[1]) begin
					main_litedramcore_choose_cmd_grant <= 1'd1;
				end else begin
					if (main_litedramcore_choose_cmd_request[2]) begin
						main_litedramcore_choose_cmd_grant <= 2'd2;
					end else begin
						if (main_litedramcore_choose_cmd_request[3]) begin
							main_litedramcore_choose_cmd_grant <= 2'd3;
						end else begin
							if (main_litedramcore_choose_cmd_request[4]) begin
								main_litedramcore_choose_cmd_grant <= 3'd4;
							end else begin
								if (main_litedramcore_choose_cmd_request[5]) begin
									main_litedramcore_choose_cmd_grant <= 3'd5;
								end else begin
									if (main_litedramcore_choose_cmd_request[6]) begin
										main_litedramcore_choose_cmd_grant <= 3'd6;
									end else begin
										if (main_litedramcore_choose_cmd_request[7]) begin
											main_litedramcore_choose_cmd_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (main_litedramcore_choose_cmd_request[2]) begin
					main_litedramcore_choose_cmd_grant <= 2'd2;
				end else begin
					if (main_litedramcore_choose_cmd_request[3]) begin
						main_litedramcore_choose_cmd_grant <= 2'd3;
					end else begin
						if (main_litedramcore_choose_cmd_request[4]) begin
							main_litedramcore_choose_cmd_grant <= 3'd4;
						end else begin
							if (main_litedramcore_choose_cmd_request[5]) begin
								main_litedramcore_choose_cmd_grant <= 3'd5;
							end else begin
								if (main_litedramcore_choose_cmd_request[6]) begin
									main_litedramcore_choose_cmd_grant <= 3'd6;
								end else begin
									if (main_litedramcore_choose_cmd_request[7]) begin
										main_litedramcore_choose_cmd_grant <= 3'd7;
									end else begin
										if (main_litedramcore_choose_cmd_request[0]) begin
											main_litedramcore_choose_cmd_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (main_litedramcore_choose_cmd_request[3]) begin
					main_litedramcore_choose_cmd_grant <= 2'd3;
				end else begin
					if (main_litedramcore_choose_cmd_request[4]) begin
						main_litedramcore_choose_cmd_grant <= 3'd4;
					end else begin
						if (main_litedramcore_choose_cmd_request[5]) begin
							main_litedramcore_choose_cmd_grant <= 3'd5;
						end else begin
							if (main_litedramcore_choose_cmd_request[6]) begin
								main_litedramcore_choose_cmd_grant <= 3'd6;
							end else begin
								if (main_litedramcore_choose_cmd_request[7]) begin
									main_litedramcore_choose_cmd_grant <= 3'd7;
								end else begin
									if (main_litedramcore_choose_cmd_request[0]) begin
										main_litedramcore_choose_cmd_grant <= 1'd0;
									end else begin
										if (main_litedramcore_choose_cmd_request[1]) begin
											main_litedramcore_choose_cmd_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (main_litedramcore_choose_cmd_request[4]) begin
					main_litedramcore_choose_cmd_grant <= 3'd4;
				end else begin
					if (main_litedramcore_choose_cmd_request[5]) begin
						main_litedramcore_choose_cmd_grant <= 3'd5;
					end else begin
						if (main_litedramcore_choose_cmd_request[6]) begin
							main_litedramcore_choose_cmd_grant <= 3'd6;
						end else begin
							if (main_litedramcore_choose_cmd_request[7]) begin
								main_litedramcore_choose_cmd_grant <= 3'd7;
							end else begin
								if (main_litedramcore_choose_cmd_request[0]) begin
									main_litedramcore_choose_cmd_grant <= 1'd0;
								end else begin
									if (main_litedramcore_choose_cmd_request[1]) begin
										main_litedramcore_choose_cmd_grant <= 1'd1;
									end else begin
										if (main_litedramcore_choose_cmd_request[2]) begin
											main_litedramcore_choose_cmd_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (main_litedramcore_choose_cmd_request[5]) begin
					main_litedramcore_choose_cmd_grant <= 3'd5;
				end else begin
					if (main_litedramcore_choose_cmd_request[6]) begin
						main_litedramcore_choose_cmd_grant <= 3'd6;
					end else begin
						if (main_litedramcore_choose_cmd_request[7]) begin
							main_litedramcore_choose_cmd_grant <= 3'd7;
						end else begin
							if (main_litedramcore_choose_cmd_request[0]) begin
								main_litedramcore_choose_cmd_grant <= 1'd0;
							end else begin
								if (main_litedramcore_choose_cmd_request[1]) begin
									main_litedramcore_choose_cmd_grant <= 1'd1;
								end else begin
									if (main_litedramcore_choose_cmd_request[2]) begin
										main_litedramcore_choose_cmd_grant <= 2'd2;
									end else begin
										if (main_litedramcore_choose_cmd_request[3]) begin
											main_litedramcore_choose_cmd_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (main_litedramcore_choose_cmd_request[6]) begin
					main_litedramcore_choose_cmd_grant <= 3'd6;
				end else begin
					if (main_litedramcore_choose_cmd_request[7]) begin
						main_litedramcore_choose_cmd_grant <= 3'd7;
					end else begin
						if (main_litedramcore_choose_cmd_request[0]) begin
							main_litedramcore_choose_cmd_grant <= 1'd0;
						end else begin
							if (main_litedramcore_choose_cmd_request[1]) begin
								main_litedramcore_choose_cmd_grant <= 1'd1;
							end else begin
								if (main_litedramcore_choose_cmd_request[2]) begin
									main_litedramcore_choose_cmd_grant <= 2'd2;
								end else begin
									if (main_litedramcore_choose_cmd_request[3]) begin
										main_litedramcore_choose_cmd_grant <= 2'd3;
									end else begin
										if (main_litedramcore_choose_cmd_request[4]) begin
											main_litedramcore_choose_cmd_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (main_litedramcore_choose_cmd_request[7]) begin
					main_litedramcore_choose_cmd_grant <= 3'd7;
				end else begin
					if (main_litedramcore_choose_cmd_request[0]) begin
						main_litedramcore_choose_cmd_grant <= 1'd0;
					end else begin
						if (main_litedramcore_choose_cmd_request[1]) begin
							main_litedramcore_choose_cmd_grant <= 1'd1;
						end else begin
							if (main_litedramcore_choose_cmd_request[2]) begin
								main_litedramcore_choose_cmd_grant <= 2'd2;
							end else begin
								if (main_litedramcore_choose_cmd_request[3]) begin
									main_litedramcore_choose_cmd_grant <= 2'd3;
								end else begin
									if (main_litedramcore_choose_cmd_request[4]) begin
										main_litedramcore_choose_cmd_grant <= 3'd4;
									end else begin
										if (main_litedramcore_choose_cmd_request[5]) begin
											main_litedramcore_choose_cmd_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (main_litedramcore_choose_cmd_request[0]) begin
					main_litedramcore_choose_cmd_grant <= 1'd0;
				end else begin
					if (main_litedramcore_choose_cmd_request[1]) begin
						main_litedramcore_choose_cmd_grant <= 1'd1;
					end else begin
						if (main_litedramcore_choose_cmd_request[2]) begin
							main_litedramcore_choose_cmd_grant <= 2'd2;
						end else begin
							if (main_litedramcore_choose_cmd_request[3]) begin
								main_litedramcore_choose_cmd_grant <= 2'd3;
							end else begin
								if (main_litedramcore_choose_cmd_request[4]) begin
									main_litedramcore_choose_cmd_grant <= 3'd4;
								end else begin
									if (main_litedramcore_choose_cmd_request[5]) begin
										main_litedramcore_choose_cmd_grant <= 3'd5;
									end else begin
										if (main_litedramcore_choose_cmd_request[6]) begin
											main_litedramcore_choose_cmd_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	if (main_litedramcore_choose_req_ce) begin
		case (main_litedramcore_choose_req_grant)
			1'd0: begin
				if (main_litedramcore_choose_req_request[1]) begin
					main_litedramcore_choose_req_grant <= 1'd1;
				end else begin
					if (main_litedramcore_choose_req_request[2]) begin
						main_litedramcore_choose_req_grant <= 2'd2;
					end else begin
						if (main_litedramcore_choose_req_request[3]) begin
							main_litedramcore_choose_req_grant <= 2'd3;
						end else begin
							if (main_litedramcore_choose_req_request[4]) begin
								main_litedramcore_choose_req_grant <= 3'd4;
							end else begin
								if (main_litedramcore_choose_req_request[5]) begin
									main_litedramcore_choose_req_grant <= 3'd5;
								end else begin
									if (main_litedramcore_choose_req_request[6]) begin
										main_litedramcore_choose_req_grant <= 3'd6;
									end else begin
										if (main_litedramcore_choose_req_request[7]) begin
											main_litedramcore_choose_req_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (main_litedramcore_choose_req_request[2]) begin
					main_litedramcore_choose_req_grant <= 2'd2;
				end else begin
					if (main_litedramcore_choose_req_request[3]) begin
						main_litedramcore_choose_req_grant <= 2'd3;
					end else begin
						if (main_litedramcore_choose_req_request[4]) begin
							main_litedramcore_choose_req_grant <= 3'd4;
						end else begin
							if (main_litedramcore_choose_req_request[5]) begin
								main_litedramcore_choose_req_grant <= 3'd5;
							end else begin
								if (main_litedramcore_choose_req_request[6]) begin
									main_litedramcore_choose_req_grant <= 3'd6;
								end else begin
									if (main_litedramcore_choose_req_request[7]) begin
										main_litedramcore_choose_req_grant <= 3'd7;
									end else begin
										if (main_litedramcore_choose_req_request[0]) begin
											main_litedramcore_choose_req_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (main_litedramcore_choose_req_request[3]) begin
					main_litedramcore_choose_req_grant <= 2'd3;
				end else begin
					if (main_litedramcore_choose_req_request[4]) begin
						main_litedramcore_choose_req_grant <= 3'd4;
					end else begin
						if (main_litedramcore_choose_req_request[5]) begin
							main_litedramcore_choose_req_grant <= 3'd5;
						end else begin
							if (main_litedramcore_choose_req_request[6]) begin
								main_litedramcore_choose_req_grant <= 3'd6;
							end else begin
								if (main_litedramcore_choose_req_request[7]) begin
									main_litedramcore_choose_req_grant <= 3'd7;
								end else begin
									if (main_litedramcore_choose_req_request[0]) begin
										main_litedramcore_choose_req_grant <= 1'd0;
									end else begin
										if (main_litedramcore_choose_req_request[1]) begin
											main_litedramcore_choose_req_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (main_litedramcore_choose_req_request[4]) begin
					main_litedramcore_choose_req_grant <= 3'd4;
				end else begin
					if (main_litedramcore_choose_req_request[5]) begin
						main_litedramcore_choose_req_grant <= 3'd5;
					end else begin
						if (main_litedramcore_choose_req_request[6]) begin
							main_litedramcore_choose_req_grant <= 3'd6;
						end else begin
							if (main_litedramcore_choose_req_request[7]) begin
								main_litedramcore_choose_req_grant <= 3'd7;
							end else begin
								if (main_litedramcore_choose_req_request[0]) begin
									main_litedramcore_choose_req_grant <= 1'd0;
								end else begin
									if (main_litedramcore_choose_req_request[1]) begin
										main_litedramcore_choose_req_grant <= 1'd1;
									end else begin
										if (main_litedramcore_choose_req_request[2]) begin
											main_litedramcore_choose_req_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (main_litedramcore_choose_req_request[5]) begin
					main_litedramcore_choose_req_grant <= 3'd5;
				end else begin
					if (main_litedramcore_choose_req_request[6]) begin
						main_litedramcore_choose_req_grant <= 3'd6;
					end else begin
						if (main_litedramcore_choose_req_request[7]) begin
							main_litedramcore_choose_req_grant <= 3'd7;
						end else begin
							if (main_litedramcore_choose_req_request[0]) begin
								main_litedramcore_choose_req_grant <= 1'd0;
							end else begin
								if (main_litedramcore_choose_req_request[1]) begin
									main_litedramcore_choose_req_grant <= 1'd1;
								end else begin
									if (main_litedramcore_choose_req_request[2]) begin
										main_litedramcore_choose_req_grant <= 2'd2;
									end else begin
										if (main_litedramcore_choose_req_request[3]) begin
											main_litedramcore_choose_req_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (main_litedramcore_choose_req_request[6]) begin
					main_litedramcore_choose_req_grant <= 3'd6;
				end else begin
					if (main_litedramcore_choose_req_request[7]) begin
						main_litedramcore_choose_req_grant <= 3'd7;
					end else begin
						if (main_litedramcore_choose_req_request[0]) begin
							main_litedramcore_choose_req_grant <= 1'd0;
						end else begin
							if (main_litedramcore_choose_req_request[1]) begin
								main_litedramcore_choose_req_grant <= 1'd1;
							end else begin
								if (main_litedramcore_choose_req_request[2]) begin
									main_litedramcore_choose_req_grant <= 2'd2;
								end else begin
									if (main_litedramcore_choose_req_request[3]) begin
										main_litedramcore_choose_req_grant <= 2'd3;
									end else begin
										if (main_litedramcore_choose_req_request[4]) begin
											main_litedramcore_choose_req_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (main_litedramcore_choose_req_request[7]) begin
					main_litedramcore_choose_req_grant <= 3'd7;
				end else begin
					if (main_litedramcore_choose_req_request[0]) begin
						main_litedramcore_choose_req_grant <= 1'd0;
					end else begin
						if (main_litedramcore_choose_req_request[1]) begin
							main_litedramcore_choose_req_grant <= 1'd1;
						end else begin
							if (main_litedramcore_choose_req_request[2]) begin
								main_litedramcore_choose_req_grant <= 2'd2;
							end else begin
								if (main_litedramcore_choose_req_request[3]) begin
									main_litedramcore_choose_req_grant <= 2'd3;
								end else begin
									if (main_litedramcore_choose_req_request[4]) begin
										main_litedramcore_choose_req_grant <= 3'd4;
									end else begin
										if (main_litedramcore_choose_req_request[5]) begin
											main_litedramcore_choose_req_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (main_litedramcore_choose_req_request[0]) begin
					main_litedramcore_choose_req_grant <= 1'd0;
				end else begin
					if (main_litedramcore_choose_req_request[1]) begin
						main_litedramcore_choose_req_grant <= 1'd1;
					end else begin
						if (main_litedramcore_choose_req_request[2]) begin
							main_litedramcore_choose_req_grant <= 2'd2;
						end else begin
							if (main_litedramcore_choose_req_request[3]) begin
								main_litedramcore_choose_req_grant <= 2'd3;
							end else begin
								if (main_litedramcore_choose_req_request[4]) begin
									main_litedramcore_choose_req_grant <= 3'd4;
								end else begin
									if (main_litedramcore_choose_req_request[5]) begin
										main_litedramcore_choose_req_grant <= 3'd5;
									end else begin
										if (main_litedramcore_choose_req_request[6]) begin
											main_litedramcore_choose_req_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	main_litedramcore_dfi_p0_cs_n <= 1'd0;
	main_litedramcore_dfi_p0_bank <= builder_array_muxed0;
	main_litedramcore_dfi_p0_address <= builder_array_muxed1;
	main_litedramcore_dfi_p0_cas_n <= (~builder_array_muxed2);
	main_litedramcore_dfi_p0_ras_n <= (~builder_array_muxed3);
	main_litedramcore_dfi_p0_we_n <= (~builder_array_muxed4);
	main_litedramcore_dfi_p0_rddata_en <= builder_array_muxed5;
	main_litedramcore_dfi_p0_wrdata_en <= builder_array_muxed6;
	main_litedramcore_dfi_p1_cs_n <= 1'd0;
	main_litedramcore_dfi_p1_bank <= builder_array_muxed7;
	main_litedramcore_dfi_p1_address <= builder_array_muxed8;
	main_litedramcore_dfi_p1_cas_n <= (~builder_array_muxed9);
	main_litedramcore_dfi_p1_ras_n <= (~builder_array_muxed10);
	main_litedramcore_dfi_p1_we_n <= (~builder_array_muxed11);
	main_litedramcore_dfi_p1_rddata_en <= builder_array_muxed12;
	main_litedramcore_dfi_p1_wrdata_en <= builder_array_muxed13;
	main_litedramcore_dfi_p2_cs_n <= 1'd0;
	main_litedramcore_dfi_p2_bank <= builder_array_muxed14;
	main_litedramcore_dfi_p2_address <= builder_array_muxed15;
	main_litedramcore_dfi_p2_cas_n <= (~builder_array_muxed16);
	main_litedramcore_dfi_p2_ras_n <= (~builder_array_muxed17);
	main_litedramcore_dfi_p2_we_n <= (~builder_array_muxed18);
	main_litedramcore_dfi_p2_rddata_en <= builder_array_muxed19;
	main_litedramcore_dfi_p2_wrdata_en <= builder_array_muxed20;
	main_litedramcore_dfi_p3_cs_n <= 1'd0;
	main_litedramcore_dfi_p3_bank <= builder_array_muxed21;
	main_litedramcore_dfi_p3_address <= builder_array_muxed22;
	main_litedramcore_dfi_p3_cas_n <= (~builder_array_muxed23);
	main_litedramcore_dfi_p3_ras_n <= (~builder_array_muxed24);
	main_litedramcore_dfi_p3_we_n <= (~builder_array_muxed25);
	main_litedramcore_dfi_p3_rddata_en <= builder_array_muxed26;
	main_litedramcore_dfi_p3_wrdata_en <= builder_array_muxed27;
	if (main_litedramcore_trrdcon_valid) begin
		main_litedramcore_trrdcon_count <= 1'd1;
		if (1'd0) begin
			main_litedramcore_trrdcon_ready <= 1'd1;
		end else begin
			main_litedramcore_trrdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_trrdcon_ready)) begin
			main_litedramcore_trrdcon_count <= (main_litedramcore_trrdcon_count - 1'd1);
			if ((main_litedramcore_trrdcon_count == 1'd1)) begin
				main_litedramcore_trrdcon_ready <= 1'd1;
			end
		end
	end
	main_litedramcore_tfawcon_window <= {main_litedramcore_tfawcon_window, main_litedramcore_tfawcon_valid};
	if ((main_litedramcore_tfawcon_count < 3'd4)) begin
		if ((main_litedramcore_tfawcon_count == 2'd3)) begin
			main_litedramcore_tfawcon_ready <= (~main_litedramcore_tfawcon_valid);
		end else begin
			main_litedramcore_tfawcon_ready <= 1'd1;
		end
	end
	if (main_litedramcore_tccdcon_valid) begin
		main_litedramcore_tccdcon_count <= 1'd0;
		if (1'd1) begin
			main_litedramcore_tccdcon_ready <= 1'd1;
		end else begin
			main_litedramcore_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_tccdcon_ready)) begin
			main_litedramcore_tccdcon_count <= (main_litedramcore_tccdcon_count - 1'd1);
			if ((main_litedramcore_tccdcon_count == 1'd1)) begin
				main_litedramcore_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (main_litedramcore_twtrcon_valid) begin
		main_litedramcore_twtrcon_count <= 3'd4;
		if (1'd0) begin
			main_litedramcore_twtrcon_ready <= 1'd1;
		end else begin
			main_litedramcore_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~main_litedramcore_twtrcon_ready)) begin
			main_litedramcore_twtrcon_count <= (main_litedramcore_twtrcon_count - 1'd1);
			if ((main_litedramcore_twtrcon_count == 1'd1)) begin
				main_litedramcore_twtrcon_ready <= 1'd1;
			end
		end
	end
	builder_multiplexer_state <= builder_multiplexer_next_state;
	builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_litedramcore_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_litedramcore_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_litedramcore_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_litedramcore_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_litedramcore_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_litedramcore_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_litedramcore_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_litedramcore_interface_bank7_wdata_ready));
	builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0;
	builder_new_master_wdata_ready2 <= builder_new_master_wdata_ready1;
	builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_litedramcore_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_litedramcore_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_litedramcore_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_litedramcore_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_litedramcore_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_litedramcore_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_litedramcore_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_litedramcore_interface_bank7_rdata_valid));
	builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
	builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
	builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
	builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3;
	builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4;
	builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5;
	builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6;
	builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7;
	builder_interface0_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank0_sel) begin
		case (builder_interface0_bank_bus_adr[0])
			1'd0: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_init_done0_w;
			end
			1'd1: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_init_error0_w;
			end
		endcase
	end
	if (builder_csrbank0_init_done0_re) begin
		main_init_done_storage <= builder_csrbank0_init_done0_r;
	end
	main_init_done_re <= builder_csrbank0_init_done0_re;
	if (builder_csrbank0_init_error0_re) begin
		main_init_error_storage <= builder_csrbank0_init_error0_r;
	end
	main_init_error_re <= builder_csrbank0_init_error0_re;
	builder_interface1_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank1_sel) begin
		case (builder_interface1_bank_bus_adr[3:0])
			1'd0: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_half_sys8x_taps0_w;
			end
			1'd1: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_wlevel_en0_w;
			end
			2'd2: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_wlevel_strobe_w;
			end
			2'd3: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_cdly_rst_w;
			end
			3'd4: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_cdly_inc_w;
			end
			3'd5: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_dly_sel0_w;
			end
			3'd6: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_rst_w;
			end
			3'd7: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_inc_w;
			end
			4'd8: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_bitslip_rst_w;
			end
			4'd9: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_bitslip_w;
			end
			4'd10: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_rst_w;
			end
			4'd11: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_inc_w;
			end
			4'd12: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dqs_rst_w;
			end
			4'd13: begin
				builder_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dqs_inc_w;
			end
		endcase
	end
	if (builder_csrbank1_half_sys8x_taps0_re) begin
		main_k7ddrphy_half_sys8x_taps_storage[4:0] <= builder_csrbank1_half_sys8x_taps0_r;
	end
	main_k7ddrphy_half_sys8x_taps_re <= builder_csrbank1_half_sys8x_taps0_re;
	if (builder_csrbank1_wlevel_en0_re) begin
		main_k7ddrphy_wlevel_en_storage <= builder_csrbank1_wlevel_en0_r;
	end
	main_k7ddrphy_wlevel_en_re <= builder_csrbank1_wlevel_en0_re;
	if (builder_csrbank1_dly_sel0_re) begin
		main_k7ddrphy_dly_sel_storage[3:0] <= builder_csrbank1_dly_sel0_r;
	end
	main_k7ddrphy_dly_sel_re <= builder_csrbank1_dly_sel0_re;
	builder_interface2_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank2_sel) begin
		case (builder_interface2_bank_bus_adr[6:0])
			1'd0: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_control0_w;
			end
			1'd1: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_command0_w;
			end
			2'd2: begin
				builder_interface2_bank_bus_dat_r <= main_litedramcore_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_address1_w;
			end
			3'd4: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_address0_w;
			end
			3'd5: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata7_w;
			end
			3'd7: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata6_w;
			end
			4'd8: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata5_w;
			end
			4'd9: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata4_w;
			end
			4'd10: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata3_w;
			end
			4'd11: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata2_w;
			end
			4'd12: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata1_w;
			end
			4'd13: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_wrdata0_w;
			end
			4'd14: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata7_w;
			end
			4'd15: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata6_w;
			end
			5'd16: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata5_w;
			end
			5'd17: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata4_w;
			end
			5'd18: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata3_w;
			end
			5'd19: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata2_w;
			end
			5'd20: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata1_w;
			end
			5'd21: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi0_rddata0_w;
			end
			5'd22: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_command0_w;
			end
			5'd23: begin
				builder_interface2_bank_bus_dat_r <= main_litedramcore_phaseinjector1_command_issue_w;
			end
			5'd24: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_address1_w;
			end
			5'd25: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_address0_w;
			end
			5'd26: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_baddress0_w;
			end
			5'd27: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata7_w;
			end
			5'd28: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata6_w;
			end
			5'd29: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata5_w;
			end
			5'd30: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata4_w;
			end
			5'd31: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata3_w;
			end
			6'd32: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata2_w;
			end
			6'd33: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata1_w;
			end
			6'd34: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_wrdata0_w;
			end
			6'd35: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata7_w;
			end
			6'd36: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata6_w;
			end
			6'd37: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata5_w;
			end
			6'd38: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata4_w;
			end
			6'd39: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata3_w;
			end
			6'd40: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata2_w;
			end
			6'd41: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata1_w;
			end
			6'd42: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi1_rddata0_w;
			end
			6'd43: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_command0_w;
			end
			6'd44: begin
				builder_interface2_bank_bus_dat_r <= main_litedramcore_phaseinjector2_command_issue_w;
			end
			6'd45: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_address1_w;
			end
			6'd46: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_address0_w;
			end
			6'd47: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_baddress0_w;
			end
			6'd48: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata7_w;
			end
			6'd49: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata6_w;
			end
			6'd50: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata5_w;
			end
			6'd51: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata4_w;
			end
			6'd52: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata3_w;
			end
			6'd53: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata2_w;
			end
			6'd54: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata1_w;
			end
			6'd55: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_wrdata0_w;
			end
			6'd56: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata7_w;
			end
			6'd57: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata6_w;
			end
			6'd58: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata5_w;
			end
			6'd59: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata4_w;
			end
			6'd60: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata3_w;
			end
			6'd61: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata2_w;
			end
			6'd62: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata1_w;
			end
			6'd63: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi2_rddata0_w;
			end
			7'd64: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_command0_w;
			end
			7'd65: begin
				builder_interface2_bank_bus_dat_r <= main_litedramcore_phaseinjector3_command_issue_w;
			end
			7'd66: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_address1_w;
			end
			7'd67: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_address0_w;
			end
			7'd68: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_baddress0_w;
			end
			7'd69: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata7_w;
			end
			7'd70: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata6_w;
			end
			7'd71: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata5_w;
			end
			7'd72: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata4_w;
			end
			7'd73: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata3_w;
			end
			7'd74: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata2_w;
			end
			7'd75: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata1_w;
			end
			7'd76: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_wrdata0_w;
			end
			7'd77: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata7_w;
			end
			7'd78: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata6_w;
			end
			7'd79: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata5_w;
			end
			7'd80: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata4_w;
			end
			7'd81: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata3_w;
			end
			7'd82: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata2_w;
			end
			7'd83: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata1_w;
			end
			7'd84: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_dfii_pi3_rddata0_w;
			end
		endcase
	end
	if (builder_csrbank2_dfii_control0_re) begin
		main_litedramcore_storage[3:0] <= builder_csrbank2_dfii_control0_r;
	end
	main_litedramcore_re <= builder_csrbank2_dfii_control0_re;
	if (builder_csrbank2_dfii_pi0_command0_re) begin
		main_litedramcore_phaseinjector0_command_storage[5:0] <= builder_csrbank2_dfii_pi0_command0_r;
	end
	main_litedramcore_phaseinjector0_command_re <= builder_csrbank2_dfii_pi0_command0_re;
	if (builder_csrbank2_dfii_pi0_address1_re) begin
		main_litedramcore_phaseinjector0_address_storage[14:8] <= builder_csrbank2_dfii_pi0_address1_r;
	end
	if (builder_csrbank2_dfii_pi0_address0_re) begin
		main_litedramcore_phaseinjector0_address_storage[7:0] <= builder_csrbank2_dfii_pi0_address0_r;
	end
	main_litedramcore_phaseinjector0_address_re <= builder_csrbank2_dfii_pi0_address0_re;
	if (builder_csrbank2_dfii_pi0_baddress0_re) begin
		main_litedramcore_phaseinjector0_baddress_storage[2:0] <= builder_csrbank2_dfii_pi0_baddress0_r;
	end
	main_litedramcore_phaseinjector0_baddress_re <= builder_csrbank2_dfii_pi0_baddress0_re;
	if (builder_csrbank2_dfii_pi0_wrdata7_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[63:56] <= builder_csrbank2_dfii_pi0_wrdata7_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata6_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[55:48] <= builder_csrbank2_dfii_pi0_wrdata6_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata5_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[47:40] <= builder_csrbank2_dfii_pi0_wrdata5_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata4_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[39:32] <= builder_csrbank2_dfii_pi0_wrdata4_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata3_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[31:24] <= builder_csrbank2_dfii_pi0_wrdata3_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata2_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[23:16] <= builder_csrbank2_dfii_pi0_wrdata2_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata1_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[15:8] <= builder_csrbank2_dfii_pi0_wrdata1_r;
	end
	if (builder_csrbank2_dfii_pi0_wrdata0_re) begin
		main_litedramcore_phaseinjector0_wrdata_storage[7:0] <= builder_csrbank2_dfii_pi0_wrdata0_r;
	end
	main_litedramcore_phaseinjector0_wrdata_re <= builder_csrbank2_dfii_pi0_wrdata0_re;
	if (builder_csrbank2_dfii_pi1_command0_re) begin
		main_litedramcore_phaseinjector1_command_storage[5:0] <= builder_csrbank2_dfii_pi1_command0_r;
	end
	main_litedramcore_phaseinjector1_command_re <= builder_csrbank2_dfii_pi1_command0_re;
	if (builder_csrbank2_dfii_pi1_address1_re) begin
		main_litedramcore_phaseinjector1_address_storage[14:8] <= builder_csrbank2_dfii_pi1_address1_r;
	end
	if (builder_csrbank2_dfii_pi1_address0_re) begin
		main_litedramcore_phaseinjector1_address_storage[7:0] <= builder_csrbank2_dfii_pi1_address0_r;
	end
	main_litedramcore_phaseinjector1_address_re <= builder_csrbank2_dfii_pi1_address0_re;
	if (builder_csrbank2_dfii_pi1_baddress0_re) begin
		main_litedramcore_phaseinjector1_baddress_storage[2:0] <= builder_csrbank2_dfii_pi1_baddress0_r;
	end
	main_litedramcore_phaseinjector1_baddress_re <= builder_csrbank2_dfii_pi1_baddress0_re;
	if (builder_csrbank2_dfii_pi1_wrdata7_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[63:56] <= builder_csrbank2_dfii_pi1_wrdata7_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata6_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[55:48] <= builder_csrbank2_dfii_pi1_wrdata6_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata5_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[47:40] <= builder_csrbank2_dfii_pi1_wrdata5_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata4_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[39:32] <= builder_csrbank2_dfii_pi1_wrdata4_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata3_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[31:24] <= builder_csrbank2_dfii_pi1_wrdata3_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata2_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[23:16] <= builder_csrbank2_dfii_pi1_wrdata2_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata1_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[15:8] <= builder_csrbank2_dfii_pi1_wrdata1_r;
	end
	if (builder_csrbank2_dfii_pi1_wrdata0_re) begin
		main_litedramcore_phaseinjector1_wrdata_storage[7:0] <= builder_csrbank2_dfii_pi1_wrdata0_r;
	end
	main_litedramcore_phaseinjector1_wrdata_re <= builder_csrbank2_dfii_pi1_wrdata0_re;
	if (builder_csrbank2_dfii_pi2_command0_re) begin
		main_litedramcore_phaseinjector2_command_storage[5:0] <= builder_csrbank2_dfii_pi2_command0_r;
	end
	main_litedramcore_phaseinjector2_command_re <= builder_csrbank2_dfii_pi2_command0_re;
	if (builder_csrbank2_dfii_pi2_address1_re) begin
		main_litedramcore_phaseinjector2_address_storage[14:8] <= builder_csrbank2_dfii_pi2_address1_r;
	end
	if (builder_csrbank2_dfii_pi2_address0_re) begin
		main_litedramcore_phaseinjector2_address_storage[7:0] <= builder_csrbank2_dfii_pi2_address0_r;
	end
	main_litedramcore_phaseinjector2_address_re <= builder_csrbank2_dfii_pi2_address0_re;
	if (builder_csrbank2_dfii_pi2_baddress0_re) begin
		main_litedramcore_phaseinjector2_baddress_storage[2:0] <= builder_csrbank2_dfii_pi2_baddress0_r;
	end
	main_litedramcore_phaseinjector2_baddress_re <= builder_csrbank2_dfii_pi2_baddress0_re;
	if (builder_csrbank2_dfii_pi2_wrdata7_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[63:56] <= builder_csrbank2_dfii_pi2_wrdata7_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata6_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[55:48] <= builder_csrbank2_dfii_pi2_wrdata6_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata5_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[47:40] <= builder_csrbank2_dfii_pi2_wrdata5_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata4_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[39:32] <= builder_csrbank2_dfii_pi2_wrdata4_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata3_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[31:24] <= builder_csrbank2_dfii_pi2_wrdata3_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata2_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[23:16] <= builder_csrbank2_dfii_pi2_wrdata2_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata1_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[15:8] <= builder_csrbank2_dfii_pi2_wrdata1_r;
	end
	if (builder_csrbank2_dfii_pi2_wrdata0_re) begin
		main_litedramcore_phaseinjector2_wrdata_storage[7:0] <= builder_csrbank2_dfii_pi2_wrdata0_r;
	end
	main_litedramcore_phaseinjector2_wrdata_re <= builder_csrbank2_dfii_pi2_wrdata0_re;
	if (builder_csrbank2_dfii_pi3_command0_re) begin
		main_litedramcore_phaseinjector3_command_storage[5:0] <= builder_csrbank2_dfii_pi3_command0_r;
	end
	main_litedramcore_phaseinjector3_command_re <= builder_csrbank2_dfii_pi3_command0_re;
	if (builder_csrbank2_dfii_pi3_address1_re) begin
		main_litedramcore_phaseinjector3_address_storage[14:8] <= builder_csrbank2_dfii_pi3_address1_r;
	end
	if (builder_csrbank2_dfii_pi3_address0_re) begin
		main_litedramcore_phaseinjector3_address_storage[7:0] <= builder_csrbank2_dfii_pi3_address0_r;
	end
	main_litedramcore_phaseinjector3_address_re <= builder_csrbank2_dfii_pi3_address0_re;
	if (builder_csrbank2_dfii_pi3_baddress0_re) begin
		main_litedramcore_phaseinjector3_baddress_storage[2:0] <= builder_csrbank2_dfii_pi3_baddress0_r;
	end
	main_litedramcore_phaseinjector3_baddress_re <= builder_csrbank2_dfii_pi3_baddress0_re;
	if (builder_csrbank2_dfii_pi3_wrdata7_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[63:56] <= builder_csrbank2_dfii_pi3_wrdata7_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata6_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[55:48] <= builder_csrbank2_dfii_pi3_wrdata6_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata5_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[47:40] <= builder_csrbank2_dfii_pi3_wrdata5_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata4_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[39:32] <= builder_csrbank2_dfii_pi3_wrdata4_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata3_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[31:24] <= builder_csrbank2_dfii_pi3_wrdata3_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata2_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[23:16] <= builder_csrbank2_dfii_pi3_wrdata2_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata1_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[15:8] <= builder_csrbank2_dfii_pi3_wrdata1_r;
	end
	if (builder_csrbank2_dfii_pi3_wrdata0_re) begin
		main_litedramcore_phaseinjector3_wrdata_storage[7:0] <= builder_csrbank2_dfii_pi3_wrdata0_r;
	end
	main_litedramcore_phaseinjector3_wrdata_re <= builder_csrbank2_dfii_pi3_wrdata0_re;
	if (sys_rst) begin
		main_k7ddrphy_half_sys8x_taps_storage <= 5'd8;
		main_k7ddrphy_half_sys8x_taps_re <= 1'd0;
		main_k7ddrphy_wlevel_en_storage <= 1'd0;
		main_k7ddrphy_wlevel_en_re <= 1'd0;
		main_k7ddrphy_dly_sel_storage <= 4'd0;
		main_k7ddrphy_dly_sel_re <= 1'd0;
		main_k7ddrphy_dfi_p0_rddata_valid <= 1'd0;
		main_k7ddrphy_dfi_p1_rddata_valid <= 1'd0;
		main_k7ddrphy_dfi_p2_rddata_valid <= 1'd0;
		main_k7ddrphy_dfi_p3_rddata_valid <= 1'd0;
		main_k7ddrphy_dqs_oe_delayed <= 1'd0;
		main_k7ddrphy_dq_oe_delayed <= 1'd0;
		main_k7ddrphy_bitslip0_value <= 4'd0;
		main_k7ddrphy_bitslip1_value <= 4'd0;
		main_k7ddrphy_bitslip2_value <= 4'd0;
		main_k7ddrphy_bitslip3_value <= 4'd0;
		main_k7ddrphy_bitslip4_value <= 4'd0;
		main_k7ddrphy_bitslip5_value <= 4'd0;
		main_k7ddrphy_bitslip6_value <= 4'd0;
		main_k7ddrphy_bitslip7_value <= 4'd0;
		main_k7ddrphy_bitslip8_value <= 4'd0;
		main_k7ddrphy_bitslip9_value <= 4'd0;
		main_k7ddrphy_bitslip10_value <= 4'd0;
		main_k7ddrphy_bitslip11_value <= 4'd0;
		main_k7ddrphy_bitslip12_value <= 4'd0;
		main_k7ddrphy_bitslip13_value <= 4'd0;
		main_k7ddrphy_bitslip14_value <= 4'd0;
		main_k7ddrphy_bitslip15_value <= 4'd0;
		main_k7ddrphy_bitslip16_value <= 4'd0;
		main_k7ddrphy_bitslip17_value <= 4'd0;
		main_k7ddrphy_bitslip18_value <= 4'd0;
		main_k7ddrphy_bitslip19_value <= 4'd0;
		main_k7ddrphy_bitslip20_value <= 4'd0;
		main_k7ddrphy_bitslip21_value <= 4'd0;
		main_k7ddrphy_bitslip22_value <= 4'd0;
		main_k7ddrphy_bitslip23_value <= 4'd0;
		main_k7ddrphy_bitslip24_value <= 4'd0;
		main_k7ddrphy_bitslip25_value <= 4'd0;
		main_k7ddrphy_bitslip26_value <= 4'd0;
		main_k7ddrphy_bitslip27_value <= 4'd0;
		main_k7ddrphy_bitslip28_value <= 4'd0;
		main_k7ddrphy_bitslip29_value <= 4'd0;
		main_k7ddrphy_bitslip30_value <= 4'd0;
		main_k7ddrphy_bitslip31_value <= 4'd0;
		main_k7ddrphy_rddata_en_last <= 8'd0;
		main_k7ddrphy_wrdata_en_last <= 4'd0;
		main_litedramcore_storage <= 4'd1;
		main_litedramcore_re <= 1'd0;
		main_litedramcore_phaseinjector0_command_storage <= 6'd0;
		main_litedramcore_phaseinjector0_command_re <= 1'd0;
		main_litedramcore_phaseinjector0_address_re <= 1'd0;
		main_litedramcore_phaseinjector0_baddress_re <= 1'd0;
		main_litedramcore_phaseinjector0_wrdata_re <= 1'd0;
		main_litedramcore_phaseinjector0_status <= 64'd0;
		main_litedramcore_phaseinjector1_command_storage <= 6'd0;
		main_litedramcore_phaseinjector1_command_re <= 1'd0;
		main_litedramcore_phaseinjector1_address_re <= 1'd0;
		main_litedramcore_phaseinjector1_baddress_re <= 1'd0;
		main_litedramcore_phaseinjector1_wrdata_re <= 1'd0;
		main_litedramcore_phaseinjector1_status <= 64'd0;
		main_litedramcore_phaseinjector2_command_storage <= 6'd0;
		main_litedramcore_phaseinjector2_command_re <= 1'd0;
		main_litedramcore_phaseinjector2_address_re <= 1'd0;
		main_litedramcore_phaseinjector2_baddress_re <= 1'd0;
		main_litedramcore_phaseinjector2_wrdata_re <= 1'd0;
		main_litedramcore_phaseinjector2_status <= 64'd0;
		main_litedramcore_phaseinjector3_command_storage <= 6'd0;
		main_litedramcore_phaseinjector3_command_re <= 1'd0;
		main_litedramcore_phaseinjector3_address_re <= 1'd0;
		main_litedramcore_phaseinjector3_baddress_re <= 1'd0;
		main_litedramcore_phaseinjector3_wrdata_re <= 1'd0;
		main_litedramcore_phaseinjector3_status <= 64'd0;
		main_litedramcore_dfi_p0_address <= 15'd0;
		main_litedramcore_dfi_p0_bank <= 3'd0;
		main_litedramcore_dfi_p0_cas_n <= 1'd1;
		main_litedramcore_dfi_p0_cs_n <= 1'd1;
		main_litedramcore_dfi_p0_ras_n <= 1'd1;
		main_litedramcore_dfi_p0_we_n <= 1'd1;
		main_litedramcore_dfi_p0_wrdata_en <= 1'd0;
		main_litedramcore_dfi_p0_rddata_en <= 1'd0;
		main_litedramcore_dfi_p1_address <= 15'd0;
		main_litedramcore_dfi_p1_bank <= 3'd0;
		main_litedramcore_dfi_p1_cas_n <= 1'd1;
		main_litedramcore_dfi_p1_cs_n <= 1'd1;
		main_litedramcore_dfi_p1_ras_n <= 1'd1;
		main_litedramcore_dfi_p1_we_n <= 1'd1;
		main_litedramcore_dfi_p1_wrdata_en <= 1'd0;
		main_litedramcore_dfi_p1_rddata_en <= 1'd0;
		main_litedramcore_dfi_p2_address <= 15'd0;
		main_litedramcore_dfi_p2_bank <= 3'd0;
		main_litedramcore_dfi_p2_cas_n <= 1'd1;
		main_litedramcore_dfi_p2_cs_n <= 1'd1;
		main_litedramcore_dfi_p2_ras_n <= 1'd1;
		main_litedramcore_dfi_p2_we_n <= 1'd1;
		main_litedramcore_dfi_p2_wrdata_en <= 1'd0;
		main_litedramcore_dfi_p2_rddata_en <= 1'd0;
		main_litedramcore_dfi_p3_address <= 15'd0;
		main_litedramcore_dfi_p3_bank <= 3'd0;
		main_litedramcore_dfi_p3_cas_n <= 1'd1;
		main_litedramcore_dfi_p3_cs_n <= 1'd1;
		main_litedramcore_dfi_p3_ras_n <= 1'd1;
		main_litedramcore_dfi_p3_we_n <= 1'd1;
		main_litedramcore_dfi_p3_wrdata_en <= 1'd0;
		main_litedramcore_dfi_p3_rddata_en <= 1'd0;
		main_litedramcore_timer_count1 <= 10'd781;
		main_litedramcore_postponer_req_o <= 1'd0;
		main_litedramcore_postponer_count <= 1'd0;
		main_litedramcore_sequencer_done1 <= 1'd0;
		main_litedramcore_sequencer_counter <= 6'd0;
		main_litedramcore_sequencer_count <= 1'd0;
		main_litedramcore_zqcs_timer_count1 <= 27'd99999999;
		main_litedramcore_zqcs_executer_done <= 1'd0;
		main_litedramcore_zqcs_executer_counter <= 5'd0;
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine0_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine0_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine0_row <= 15'd0;
		main_litedramcore_bankmachine0_row_opened <= 1'd0;
		main_litedramcore_bankmachine0_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine0_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine0_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine0_trccon_count <= 3'd0;
		main_litedramcore_bankmachine0_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine0_trascon_count <= 3'd0;
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine1_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine1_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine1_row <= 15'd0;
		main_litedramcore_bankmachine1_row_opened <= 1'd0;
		main_litedramcore_bankmachine1_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine1_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine1_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine1_trccon_count <= 3'd0;
		main_litedramcore_bankmachine1_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine1_trascon_count <= 3'd0;
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine2_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine2_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine2_row <= 15'd0;
		main_litedramcore_bankmachine2_row_opened <= 1'd0;
		main_litedramcore_bankmachine2_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine2_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine2_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine2_trccon_count <= 3'd0;
		main_litedramcore_bankmachine2_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine2_trascon_count <= 3'd0;
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine3_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine3_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine3_row <= 15'd0;
		main_litedramcore_bankmachine3_row_opened <= 1'd0;
		main_litedramcore_bankmachine3_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine3_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine3_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine3_trccon_count <= 3'd0;
		main_litedramcore_bankmachine3_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine3_trascon_count <= 3'd0;
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine4_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine4_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine4_row <= 15'd0;
		main_litedramcore_bankmachine4_row_opened <= 1'd0;
		main_litedramcore_bankmachine4_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine4_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine4_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine4_trccon_count <= 3'd0;
		main_litedramcore_bankmachine4_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine4_trascon_count <= 3'd0;
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine5_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine5_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine5_row <= 15'd0;
		main_litedramcore_bankmachine5_row_opened <= 1'd0;
		main_litedramcore_bankmachine5_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine5_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine5_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine5_trccon_count <= 3'd0;
		main_litedramcore_bankmachine5_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine5_trascon_count <= 3'd0;
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine6_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine6_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine6_row <= 15'd0;
		main_litedramcore_bankmachine6_row_opened <= 1'd0;
		main_litedramcore_bankmachine6_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine6_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine6_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine6_trccon_count <= 3'd0;
		main_litedramcore_bankmachine6_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine6_trascon_count <= 3'd0;
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_level <= 5'd0;
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_produce <= 4'd0;
		main_litedramcore_bankmachine7_cmd_buffer_lookahead_consume <= 4'd0;
		main_litedramcore_bankmachine7_cmd_buffer_source_valid <= 1'd0;
		main_litedramcore_bankmachine7_row <= 15'd0;
		main_litedramcore_bankmachine7_row_opened <= 1'd0;
		main_litedramcore_bankmachine7_twtpcon_ready <= 1'd0;
		main_litedramcore_bankmachine7_twtpcon_count <= 3'd0;
		main_litedramcore_bankmachine7_trccon_ready <= 1'd0;
		main_litedramcore_bankmachine7_trccon_count <= 3'd0;
		main_litedramcore_bankmachine7_trascon_ready <= 1'd0;
		main_litedramcore_bankmachine7_trascon_count <= 3'd0;
		main_litedramcore_choose_cmd_grant <= 3'd0;
		main_litedramcore_choose_req_grant <= 3'd0;
		main_litedramcore_trrdcon_ready <= 1'd0;
		main_litedramcore_trrdcon_count <= 1'd0;
		main_litedramcore_tfawcon_ready <= 1'd1;
		main_litedramcore_tfawcon_window <= 5'd0;
		main_litedramcore_tccdcon_ready <= 1'd0;
		main_litedramcore_tccdcon_count <= 1'd0;
		main_litedramcore_twtrcon_ready <= 1'd0;
		main_litedramcore_twtrcon_count <= 3'd0;
		main_litedramcore_time0 <= 5'd0;
		main_litedramcore_time1 <= 4'd0;
		main_init_done_storage <= 1'd0;
		main_init_done_re <= 1'd0;
		main_init_error_storage <= 1'd0;
		main_init_error_re <= 1'd0;
		builder_state <= 1'd0;
		builder_refresher_state <= 2'd0;
		builder_bankmachine0_state <= 4'd0;
		builder_bankmachine1_state <= 4'd0;
		builder_bankmachine2_state <= 4'd0;
		builder_bankmachine3_state <= 4'd0;
		builder_bankmachine4_state <= 4'd0;
		builder_bankmachine5_state <= 4'd0;
		builder_bankmachine6_state <= 4'd0;
		builder_bankmachine7_state <= 4'd0;
		builder_multiplexer_state <= 4'd0;
		builder_new_master_wdata_ready0 <= 1'd0;
		builder_new_master_wdata_ready1 <= 1'd0;
		builder_new_master_wdata_ready2 <= 1'd0;
		builder_new_master_rdata_valid0 <= 1'd0;
		builder_new_master_rdata_valid1 <= 1'd0;
		builder_new_master_rdata_valid2 <= 1'd0;
		builder_new_master_rdata_valid3 <= 1'd0;
		builder_new_master_rdata_valid4 <= 1'd0;
		builder_new_master_rdata_valid5 <= 1'd0;
		builder_new_master_rdata_valid6 <= 1'd0;
		builder_new_master_rdata_valid7 <= 1'd0;
		builder_new_master_rdata_valid8 <= 1'd0;
	end
end

BUFG BUFG(
	.I(main_clkout0),
	.O(main_clkout_buf0)
);

BUFG BUFG_1(
	.I(main_clkout1),
	.O(main_clkout_buf1)
);

BUFG BUFG_2(
	.I(main_clkout2),
	.O(main_clkout_buf2)
);

BUFG BUFG_3(
	.I(main_clkout3),
	.O(main_clkout_buf3)
);

IDELAYCTRL IDELAYCTRL(
	.REFCLK(iodelay_clk),
	.RST(main_ic_reset)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(1'd0),
	.D2(1'd1),
	.D3(1'd0),
	.D4(1'd1),
	.D5(1'd0),
	.D6(1'd1),
	.D7(1'd0),
	.D8(1'd1),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_sd_clk_se_nodelay)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_sd_clk_se_delayed),
	.ODATAIN(main_k7ddrphy_sd_clk_se_nodelay)
);

OBUFDS OBUFDS(
	.I(main_k7ddrphy_sd_clk_se_delayed),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[0]),
	.D2(main_k7ddrphy_dfi_p0_address[0]),
	.D3(main_k7ddrphy_dfi_p1_address[0]),
	.D4(main_k7ddrphy_dfi_p1_address[0]),
	.D5(main_k7ddrphy_dfi_p2_address[0]),
	.D6(main_k7ddrphy_dfi_p2_address[0]),
	.D7(main_k7ddrphy_dfi_p3_address[0]),
	.D8(main_k7ddrphy_dfi_p3_address[0]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_1 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[0]),
	.ODATAIN(main_k7ddrphy_address0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[1]),
	.D2(main_k7ddrphy_dfi_p0_address[1]),
	.D3(main_k7ddrphy_dfi_p1_address[1]),
	.D4(main_k7ddrphy_dfi_p1_address[1]),
	.D5(main_k7ddrphy_dfi_p2_address[1]),
	.D6(main_k7ddrphy_dfi_p2_address[1]),
	.D7(main_k7ddrphy_dfi_p3_address[1]),
	.D8(main_k7ddrphy_dfi_p3_address[1]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_2 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[1]),
	.ODATAIN(main_k7ddrphy_address1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[2]),
	.D2(main_k7ddrphy_dfi_p0_address[2]),
	.D3(main_k7ddrphy_dfi_p1_address[2]),
	.D4(main_k7ddrphy_dfi_p1_address[2]),
	.D5(main_k7ddrphy_dfi_p2_address[2]),
	.D6(main_k7ddrphy_dfi_p2_address[2]),
	.D7(main_k7ddrphy_dfi_p3_address[2]),
	.D8(main_k7ddrphy_dfi_p3_address[2]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_3 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[2]),
	.ODATAIN(main_k7ddrphy_address2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[3]),
	.D2(main_k7ddrphy_dfi_p0_address[3]),
	.D3(main_k7ddrphy_dfi_p1_address[3]),
	.D4(main_k7ddrphy_dfi_p1_address[3]),
	.D5(main_k7ddrphy_dfi_p2_address[3]),
	.D6(main_k7ddrphy_dfi_p2_address[3]),
	.D7(main_k7ddrphy_dfi_p3_address[3]),
	.D8(main_k7ddrphy_dfi_p3_address[3]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_4 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[3]),
	.ODATAIN(main_k7ddrphy_address3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[4]),
	.D2(main_k7ddrphy_dfi_p0_address[4]),
	.D3(main_k7ddrphy_dfi_p1_address[4]),
	.D4(main_k7ddrphy_dfi_p1_address[4]),
	.D5(main_k7ddrphy_dfi_p2_address[4]),
	.D6(main_k7ddrphy_dfi_p2_address[4]),
	.D7(main_k7ddrphy_dfi_p3_address[4]),
	.D8(main_k7ddrphy_dfi_p3_address[4]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_5 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[4]),
	.ODATAIN(main_k7ddrphy_address4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[5]),
	.D2(main_k7ddrphy_dfi_p0_address[5]),
	.D3(main_k7ddrphy_dfi_p1_address[5]),
	.D4(main_k7ddrphy_dfi_p1_address[5]),
	.D5(main_k7ddrphy_dfi_p2_address[5]),
	.D6(main_k7ddrphy_dfi_p2_address[5]),
	.D7(main_k7ddrphy_dfi_p3_address[5]),
	.D8(main_k7ddrphy_dfi_p3_address[5]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_6 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[5]),
	.ODATAIN(main_k7ddrphy_address5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[6]),
	.D2(main_k7ddrphy_dfi_p0_address[6]),
	.D3(main_k7ddrphy_dfi_p1_address[6]),
	.D4(main_k7ddrphy_dfi_p1_address[6]),
	.D5(main_k7ddrphy_dfi_p2_address[6]),
	.D6(main_k7ddrphy_dfi_p2_address[6]),
	.D7(main_k7ddrphy_dfi_p3_address[6]),
	.D8(main_k7ddrphy_dfi_p3_address[6]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_7 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[6]),
	.ODATAIN(main_k7ddrphy_address6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[7]),
	.D2(main_k7ddrphy_dfi_p0_address[7]),
	.D3(main_k7ddrphy_dfi_p1_address[7]),
	.D4(main_k7ddrphy_dfi_p1_address[7]),
	.D5(main_k7ddrphy_dfi_p2_address[7]),
	.D6(main_k7ddrphy_dfi_p2_address[7]),
	.D7(main_k7ddrphy_dfi_p3_address[7]),
	.D8(main_k7ddrphy_dfi_p3_address[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_8 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[7]),
	.ODATAIN(main_k7ddrphy_address7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[8]),
	.D2(main_k7ddrphy_dfi_p0_address[8]),
	.D3(main_k7ddrphy_dfi_p1_address[8]),
	.D4(main_k7ddrphy_dfi_p1_address[8]),
	.D5(main_k7ddrphy_dfi_p2_address[8]),
	.D6(main_k7ddrphy_dfi_p2_address[8]),
	.D7(main_k7ddrphy_dfi_p3_address[8]),
	.D8(main_k7ddrphy_dfi_p3_address[8]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address8)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_9 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[8]),
	.ODATAIN(main_k7ddrphy_address8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[9]),
	.D2(main_k7ddrphy_dfi_p0_address[9]),
	.D3(main_k7ddrphy_dfi_p1_address[9]),
	.D4(main_k7ddrphy_dfi_p1_address[9]),
	.D5(main_k7ddrphy_dfi_p2_address[9]),
	.D6(main_k7ddrphy_dfi_p2_address[9]),
	.D7(main_k7ddrphy_dfi_p3_address[9]),
	.D8(main_k7ddrphy_dfi_p3_address[9]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address9)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_10 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[9]),
	.ODATAIN(main_k7ddrphy_address9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[10]),
	.D2(main_k7ddrphy_dfi_p0_address[10]),
	.D3(main_k7ddrphy_dfi_p1_address[10]),
	.D4(main_k7ddrphy_dfi_p1_address[10]),
	.D5(main_k7ddrphy_dfi_p2_address[10]),
	.D6(main_k7ddrphy_dfi_p2_address[10]),
	.D7(main_k7ddrphy_dfi_p3_address[10]),
	.D8(main_k7ddrphy_dfi_p3_address[10]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address10)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_11 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[10]),
	.ODATAIN(main_k7ddrphy_address10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[11]),
	.D2(main_k7ddrphy_dfi_p0_address[11]),
	.D3(main_k7ddrphy_dfi_p1_address[11]),
	.D4(main_k7ddrphy_dfi_p1_address[11]),
	.D5(main_k7ddrphy_dfi_p2_address[11]),
	.D6(main_k7ddrphy_dfi_p2_address[11]),
	.D7(main_k7ddrphy_dfi_p3_address[11]),
	.D8(main_k7ddrphy_dfi_p3_address[11]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address11)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_12 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[11]),
	.ODATAIN(main_k7ddrphy_address11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[12]),
	.D2(main_k7ddrphy_dfi_p0_address[12]),
	.D3(main_k7ddrphy_dfi_p1_address[12]),
	.D4(main_k7ddrphy_dfi_p1_address[12]),
	.D5(main_k7ddrphy_dfi_p2_address[12]),
	.D6(main_k7ddrphy_dfi_p2_address[12]),
	.D7(main_k7ddrphy_dfi_p3_address[12]),
	.D8(main_k7ddrphy_dfi_p3_address[12]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address12)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_13 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[12]),
	.ODATAIN(main_k7ddrphy_address12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[13]),
	.D2(main_k7ddrphy_dfi_p0_address[13]),
	.D3(main_k7ddrphy_dfi_p1_address[13]),
	.D4(main_k7ddrphy_dfi_p1_address[13]),
	.D5(main_k7ddrphy_dfi_p2_address[13]),
	.D6(main_k7ddrphy_dfi_p2_address[13]),
	.D7(main_k7ddrphy_dfi_p3_address[13]),
	.D8(main_k7ddrphy_dfi_p3_address[13]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address13)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_14 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[13]),
	.ODATAIN(main_k7ddrphy_address13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[14]),
	.D2(main_k7ddrphy_dfi_p0_address[14]),
	.D3(main_k7ddrphy_dfi_p1_address[14]),
	.D4(main_k7ddrphy_dfi_p1_address[14]),
	.D5(main_k7ddrphy_dfi_p2_address[14]),
	.D6(main_k7ddrphy_dfi_p2_address[14]),
	.D7(main_k7ddrphy_dfi_p3_address[14]),
	.D8(main_k7ddrphy_dfi_p3_address[14]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_address14)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_15 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[14]),
	.ODATAIN(main_k7ddrphy_address14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[0]),
	.D2(main_k7ddrphy_dfi_p0_bank[0]),
	.D3(main_k7ddrphy_dfi_p1_bank[0]),
	.D4(main_k7ddrphy_dfi_p1_bank[0]),
	.D5(main_k7ddrphy_dfi_p2_bank[0]),
	.D6(main_k7ddrphy_dfi_p2_bank[0]),
	.D7(main_k7ddrphy_dfi_p3_bank[0]),
	.D8(main_k7ddrphy_dfi_p3_bank[0]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_bank0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_16 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[0]),
	.ODATAIN(main_k7ddrphy_bank0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[1]),
	.D2(main_k7ddrphy_dfi_p0_bank[1]),
	.D3(main_k7ddrphy_dfi_p1_bank[1]),
	.D4(main_k7ddrphy_dfi_p1_bank[1]),
	.D5(main_k7ddrphy_dfi_p2_bank[1]),
	.D6(main_k7ddrphy_dfi_p2_bank[1]),
	.D7(main_k7ddrphy_dfi_p3_bank[1]),
	.D8(main_k7ddrphy_dfi_p3_bank[1]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_bank1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_17 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[1]),
	.ODATAIN(main_k7ddrphy_bank1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[2]),
	.D2(main_k7ddrphy_dfi_p0_bank[2]),
	.D3(main_k7ddrphy_dfi_p1_bank[2]),
	.D4(main_k7ddrphy_dfi_p1_bank[2]),
	.D5(main_k7ddrphy_dfi_p2_bank[2]),
	.D6(main_k7ddrphy_dfi_p2_bank[2]),
	.D7(main_k7ddrphy_dfi_p3_bank[2]),
	.D8(main_k7ddrphy_dfi_p3_bank[2]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_bank2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_18 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[2]),
	.ODATAIN(main_k7ddrphy_bank2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_ras_n),
	.D2(main_k7ddrphy_dfi_p0_ras_n),
	.D3(main_k7ddrphy_dfi_p1_ras_n),
	.D4(main_k7ddrphy_dfi_p1_ras_n),
	.D5(main_k7ddrphy_dfi_p2_ras_n),
	.D6(main_k7ddrphy_dfi_p2_ras_n),
	.D7(main_k7ddrphy_dfi_p3_ras_n),
	.D8(main_k7ddrphy_dfi_p3_ras_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_19 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ras_n),
	.ODATAIN(main_k7ddrphy_cmd0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cas_n),
	.D2(main_k7ddrphy_dfi_p0_cas_n),
	.D3(main_k7ddrphy_dfi_p1_cas_n),
	.D4(main_k7ddrphy_dfi_p1_cas_n),
	.D5(main_k7ddrphy_dfi_p2_cas_n),
	.D6(main_k7ddrphy_dfi_p2_cas_n),
	.D7(main_k7ddrphy_dfi_p3_cas_n),
	.D8(main_k7ddrphy_dfi_p3_cas_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_20 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cas_n),
	.ODATAIN(main_k7ddrphy_cmd1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_we_n),
	.D2(main_k7ddrphy_dfi_p0_we_n),
	.D3(main_k7ddrphy_dfi_p1_we_n),
	.D4(main_k7ddrphy_dfi_p1_we_n),
	.D5(main_k7ddrphy_dfi_p2_we_n),
	.D6(main_k7ddrphy_dfi_p2_we_n),
	.D7(main_k7ddrphy_dfi_p3_we_n),
	.D8(main_k7ddrphy_dfi_p3_we_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_21 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_we_n),
	.ODATAIN(main_k7ddrphy_cmd2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cke),
	.D2(main_k7ddrphy_dfi_p0_cke),
	.D3(main_k7ddrphy_dfi_p1_cke),
	.D4(main_k7ddrphy_dfi_p1_cke),
	.D5(main_k7ddrphy_dfi_p2_cke),
	.D6(main_k7ddrphy_dfi_p2_cke),
	.D7(main_k7ddrphy_dfi_p3_cke),
	.D8(main_k7ddrphy_dfi_p3_cke),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_22 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cke),
	.ODATAIN(main_k7ddrphy_cmd3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_odt),
	.D2(main_k7ddrphy_dfi_p0_odt),
	.D3(main_k7ddrphy_dfi_p1_odt),
	.D4(main_k7ddrphy_dfi_p1_odt),
	.D5(main_k7ddrphy_dfi_p2_odt),
	.D6(main_k7ddrphy_dfi_p2_odt),
	.D7(main_k7ddrphy_dfi_p3_odt),
	.D8(main_k7ddrphy_dfi_p3_odt),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_23 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_odt),
	.ODATAIN(main_k7ddrphy_cmd4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_reset_n),
	.D2(main_k7ddrphy_dfi_p0_reset_n),
	.D3(main_k7ddrphy_dfi_p1_reset_n),
	.D4(main_k7ddrphy_dfi_p1_reset_n),
	.D5(main_k7ddrphy_dfi_p2_reset_n),
	.D6(main_k7ddrphy_dfi_p2_reset_n),
	.D7(main_k7ddrphy_dfi_p3_reset_n),
	.D8(main_k7ddrphy_dfi_p3_reset_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_24 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_reset_n),
	.ODATAIN(main_k7ddrphy_cmd5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cs_n),
	.D2(main_k7ddrphy_dfi_p0_cs_n),
	.D3(main_k7ddrphy_dfi_p1_cs_n),
	.D4(main_k7ddrphy_dfi_p1_cs_n),
	.D5(main_k7ddrphy_dfi_p2_cs_n),
	.D6(main_k7ddrphy_dfi_p2_cs_n),
	.D7(main_k7ddrphy_dfi_p3_cs_n),
	.D8(main_k7ddrphy_dfi_p3_cs_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_cmd6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_25 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(main_k7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cs_n),
	.ODATAIN(main_k7ddrphy_cmd6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata_mask[0]),
	.D2(main_k7ddrphy_dfi_p0_wrdata_mask[4]),
	.D3(main_k7ddrphy_dfi_p1_wrdata_mask[0]),
	.D4(main_k7ddrphy_dfi_p1_wrdata_mask[4]),
	.D5(main_k7ddrphy_dfi_p2_wrdata_mask[0]),
	.D6(main_k7ddrphy_dfi_p2_wrdata_mask[4]),
	.D7(main_k7ddrphy_dfi_p3_wrdata_mask[0]),
	.D8(main_k7ddrphy_dfi_p3_wrdata_mask[4]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_dm_o_nodelay0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_26 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[0]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata_mask[1]),
	.D2(main_k7ddrphy_dfi_p0_wrdata_mask[5]),
	.D3(main_k7ddrphy_dfi_p1_wrdata_mask[1]),
	.D4(main_k7ddrphy_dfi_p1_wrdata_mask[5]),
	.D5(main_k7ddrphy_dfi_p2_wrdata_mask[1]),
	.D6(main_k7ddrphy_dfi_p2_wrdata_mask[5]),
	.D7(main_k7ddrphy_dfi_p3_wrdata_mask[1]),
	.D8(main_k7ddrphy_dfi_p3_wrdata_mask[5]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_dm_o_nodelay1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_27 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[1]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata_mask[2]),
	.D2(main_k7ddrphy_dfi_p0_wrdata_mask[6]),
	.D3(main_k7ddrphy_dfi_p1_wrdata_mask[2]),
	.D4(main_k7ddrphy_dfi_p1_wrdata_mask[6]),
	.D5(main_k7ddrphy_dfi_p2_wrdata_mask[2]),
	.D6(main_k7ddrphy_dfi_p2_wrdata_mask[6]),
	.D7(main_k7ddrphy_dfi_p3_wrdata_mask[2]),
	.D8(main_k7ddrphy_dfi_p3_wrdata_mask[6]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_dm_o_nodelay2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_28 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[2]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata_mask[3]),
	.D2(main_k7ddrphy_dfi_p0_wrdata_mask[7]),
	.D3(main_k7ddrphy_dfi_p1_wrdata_mask[3]),
	.D4(main_k7ddrphy_dfi_p1_wrdata_mask[7]),
	.D5(main_k7ddrphy_dfi_p2_wrdata_mask[3]),
	.D6(main_k7ddrphy_dfi_p2_wrdata_mask[7]),
	.D7(main_k7ddrphy_dfi_p3_wrdata_mask[3]),
	.D8(main_k7ddrphy_dfi_p3_wrdata_mask[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(main_k7ddrphy_dm_o_nodelay3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_29 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[3]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dqspattern_o[0]),
	.D2(main_k7ddrphy_dqspattern_o[1]),
	.D3(main_k7ddrphy_dqspattern_o[2]),
	.D4(main_k7ddrphy_dqspattern_o[3]),
	.D5(main_k7ddrphy_dqspattern_o[4]),
	.D6(main_k7ddrphy_dqspattern_o[5]),
	.D7(main_k7ddrphy_dqspattern_o[6]),
	.D8(main_k7ddrphy_dqspattern_o[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dqs_oe_delayed)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay0),
	.OQ(main_k7ddrphy0),
	.TQ(main_k7ddrphy_dqs_t0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_30 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed0),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay0)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("FIXED"),
	.IDELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2 (
	.IDATAIN(main_k7ddrphy_dqs_i[0]),
	.DATAOUT(main_k7ddrphy_dqs_i_delayed[0])
);

IOBUFDS IOBUFDS(
	.I(main_k7ddrphy_dqs_o_delayed0),
	.T(main_k7ddrphy_dqs_t0),
	.IO(ddram_dqs_p[0]),
	.IOB(ddram_dqs_n[0]),
	.O(main_k7ddrphy_dqs_i[0])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dqspattern_o[0]),
	.D2(main_k7ddrphy_dqspattern_o[1]),
	.D3(main_k7ddrphy_dqspattern_o[2]),
	.D4(main_k7ddrphy_dqspattern_o[3]),
	.D5(main_k7ddrphy_dqspattern_o[4]),
	.D6(main_k7ddrphy_dqspattern_o[5]),
	.D7(main_k7ddrphy_dqspattern_o[6]),
	.D8(main_k7ddrphy_dqspattern_o[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dqs_oe_delayed)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay1),
	.OQ(main_k7ddrphy1),
	.TQ(main_k7ddrphy_dqs_t1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_31 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed1),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay1)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("FIXED"),
	.IDELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_1 (
	.IDATAIN(main_k7ddrphy_dqs_i[1]),
	.DATAOUT(main_k7ddrphy_dqs_i_delayed[1])
);

IOBUFDS IOBUFDS_1(
	.I(main_k7ddrphy_dqs_o_delayed1),
	.T(main_k7ddrphy_dqs_t1),
	.IO(ddram_dqs_p[1]),
	.IOB(ddram_dqs_n[1]),
	.O(main_k7ddrphy_dqs_i[1])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dqspattern_o[0]),
	.D2(main_k7ddrphy_dqspattern_o[1]),
	.D3(main_k7ddrphy_dqspattern_o[2]),
	.D4(main_k7ddrphy_dqspattern_o[3]),
	.D5(main_k7ddrphy_dqspattern_o[4]),
	.D6(main_k7ddrphy_dqspattern_o[5]),
	.D7(main_k7ddrphy_dqspattern_o[6]),
	.D8(main_k7ddrphy_dqspattern_o[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dqs_oe_delayed)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay2),
	.OQ(main_k7ddrphy2),
	.TQ(main_k7ddrphy_dqs_t2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_32 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed2),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay2)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("FIXED"),
	.IDELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_2 (
	.IDATAIN(main_k7ddrphy_dqs_i[2]),
	.DATAOUT(main_k7ddrphy_dqs_i_delayed[2])
);

IOBUFDS IOBUFDS_2(
	.I(main_k7ddrphy_dqs_o_delayed2),
	.T(main_k7ddrphy_dqs_t2),
	.IO(ddram_dqs_p[2]),
	.IOB(ddram_dqs_n[2]),
	.O(main_k7ddrphy_dqs_i[2])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dqspattern_o[0]),
	.D2(main_k7ddrphy_dqspattern_o[1]),
	.D3(main_k7ddrphy_dqspattern_o[2]),
	.D4(main_k7ddrphy_dqspattern_o[3]),
	.D5(main_k7ddrphy_dqspattern_o[4]),
	.D6(main_k7ddrphy_dqspattern_o[5]),
	.D7(main_k7ddrphy_dqspattern_o[6]),
	.D8(main_k7ddrphy_dqspattern_o[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dqs_oe_delayed)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay3),
	.OQ(main_k7ddrphy3),
	.TQ(main_k7ddrphy_dqs_t3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_33 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed3),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay3)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("FIXED"),
	.IDELAY_VALUE(4'd8),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_3 (
	.IDATAIN(main_k7ddrphy_dqs_i[3]),
	.DATAOUT(main_k7ddrphy_dqs_i_delayed[3])
);

IOBUFDS IOBUFDS_3(
	.I(main_k7ddrphy_dqs_o_delayed3),
	.T(main_k7ddrphy_dqs_t3),
	.IO(ddram_dqs_p[3]),
	.IOB(ddram_dqs_n[3]),
	.O(main_k7ddrphy_dqs_i[3])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[0]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[32]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[0]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[32]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[0]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[32]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[0]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[32]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay0),
	.TQ(main_k7ddrphy_dq_t0)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed0),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data0[7]),
	.Q2(main_k7ddrphy_dq_i_data0[6]),
	.Q3(main_k7ddrphy_dq_i_data0[5]),
	.Q4(main_k7ddrphy_dq_i_data0[4]),
	.Q5(main_k7ddrphy_dq_i_data0[3]),
	.Q6(main_k7ddrphy_dq_i_data0[2]),
	.Q7(main_k7ddrphy_dq_i_data0[1]),
	.Q8(main_k7ddrphy_dq_i_data0[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_34 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed0),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay0)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_4 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay0),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed0)
);

IOBUF IOBUF(
	.I(main_k7ddrphy_dq_o_delayed0),
	.T(main_k7ddrphy_dq_t0),
	.IO(ddram_dq[0]),
	.O(main_k7ddrphy_dq_i_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[1]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[33]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[1]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[33]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[1]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[33]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[1]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[33]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay1),
	.TQ(main_k7ddrphy_dq_t1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_1 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed1),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data1[7]),
	.Q2(main_k7ddrphy_dq_i_data1[6]),
	.Q3(main_k7ddrphy_dq_i_data1[5]),
	.Q4(main_k7ddrphy_dq_i_data1[4]),
	.Q5(main_k7ddrphy_dq_i_data1[3]),
	.Q6(main_k7ddrphy_dq_i_data1[2]),
	.Q7(main_k7ddrphy_dq_i_data1[1]),
	.Q8(main_k7ddrphy_dq_i_data1[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_35 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed1),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay1)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_5 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay1),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed1)
);

IOBUF IOBUF_1(
	.I(main_k7ddrphy_dq_o_delayed1),
	.T(main_k7ddrphy_dq_t1),
	.IO(ddram_dq[1]),
	.O(main_k7ddrphy_dq_i_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[2]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[34]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[2]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[34]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[2]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[34]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[2]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[34]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay2),
	.TQ(main_k7ddrphy_dq_t2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed2),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data2[7]),
	.Q2(main_k7ddrphy_dq_i_data2[6]),
	.Q3(main_k7ddrphy_dq_i_data2[5]),
	.Q4(main_k7ddrphy_dq_i_data2[4]),
	.Q5(main_k7ddrphy_dq_i_data2[3]),
	.Q6(main_k7ddrphy_dq_i_data2[2]),
	.Q7(main_k7ddrphy_dq_i_data2[1]),
	.Q8(main_k7ddrphy_dq_i_data2[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_36 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed2),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay2)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_6 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay2),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed2)
);

IOBUF IOBUF_2(
	.I(main_k7ddrphy_dq_o_delayed2),
	.T(main_k7ddrphy_dq_t2),
	.IO(ddram_dq[2]),
	.O(main_k7ddrphy_dq_i_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[3]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[35]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[3]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[35]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[3]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[35]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[3]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[35]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay3),
	.TQ(main_k7ddrphy_dq_t3)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_3 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed3),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data3[7]),
	.Q2(main_k7ddrphy_dq_i_data3[6]),
	.Q3(main_k7ddrphy_dq_i_data3[5]),
	.Q4(main_k7ddrphy_dq_i_data3[4]),
	.Q5(main_k7ddrphy_dq_i_data3[3]),
	.Q6(main_k7ddrphy_dq_i_data3[2]),
	.Q7(main_k7ddrphy_dq_i_data3[1]),
	.Q8(main_k7ddrphy_dq_i_data3[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_37 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed3),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay3)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_7 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay3),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed3)
);

IOBUF IOBUF_3(
	.I(main_k7ddrphy_dq_o_delayed3),
	.T(main_k7ddrphy_dq_t3),
	.IO(ddram_dq[3]),
	.O(main_k7ddrphy_dq_i_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[4]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[36]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[4]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[36]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[4]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[36]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[4]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[36]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay4),
	.TQ(main_k7ddrphy_dq_t4)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed4),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data4[7]),
	.Q2(main_k7ddrphy_dq_i_data4[6]),
	.Q3(main_k7ddrphy_dq_i_data4[5]),
	.Q4(main_k7ddrphy_dq_i_data4[4]),
	.Q5(main_k7ddrphy_dq_i_data4[3]),
	.Q6(main_k7ddrphy_dq_i_data4[2]),
	.Q7(main_k7ddrphy_dq_i_data4[1]),
	.Q8(main_k7ddrphy_dq_i_data4[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_38 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed4),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay4)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_8 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay4),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed4)
);

IOBUF IOBUF_4(
	.I(main_k7ddrphy_dq_o_delayed4),
	.T(main_k7ddrphy_dq_t4),
	.IO(ddram_dq[4]),
	.O(main_k7ddrphy_dq_i_nodelay4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[5]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[37]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[5]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[37]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[5]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[37]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[5]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[37]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay5),
	.TQ(main_k7ddrphy_dq_t5)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_5 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed5),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data5[7]),
	.Q2(main_k7ddrphy_dq_i_data5[6]),
	.Q3(main_k7ddrphy_dq_i_data5[5]),
	.Q4(main_k7ddrphy_dq_i_data5[4]),
	.Q5(main_k7ddrphy_dq_i_data5[3]),
	.Q6(main_k7ddrphy_dq_i_data5[2]),
	.Q7(main_k7ddrphy_dq_i_data5[1]),
	.Q8(main_k7ddrphy_dq_i_data5[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_39 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed5),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay5)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_9 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay5),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed5)
);

IOBUF IOBUF_5(
	.I(main_k7ddrphy_dq_o_delayed5),
	.T(main_k7ddrphy_dq_t5),
	.IO(ddram_dq[5]),
	.O(main_k7ddrphy_dq_i_nodelay5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[6]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[38]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[6]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[38]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[6]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[38]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[6]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[38]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay6),
	.TQ(main_k7ddrphy_dq_t6)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed6),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data6[7]),
	.Q2(main_k7ddrphy_dq_i_data6[6]),
	.Q3(main_k7ddrphy_dq_i_data6[5]),
	.Q4(main_k7ddrphy_dq_i_data6[4]),
	.Q5(main_k7ddrphy_dq_i_data6[3]),
	.Q6(main_k7ddrphy_dq_i_data6[2]),
	.Q7(main_k7ddrphy_dq_i_data6[1]),
	.Q8(main_k7ddrphy_dq_i_data6[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_40 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed6),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay6)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_10 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay6),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed6)
);

IOBUF IOBUF_6(
	.I(main_k7ddrphy_dq_o_delayed6),
	.T(main_k7ddrphy_dq_t6),
	.IO(ddram_dq[6]),
	.O(main_k7ddrphy_dq_i_nodelay6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[7]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[39]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[7]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[39]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[7]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[39]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[7]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[39]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay7),
	.TQ(main_k7ddrphy_dq_t7)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_7 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed7),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data7[7]),
	.Q2(main_k7ddrphy_dq_i_data7[6]),
	.Q3(main_k7ddrphy_dq_i_data7[5]),
	.Q4(main_k7ddrphy_dq_i_data7[4]),
	.Q5(main_k7ddrphy_dq_i_data7[3]),
	.Q6(main_k7ddrphy_dq_i_data7[2]),
	.Q7(main_k7ddrphy_dq_i_data7[1]),
	.Q8(main_k7ddrphy_dq_i_data7[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_41 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed7),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay7)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_11 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay7),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed7)
);

IOBUF IOBUF_7(
	.I(main_k7ddrphy_dq_o_delayed7),
	.T(main_k7ddrphy_dq_t7),
	.IO(ddram_dq[7]),
	.O(main_k7ddrphy_dq_i_nodelay7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[8]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[40]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[8]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[40]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[8]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[40]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[8]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[40]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay8),
	.TQ(main_k7ddrphy_dq_t8)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed8),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data8[7]),
	.Q2(main_k7ddrphy_dq_i_data8[6]),
	.Q3(main_k7ddrphy_dq_i_data8[5]),
	.Q4(main_k7ddrphy_dq_i_data8[4]),
	.Q5(main_k7ddrphy_dq_i_data8[3]),
	.Q6(main_k7ddrphy_dq_i_data8[2]),
	.Q7(main_k7ddrphy_dq_i_data8[1]),
	.Q8(main_k7ddrphy_dq_i_data8[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_42 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed8),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay8)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_12 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay8),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed8)
);

IOBUF IOBUF_8(
	.I(main_k7ddrphy_dq_o_delayed8),
	.T(main_k7ddrphy_dq_t8),
	.IO(ddram_dq[8]),
	.O(main_k7ddrphy_dq_i_nodelay8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[9]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[41]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[9]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[41]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[9]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[41]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[9]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[41]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay9),
	.TQ(main_k7ddrphy_dq_t9)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_9 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed9),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data9[7]),
	.Q2(main_k7ddrphy_dq_i_data9[6]),
	.Q3(main_k7ddrphy_dq_i_data9[5]),
	.Q4(main_k7ddrphy_dq_i_data9[4]),
	.Q5(main_k7ddrphy_dq_i_data9[3]),
	.Q6(main_k7ddrphy_dq_i_data9[2]),
	.Q7(main_k7ddrphy_dq_i_data9[1]),
	.Q8(main_k7ddrphy_dq_i_data9[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_43 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed9),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay9)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_13 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay9),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed9)
);

IOBUF IOBUF_9(
	.I(main_k7ddrphy_dq_o_delayed9),
	.T(main_k7ddrphy_dq_t9),
	.IO(ddram_dq[9]),
	.O(main_k7ddrphy_dq_i_nodelay9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[10]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[42]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[10]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[42]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[10]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[42]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[10]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[42]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay10),
	.TQ(main_k7ddrphy_dq_t10)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed10),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data10[7]),
	.Q2(main_k7ddrphy_dq_i_data10[6]),
	.Q3(main_k7ddrphy_dq_i_data10[5]),
	.Q4(main_k7ddrphy_dq_i_data10[4]),
	.Q5(main_k7ddrphy_dq_i_data10[3]),
	.Q6(main_k7ddrphy_dq_i_data10[2]),
	.Q7(main_k7ddrphy_dq_i_data10[1]),
	.Q8(main_k7ddrphy_dq_i_data10[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_44 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed10),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay10)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_14 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay10),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed10)
);

IOBUF IOBUF_10(
	.I(main_k7ddrphy_dq_o_delayed10),
	.T(main_k7ddrphy_dq_t10),
	.IO(ddram_dq[10]),
	.O(main_k7ddrphy_dq_i_nodelay10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[11]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[43]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[11]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[43]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[11]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[43]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[11]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[43]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay11),
	.TQ(main_k7ddrphy_dq_t11)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_11 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed11),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data11[7]),
	.Q2(main_k7ddrphy_dq_i_data11[6]),
	.Q3(main_k7ddrphy_dq_i_data11[5]),
	.Q4(main_k7ddrphy_dq_i_data11[4]),
	.Q5(main_k7ddrphy_dq_i_data11[3]),
	.Q6(main_k7ddrphy_dq_i_data11[2]),
	.Q7(main_k7ddrphy_dq_i_data11[1]),
	.Q8(main_k7ddrphy_dq_i_data11[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_45 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed11),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay11)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_15 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay11),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed11)
);

IOBUF IOBUF_11(
	.I(main_k7ddrphy_dq_o_delayed11),
	.T(main_k7ddrphy_dq_t11),
	.IO(ddram_dq[11]),
	.O(main_k7ddrphy_dq_i_nodelay11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[12]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[44]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[12]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[44]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[12]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[44]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[12]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[44]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay12),
	.TQ(main_k7ddrphy_dq_t12)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed12),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data12[7]),
	.Q2(main_k7ddrphy_dq_i_data12[6]),
	.Q3(main_k7ddrphy_dq_i_data12[5]),
	.Q4(main_k7ddrphy_dq_i_data12[4]),
	.Q5(main_k7ddrphy_dq_i_data12[3]),
	.Q6(main_k7ddrphy_dq_i_data12[2]),
	.Q7(main_k7ddrphy_dq_i_data12[1]),
	.Q8(main_k7ddrphy_dq_i_data12[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_46 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed12),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay12)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_16 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay12),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed12)
);

IOBUF IOBUF_12(
	.I(main_k7ddrphy_dq_o_delayed12),
	.T(main_k7ddrphy_dq_t12),
	.IO(ddram_dq[12]),
	.O(main_k7ddrphy_dq_i_nodelay12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[13]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[45]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[13]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[45]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[13]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[45]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[13]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[45]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay13),
	.TQ(main_k7ddrphy_dq_t13)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_13 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed13),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data13[7]),
	.Q2(main_k7ddrphy_dq_i_data13[6]),
	.Q3(main_k7ddrphy_dq_i_data13[5]),
	.Q4(main_k7ddrphy_dq_i_data13[4]),
	.Q5(main_k7ddrphy_dq_i_data13[3]),
	.Q6(main_k7ddrphy_dq_i_data13[2]),
	.Q7(main_k7ddrphy_dq_i_data13[1]),
	.Q8(main_k7ddrphy_dq_i_data13[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_47 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed13),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay13)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_17 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay13),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed13)
);

IOBUF IOBUF_13(
	.I(main_k7ddrphy_dq_o_delayed13),
	.T(main_k7ddrphy_dq_t13),
	.IO(ddram_dq[13]),
	.O(main_k7ddrphy_dq_i_nodelay13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[14]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[46]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[14]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[46]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[14]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[46]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[14]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[46]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay14),
	.TQ(main_k7ddrphy_dq_t14)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed14),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data14[7]),
	.Q2(main_k7ddrphy_dq_i_data14[6]),
	.Q3(main_k7ddrphy_dq_i_data14[5]),
	.Q4(main_k7ddrphy_dq_i_data14[4]),
	.Q5(main_k7ddrphy_dq_i_data14[3]),
	.Q6(main_k7ddrphy_dq_i_data14[2]),
	.Q7(main_k7ddrphy_dq_i_data14[1]),
	.Q8(main_k7ddrphy_dq_i_data14[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_48 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed14),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay14)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_18 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay14),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed14)
);

IOBUF IOBUF_14(
	.I(main_k7ddrphy_dq_o_delayed14),
	.T(main_k7ddrphy_dq_t14),
	.IO(ddram_dq[14]),
	.O(main_k7ddrphy_dq_i_nodelay14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[15]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[47]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[15]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[47]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[15]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[47]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[15]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[47]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay15),
	.TQ(main_k7ddrphy_dq_t15)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_15 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed15),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data15[7]),
	.Q2(main_k7ddrphy_dq_i_data15[6]),
	.Q3(main_k7ddrphy_dq_i_data15[5]),
	.Q4(main_k7ddrphy_dq_i_data15[4]),
	.Q5(main_k7ddrphy_dq_i_data15[3]),
	.Q6(main_k7ddrphy_dq_i_data15[2]),
	.Q7(main_k7ddrphy_dq_i_data15[1]),
	.Q8(main_k7ddrphy_dq_i_data15[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_49 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed15),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay15)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_19 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay15),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed15)
);

IOBUF IOBUF_15(
	.I(main_k7ddrphy_dq_o_delayed15),
	.T(main_k7ddrphy_dq_t15),
	.IO(ddram_dq[15]),
	.O(main_k7ddrphy_dq_i_nodelay15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[16]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[48]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[16]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[48]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[16]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[48]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[16]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[48]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay16),
	.TQ(main_k7ddrphy_dq_t16)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed16),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data16[7]),
	.Q2(main_k7ddrphy_dq_i_data16[6]),
	.Q3(main_k7ddrphy_dq_i_data16[5]),
	.Q4(main_k7ddrphy_dq_i_data16[4]),
	.Q5(main_k7ddrphy_dq_i_data16[3]),
	.Q6(main_k7ddrphy_dq_i_data16[2]),
	.Q7(main_k7ddrphy_dq_i_data16[1]),
	.Q8(main_k7ddrphy_dq_i_data16[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_50 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed16),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay16)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_20 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay16),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed16)
);

IOBUF IOBUF_16(
	.I(main_k7ddrphy_dq_o_delayed16),
	.T(main_k7ddrphy_dq_t16),
	.IO(ddram_dq[16]),
	.O(main_k7ddrphy_dq_i_nodelay16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[17]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[49]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[17]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[49]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[17]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[49]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[17]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[49]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay17),
	.TQ(main_k7ddrphy_dq_t17)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_17 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed17),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data17[7]),
	.Q2(main_k7ddrphy_dq_i_data17[6]),
	.Q3(main_k7ddrphy_dq_i_data17[5]),
	.Q4(main_k7ddrphy_dq_i_data17[4]),
	.Q5(main_k7ddrphy_dq_i_data17[3]),
	.Q6(main_k7ddrphy_dq_i_data17[2]),
	.Q7(main_k7ddrphy_dq_i_data17[1]),
	.Q8(main_k7ddrphy_dq_i_data17[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_51 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed17),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay17)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_21 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay17),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed17)
);

IOBUF IOBUF_17(
	.I(main_k7ddrphy_dq_o_delayed17),
	.T(main_k7ddrphy_dq_t17),
	.IO(ddram_dq[17]),
	.O(main_k7ddrphy_dq_i_nodelay17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[18]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[50]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[18]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[50]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[18]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[50]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[18]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[50]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay18),
	.TQ(main_k7ddrphy_dq_t18)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed18),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data18[7]),
	.Q2(main_k7ddrphy_dq_i_data18[6]),
	.Q3(main_k7ddrphy_dq_i_data18[5]),
	.Q4(main_k7ddrphy_dq_i_data18[4]),
	.Q5(main_k7ddrphy_dq_i_data18[3]),
	.Q6(main_k7ddrphy_dq_i_data18[2]),
	.Q7(main_k7ddrphy_dq_i_data18[1]),
	.Q8(main_k7ddrphy_dq_i_data18[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_52 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed18),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay18)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_22 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay18),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed18)
);

IOBUF IOBUF_18(
	.I(main_k7ddrphy_dq_o_delayed18),
	.T(main_k7ddrphy_dq_t18),
	.IO(ddram_dq[18]),
	.O(main_k7ddrphy_dq_i_nodelay18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[19]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[51]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[19]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[51]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[19]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[51]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[19]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[51]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay19),
	.TQ(main_k7ddrphy_dq_t19)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_19 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed19),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data19[7]),
	.Q2(main_k7ddrphy_dq_i_data19[6]),
	.Q3(main_k7ddrphy_dq_i_data19[5]),
	.Q4(main_k7ddrphy_dq_i_data19[4]),
	.Q5(main_k7ddrphy_dq_i_data19[3]),
	.Q6(main_k7ddrphy_dq_i_data19[2]),
	.Q7(main_k7ddrphy_dq_i_data19[1]),
	.Q8(main_k7ddrphy_dq_i_data19[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_53 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed19),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay19)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_23 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay19),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed19)
);

IOBUF IOBUF_19(
	.I(main_k7ddrphy_dq_o_delayed19),
	.T(main_k7ddrphy_dq_t19),
	.IO(ddram_dq[19]),
	.O(main_k7ddrphy_dq_i_nodelay19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[20]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[52]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[20]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[52]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[20]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[52]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[20]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[52]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay20),
	.TQ(main_k7ddrphy_dq_t20)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed20),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data20[7]),
	.Q2(main_k7ddrphy_dq_i_data20[6]),
	.Q3(main_k7ddrphy_dq_i_data20[5]),
	.Q4(main_k7ddrphy_dq_i_data20[4]),
	.Q5(main_k7ddrphy_dq_i_data20[3]),
	.Q6(main_k7ddrphy_dq_i_data20[2]),
	.Q7(main_k7ddrphy_dq_i_data20[1]),
	.Q8(main_k7ddrphy_dq_i_data20[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_54 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed20),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay20)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_24 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay20),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed20)
);

IOBUF IOBUF_20(
	.I(main_k7ddrphy_dq_o_delayed20),
	.T(main_k7ddrphy_dq_t20),
	.IO(ddram_dq[20]),
	.O(main_k7ddrphy_dq_i_nodelay20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[21]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[53]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[21]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[53]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[21]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[53]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[21]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[53]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay21),
	.TQ(main_k7ddrphy_dq_t21)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_21 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed21),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data21[7]),
	.Q2(main_k7ddrphy_dq_i_data21[6]),
	.Q3(main_k7ddrphy_dq_i_data21[5]),
	.Q4(main_k7ddrphy_dq_i_data21[4]),
	.Q5(main_k7ddrphy_dq_i_data21[3]),
	.Q6(main_k7ddrphy_dq_i_data21[2]),
	.Q7(main_k7ddrphy_dq_i_data21[1]),
	.Q8(main_k7ddrphy_dq_i_data21[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_55 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed21),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay21)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_25 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay21),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed21)
);

IOBUF IOBUF_21(
	.I(main_k7ddrphy_dq_o_delayed21),
	.T(main_k7ddrphy_dq_t21),
	.IO(ddram_dq[21]),
	.O(main_k7ddrphy_dq_i_nodelay21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[22]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[54]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[22]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[54]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[22]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[54]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[22]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[54]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay22),
	.TQ(main_k7ddrphy_dq_t22)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed22),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data22[7]),
	.Q2(main_k7ddrphy_dq_i_data22[6]),
	.Q3(main_k7ddrphy_dq_i_data22[5]),
	.Q4(main_k7ddrphy_dq_i_data22[4]),
	.Q5(main_k7ddrphy_dq_i_data22[3]),
	.Q6(main_k7ddrphy_dq_i_data22[2]),
	.Q7(main_k7ddrphy_dq_i_data22[1]),
	.Q8(main_k7ddrphy_dq_i_data22[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_56 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed22),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay22)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_26 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay22),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed22)
);

IOBUF IOBUF_22(
	.I(main_k7ddrphy_dq_o_delayed22),
	.T(main_k7ddrphy_dq_t22),
	.IO(ddram_dq[22]),
	.O(main_k7ddrphy_dq_i_nodelay22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[23]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[55]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[23]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[55]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[23]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[55]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[23]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[55]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay23),
	.TQ(main_k7ddrphy_dq_t23)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_23 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed23),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data23[7]),
	.Q2(main_k7ddrphy_dq_i_data23[6]),
	.Q3(main_k7ddrphy_dq_i_data23[5]),
	.Q4(main_k7ddrphy_dq_i_data23[4]),
	.Q5(main_k7ddrphy_dq_i_data23[3]),
	.Q6(main_k7ddrphy_dq_i_data23[2]),
	.Q7(main_k7ddrphy_dq_i_data23[1]),
	.Q8(main_k7ddrphy_dq_i_data23[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_57 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed23),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay23)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_27 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay23),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed23)
);

IOBUF IOBUF_23(
	.I(main_k7ddrphy_dq_o_delayed23),
	.T(main_k7ddrphy_dq_t23),
	.IO(ddram_dq[23]),
	.O(main_k7ddrphy_dq_i_nodelay23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[24]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[56]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[24]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[56]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[24]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[56]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[24]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[56]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay24),
	.TQ(main_k7ddrphy_dq_t24)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed24),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data24[7]),
	.Q2(main_k7ddrphy_dq_i_data24[6]),
	.Q3(main_k7ddrphy_dq_i_data24[5]),
	.Q4(main_k7ddrphy_dq_i_data24[4]),
	.Q5(main_k7ddrphy_dq_i_data24[3]),
	.Q6(main_k7ddrphy_dq_i_data24[2]),
	.Q7(main_k7ddrphy_dq_i_data24[1]),
	.Q8(main_k7ddrphy_dq_i_data24[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_58 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed24),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay24)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_28 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay24),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed24)
);

IOBUF IOBUF_24(
	.I(main_k7ddrphy_dq_o_delayed24),
	.T(main_k7ddrphy_dq_t24),
	.IO(ddram_dq[24]),
	.O(main_k7ddrphy_dq_i_nodelay24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[25]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[57]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[25]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[57]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[25]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[57]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[25]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[57]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay25),
	.TQ(main_k7ddrphy_dq_t25)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_25 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed25),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data25[7]),
	.Q2(main_k7ddrphy_dq_i_data25[6]),
	.Q3(main_k7ddrphy_dq_i_data25[5]),
	.Q4(main_k7ddrphy_dq_i_data25[4]),
	.Q5(main_k7ddrphy_dq_i_data25[3]),
	.Q6(main_k7ddrphy_dq_i_data25[2]),
	.Q7(main_k7ddrphy_dq_i_data25[1]),
	.Q8(main_k7ddrphy_dq_i_data25[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_59 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed25),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay25)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_29 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay25),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed25)
);

IOBUF IOBUF_25(
	.I(main_k7ddrphy_dq_o_delayed25),
	.T(main_k7ddrphy_dq_t25),
	.IO(ddram_dq[25]),
	.O(main_k7ddrphy_dq_i_nodelay25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[26]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[58]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[26]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[58]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[26]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[58]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[26]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[58]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay26),
	.TQ(main_k7ddrphy_dq_t26)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed26),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data26[7]),
	.Q2(main_k7ddrphy_dq_i_data26[6]),
	.Q3(main_k7ddrphy_dq_i_data26[5]),
	.Q4(main_k7ddrphy_dq_i_data26[4]),
	.Q5(main_k7ddrphy_dq_i_data26[3]),
	.Q6(main_k7ddrphy_dq_i_data26[2]),
	.Q7(main_k7ddrphy_dq_i_data26[1]),
	.Q8(main_k7ddrphy_dq_i_data26[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_60 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed26),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay26)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_30 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay26),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed26)
);

IOBUF IOBUF_26(
	.I(main_k7ddrphy_dq_o_delayed26),
	.T(main_k7ddrphy_dq_t26),
	.IO(ddram_dq[26]),
	.O(main_k7ddrphy_dq_i_nodelay26)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[27]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[59]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[27]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[59]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[27]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[59]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[27]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[59]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay27),
	.TQ(main_k7ddrphy_dq_t27)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_27 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed27),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data27[7]),
	.Q2(main_k7ddrphy_dq_i_data27[6]),
	.Q3(main_k7ddrphy_dq_i_data27[5]),
	.Q4(main_k7ddrphy_dq_i_data27[4]),
	.Q5(main_k7ddrphy_dq_i_data27[3]),
	.Q6(main_k7ddrphy_dq_i_data27[2]),
	.Q7(main_k7ddrphy_dq_i_data27[1]),
	.Q8(main_k7ddrphy_dq_i_data27[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_61 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed27),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay27)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_31 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay27),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed27)
);

IOBUF IOBUF_27(
	.I(main_k7ddrphy_dq_o_delayed27),
	.T(main_k7ddrphy_dq_t27),
	.IO(ddram_dq[27]),
	.O(main_k7ddrphy_dq_i_nodelay27)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[28]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[60]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[28]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[60]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[28]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[60]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[28]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[60]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay28),
	.TQ(main_k7ddrphy_dq_t28)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed28),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data28[7]),
	.Q2(main_k7ddrphy_dq_i_data28[6]),
	.Q3(main_k7ddrphy_dq_i_data28[5]),
	.Q4(main_k7ddrphy_dq_i_data28[4]),
	.Q5(main_k7ddrphy_dq_i_data28[3]),
	.Q6(main_k7ddrphy_dq_i_data28[2]),
	.Q7(main_k7ddrphy_dq_i_data28[1]),
	.Q8(main_k7ddrphy_dq_i_data28[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_62 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed28),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay28)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_32 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay28),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed28)
);

IOBUF IOBUF_28(
	.I(main_k7ddrphy_dq_o_delayed28),
	.T(main_k7ddrphy_dq_t28),
	.IO(ddram_dq[28]),
	.O(main_k7ddrphy_dq_i_nodelay28)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[29]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[61]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[29]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[61]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[29]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[61]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[29]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[61]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay29),
	.TQ(main_k7ddrphy_dq_t29)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_29 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed29),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data29[7]),
	.Q2(main_k7ddrphy_dq_i_data29[6]),
	.Q3(main_k7ddrphy_dq_i_data29[5]),
	.Q4(main_k7ddrphy_dq_i_data29[4]),
	.Q5(main_k7ddrphy_dq_i_data29[3]),
	.Q6(main_k7ddrphy_dq_i_data29[2]),
	.Q7(main_k7ddrphy_dq_i_data29[1]),
	.Q8(main_k7ddrphy_dq_i_data29[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_63 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed29),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay29)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_33 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay29),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed29)
);

IOBUF IOBUF_29(
	.I(main_k7ddrphy_dq_o_delayed29),
	.T(main_k7ddrphy_dq_t29),
	.IO(ddram_dq[29]),
	.O(main_k7ddrphy_dq_i_nodelay29)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_64 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[30]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[62]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[30]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[62]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[30]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[62]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[30]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[62]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay30),
	.TQ(main_k7ddrphy_dq_t30)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed30),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data30[7]),
	.Q2(main_k7ddrphy_dq_i_data30[6]),
	.Q3(main_k7ddrphy_dq_i_data30[5]),
	.Q4(main_k7ddrphy_dq_i_data30[4]),
	.Q5(main_k7ddrphy_dq_i_data30[3]),
	.Q6(main_k7ddrphy_dq_i_data30[2]),
	.Q7(main_k7ddrphy_dq_i_data30[1]),
	.Q8(main_k7ddrphy_dq_i_data30[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_64 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed30),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay30)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_34 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay30),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed30)
);

IOBUF IOBUF_30(
	.I(main_k7ddrphy_dq_o_delayed30),
	.T(main_k7ddrphy_dq_t30),
	.IO(ddram_dq[30]),
	.O(main_k7ddrphy_dq_i_nodelay30)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_65 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_wrdata[31]),
	.D2(main_k7ddrphy_dfi_p0_wrdata[63]),
	.D3(main_k7ddrphy_dfi_p1_wrdata[31]),
	.D4(main_k7ddrphy_dfi_p1_wrdata[63]),
	.D5(main_k7ddrphy_dfi_p2_wrdata[31]),
	.D6(main_k7ddrphy_dfi_p2_wrdata[63]),
	.D7(main_k7ddrphy_dfi_p3_wrdata[31]),
	.D8(main_k7ddrphy_dfi_p3_wrdata[63]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~main_k7ddrphy_dq_oe_delayed)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay31),
	.TQ(main_k7ddrphy_dq_t31)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_31 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed31),
	.RST(sys_rst),
	.Q1(main_k7ddrphy_dq_i_data31[7]),
	.Q2(main_k7ddrphy_dq_i_data31[6]),
	.Q3(main_k7ddrphy_dq_i_data31[5]),
	.Q4(main_k7ddrphy_dq_i_data31[4]),
	.Q5(main_k7ddrphy_dq_i_data31[3]),
	.Q6(main_k7ddrphy_dq_i_data31[2]),
	.Q7(main_k7ddrphy_dq_i_data31[1]),
	.Q8(main_k7ddrphy_dq_i_data31[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_65 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed31),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay31)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_35 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay31),
	.INC(1'd1),
	.LD((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed31)
);

IOBUF IOBUF_31(
	.I(main_k7ddrphy_dq_o_delayed31),
	.T(main_k7ddrphy_dq_t31),
	.IO(ddram_dq[31]),
	.O(main_k7ddrphy_dq_i_nodelay31)
);

reg [24:0] storage[0:15];
reg [24:0] memdat;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage[main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat <= storage[main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat;
assign main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage[main_litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_1[0:15];
reg [24:0] memdat_1;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_1[main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_1 <= storage_1[main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_1;
assign main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_1[main_litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_2[0:15];
reg [24:0] memdat_2;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_2[main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_2 <= storage_2[main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_2;
assign main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_2[main_litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_3[0:15];
reg [24:0] memdat_3;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_3[main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_3 <= storage_3[main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_3;
assign main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_4[0:15];
reg [24:0] memdat_4;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_we)
		storage_4[main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
	memdat_4 <= storage_4[main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_4;
assign main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_litedramcore_bankmachine4_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_5[0:15];
reg [24:0] memdat_5;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_we)
		storage_5[main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_5[main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_litedramcore_bankmachine5_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_6[0:15];
reg [24:0] memdat_6;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_we)
		storage_6[main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_6[main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_litedramcore_bankmachine6_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_7[0:15];
reg [24:0] memdat_7;
always @(posedge sys_clk) begin
	if (main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_we)
		storage_7[main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_7[main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_7[main_litedramcore_bankmachine7_cmd_buffer_lookahead_rdport_adr];

PLLE2_ADV #(
	.CLKFBOUT_MULT(4'd8),
	.CLKIN1_PERIOD(5.0),
	.CLKOUT0_DIVIDE(4'd8),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(5'd16),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(3'd4),
	.CLKOUT2_PHASE(1'd0),
	.CLKOUT3_DIVIDE(3'd4),
	.CLKOUT3_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV (
	.CLKFBIN(builder_pll_fb),
	.CLKIN1(main_clkin),
	.RST(main_reset),
	.CLKFBOUT(builder_pll_fb),
	.CLKOUT0(main_clkout0),
	.CLKOUT1(main_clkout1),
	.CLKOUT2(main_clkout2),
	.CLKOUT3(main_clkout3),
	.LOCKED(main_locked)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(iodelay_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(iodelay_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(iodelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(builder_xilinxasyncresetsynchronizerimpl2_expr)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(sys4x_dqs_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(builder_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(sys4x_dqs_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(builder_xilinxasyncresetsynchronizerimpl3_expr)
);

endmodule
