
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 344.367 ; gain = 72.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/top_module.v:23]
	Parameter CSCntWidth bound to: 9 - type: integer 
	Parameter cyc_num bound to: 5 - type: integer 
	Parameter length_ro1 bound to: 8 - type: integer 
	Parameter length_ro2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tero_core' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/tero_core.v:23]
	Parameter length_ro1 bound to: 8 - type: integer 
	Parameter length_ro2 bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/tero_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'buff' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (1#1) [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'buff' (2#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'nand_gate' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/nand_gate.v:21]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
	Parameter INIT bound to: 64'b0000000000000000111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (2#1) [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'nand_gate' (3#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/nand_gate.v:21]
INFO: [Synth 8-6155] done synthesizing module 'tero_core' (4#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/tero_core.v:23]
INFO: [Synth 8-6157] synthesizing module 'asyncCounter' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/asyn_counter.v:25]
	Parameter width bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TFF' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/TFF.v:21]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (5#1) [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'TFF' (6#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/TFF.v:21]
INFO: [Synth 8-6155] done synthesizing module 'asyncCounter' (7#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/asyn_counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/controller.v:23]
	Parameter width bound to: 9 - type: integer 
	Parameter cyc_num bound to: 5 - type: integer 
	Parameter s_reset bound to: 3'b000 
	Parameter s_osci bound to: 3'b001 
	Parameter s_check0 bound to: 3'b010 
	Parameter s_check1 bound to: 3'b011 
	Parameter s_send bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 399.852 ; gain = 128.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 399.852 ; gain = 128.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 399.852 ; gain = 128.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadoproject/Tero/Tero.srcs/constrs_1/new/place.xdc]
Finished Parsing XDC File [D:/vivadoproject/Tero/Tero.srcs/constrs_1/new/place.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoproject/Tero/Tero.srcs/constrs_1/new/place.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.855 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 740.371 ; gain = 1.516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 740.371 ; gain = 468.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 740.371 ; gain = 468.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 740.371 ; gain = 468.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_State_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "rst_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_ro" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                            00001 |                              000
                  s_osci |                            00010 |                              001
                s_check0 |                            00100 |                              010
                s_check1 |                            01000 |                              011
                  s_send |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_State_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 740.371 ; gain = 468.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 740.371 ; gain = 468.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 752.016 ; gain = 480.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 752.016 ; gain = 480.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/vivadoproject/Tero/Tero.srcs/sources_1/new/TFF.v:30]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     9|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |     2|
|7     |LUT5   |     3|
|8     |LUT6   |    26|
|9     |FDCE   |    13|
|10    |FDPE   |     1|
|11    |FDRE   |    21|
|12    |IBUF   |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------+------+
|      |Instance             |Module       |Cells |
+------+---------------------+-------------+------+
|1     |top                  |             |   102|
|2     |  control_inst       |controller   |    49|
|3     |  counter_inst       |asyncCounter |    10|
|4     |    \counter[0].tff  |TFF          |     1|
|5     |    \counter[1].tff  |TFF_14       |     1|
|6     |    \counter[2].tff  |TFF_15       |     1|
|7     |    \counter[3].tff  |TFF_16       |     1|
|8     |    \counter[4].tff  |TFF_17       |     1|
|9     |    \counter[5].tff  |TFF_18       |     1|
|10    |    \counter[6].tff  |TFF_19       |     1|
|11    |    \counter[7].tff  |TFF_20       |     1|
|12    |    \counter[8].tff  |TFF_21       |     2|
|13    |  tero_inst          |tero_core    |    16|
|14    |    N1               |nand_gate    |     1|
|15    |    N2               |nand_gate_0  |     1|
|16    |    \stage1[0].S1    |buff         |     1|
|17    |    \stage1[1].S1    |buff_1       |     1|
|18    |    \stage1[2].S1    |buff_2       |     1|
|19    |    \stage1[3].S1    |buff_3       |     1|
|20    |    \stage1[4].S1    |buff_4       |     1|
|21    |    \stage1[5].S1    |buff_5       |     1|
|22    |    \stage1[6].S1    |buff_6       |     1|
|23    |    \stage2[0].S2    |buff_7       |     1|
|24    |    \stage2[1].S2    |buff_8       |     1|
|25    |    \stage2[2].S2    |buff_9       |     1|
|26    |    \stage2[3].S2    |buff_10      |     1|
|27    |    \stage2[4].S2    |buff_11      |     1|
|28    |    \stage2[5].S2    |buff_12      |     1|
|29    |    \stage2[6].S2    |buff_13      |     1|
+------+---------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 762.051 ; gain = 149.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 762.051 ; gain = 490.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 771.813 ; gain = 500.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.813 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivadoproject/Tero/Tero.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 23 11:35:01 2021...
