$date
	Fri Sep 20 12:00:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_wand $end
$var wire 1 ! z $end
$var wire 1 " q $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ' p $end
$var wire 1 " q $end
$var wire 1 ( x $end
$var wire 1 ) y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1)
1&
#20
0&
1%
#30
1&
#40
0)
0&
0%
1$
#50
1)
1&
#60
0&
1%
#70
1&
#80
0)
0&
0%
0$
1#
#90
1)
1&
#100
0&
1%
#110
1&
#120
0)
0"
0'
1(
0&
0%
1$
#130
1!
1"
1'
1)
1&
#140
0&
1%
#150
1&
#200
