|RISCV_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => processor:u_processor.i_CLK
iRST => processor:u_processor.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= processor:u_processor.o_ALUResult[0]
oALUOut[1] <= processor:u_processor.o_ALUResult[1]
oALUOut[2] <= processor:u_processor.o_ALUResult[2]
oALUOut[3] <= processor:u_processor.o_ALUResult[3]
oALUOut[4] <= processor:u_processor.o_ALUResult[4]
oALUOut[5] <= processor:u_processor.o_ALUResult[5]
oALUOut[6] <= processor:u_processor.o_ALUResult[6]
oALUOut[7] <= processor:u_processor.o_ALUResult[7]
oALUOut[8] <= processor:u_processor.o_ALUResult[8]
oALUOut[9] <= processor:u_processor.o_ALUResult[9]
oALUOut[10] <= processor:u_processor.o_ALUResult[10]
oALUOut[11] <= processor:u_processor.o_ALUResult[11]
oALUOut[12] <= processor:u_processor.o_ALUResult[12]
oALUOut[13] <= processor:u_processor.o_ALUResult[13]
oALUOut[14] <= processor:u_processor.o_ALUResult[14]
oALUOut[15] <= processor:u_processor.o_ALUResult[15]
oALUOut[16] <= processor:u_processor.o_ALUResult[16]
oALUOut[17] <= processor:u_processor.o_ALUResult[17]
oALUOut[18] <= processor:u_processor.o_ALUResult[18]
oALUOut[19] <= processor:u_processor.o_ALUResult[19]
oALUOut[20] <= processor:u_processor.o_ALUResult[20]
oALUOut[21] <= processor:u_processor.o_ALUResult[21]
oALUOut[22] <= processor:u_processor.o_ALUResult[22]
oALUOut[23] <= processor:u_processor.o_ALUResult[23]
oALUOut[24] <= processor:u_processor.o_ALUResult[24]
oALUOut[25] <= processor:u_processor.o_ALUResult[25]
oALUOut[26] <= processor:u_processor.o_ALUResult[26]
oALUOut[27] <= processor:u_processor.o_ALUResult[27]
oALUOut[28] <= processor:u_processor.o_ALUResult[28]
oALUOut[29] <= processor:u_processor.o_ALUResult[29]
oALUOut[30] <= processor:u_processor.o_ALUResult[30]
oALUOut[31] <= processor:u_processor.o_ALUResult[31]


|RISCV_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|processor:u_processor
i_CLK => fetch:u_fetch.i_CLK
i_CLK => regfile:u_regfile.i_CLK
i_RST => fetch:u_fetch.i_RST
i_RST => regfile:u_regfile.i_RST
o_IMemAddr[0] <= fetch:u_fetch.o_IMemAdr[0]
o_IMemAddr[1] <= fetch:u_fetch.o_IMemAdr[1]
o_IMemAddr[2] <= fetch:u_fetch.o_IMemAdr[2]
o_IMemAddr[3] <= fetch:u_fetch.o_IMemAdr[3]
o_IMemAddr[4] <= fetch:u_fetch.o_IMemAdr[4]
o_IMemAddr[5] <= fetch:u_fetch.o_IMemAdr[5]
o_IMemAddr[6] <= fetch:u_fetch.o_IMemAdr[6]
o_IMemAddr[7] <= fetch:u_fetch.o_IMemAdr[7]
o_IMemAddr[8] <= fetch:u_fetch.o_IMemAdr[8]
o_IMemAddr[9] <= fetch:u_fetch.o_IMemAdr[9]
o_IMemAddr[10] <= fetch:u_fetch.o_IMemAdr[10]
o_IMemAddr[11] <= fetch:u_fetch.o_IMemAdr[11]
o_IMemAddr[12] <= fetch:u_fetch.o_IMemAdr[12]
o_IMemAddr[13] <= fetch:u_fetch.o_IMemAdr[13]
o_IMemAddr[14] <= fetch:u_fetch.o_IMemAdr[14]
o_IMemAddr[15] <= fetch:u_fetch.o_IMemAdr[15]
o_IMemAddr[16] <= fetch:u_fetch.o_IMemAdr[16]
o_IMemAddr[17] <= fetch:u_fetch.o_IMemAdr[17]
o_IMemAddr[18] <= fetch:u_fetch.o_IMemAdr[18]
o_IMemAddr[19] <= fetch:u_fetch.o_IMemAdr[19]
o_IMemAddr[20] <= fetch:u_fetch.o_IMemAdr[20]
o_IMemAddr[21] <= fetch:u_fetch.o_IMemAdr[21]
o_IMemAddr[22] <= fetch:u_fetch.o_IMemAdr[22]
o_IMemAddr[23] <= fetch:u_fetch.o_IMemAdr[23]
o_IMemAddr[24] <= fetch:u_fetch.o_IMemAdr[24]
o_IMemAddr[25] <= fetch:u_fetch.o_IMemAdr[25]
o_IMemAddr[26] <= fetch:u_fetch.o_IMemAdr[26]
o_IMemAddr[27] <= fetch:u_fetch.o_IMemAdr[27]
o_IMemAddr[28] <= fetch:u_fetch.o_IMemAdr[28]
o_IMemAddr[29] <= fetch:u_fetch.o_IMemAdr[29]
o_IMemAddr[30] <= fetch:u_fetch.o_IMemAdr[30]
o_IMemAddr[31] <= fetch:u_fetch.o_IMemAdr[31]
i_IMemData[0] => fetch:u_fetch.i_IMemData[0]
i_IMemData[1] => fetch:u_fetch.i_IMemData[1]
i_IMemData[2] => fetch:u_fetch.i_IMemData[2]
i_IMemData[3] => fetch:u_fetch.i_IMemData[3]
i_IMemData[4] => fetch:u_fetch.i_IMemData[4]
i_IMemData[5] => fetch:u_fetch.i_IMemData[5]
i_IMemData[6] => fetch:u_fetch.i_IMemData[6]
i_IMemData[7] => fetch:u_fetch.i_IMemData[7]
i_IMemData[8] => fetch:u_fetch.i_IMemData[8]
i_IMemData[9] => fetch:u_fetch.i_IMemData[9]
i_IMemData[10] => fetch:u_fetch.i_IMemData[10]
i_IMemData[11] => fetch:u_fetch.i_IMemData[11]
i_IMemData[12] => fetch:u_fetch.i_IMemData[12]
i_IMemData[13] => fetch:u_fetch.i_IMemData[13]
i_IMemData[14] => fetch:u_fetch.i_IMemData[14]
i_IMemData[15] => fetch:u_fetch.i_IMemData[15]
i_IMemData[16] => fetch:u_fetch.i_IMemData[16]
i_IMemData[17] => fetch:u_fetch.i_IMemData[17]
i_IMemData[18] => fetch:u_fetch.i_IMemData[18]
i_IMemData[19] => fetch:u_fetch.i_IMemData[19]
i_IMemData[20] => fetch:u_fetch.i_IMemData[20]
i_IMemData[21] => fetch:u_fetch.i_IMemData[21]
i_IMemData[22] => fetch:u_fetch.i_IMemData[22]
i_IMemData[23] => fetch:u_fetch.i_IMemData[23]
i_IMemData[24] => fetch:u_fetch.i_IMemData[24]
i_IMemData[25] => fetch:u_fetch.i_IMemData[25]
i_IMemData[26] => fetch:u_fetch.i_IMemData[26]
i_IMemData[27] => fetch:u_fetch.i_IMemData[27]
i_IMemData[28] => fetch:u_fetch.i_IMemData[28]
i_IMemData[29] => fetch:u_fetch.i_IMemData[29]
i_IMemData[30] => fetch:u_fetch.i_IMemData[30]
i_IMemData[31] => fetch:u_fetch.i_IMemData[31]
o_DMemAddr[0] <= alu:u_alu.o_Result[0]
o_DMemAddr[1] <= alu:u_alu.o_Result[1]
o_DMemAddr[2] <= alu:u_alu.o_Result[2]
o_DMemAddr[3] <= alu:u_alu.o_Result[3]
o_DMemAddr[4] <= alu:u_alu.o_Result[4]
o_DMemAddr[5] <= alu:u_alu.o_Result[5]
o_DMemAddr[6] <= alu:u_alu.o_Result[6]
o_DMemAddr[7] <= alu:u_alu.o_Result[7]
o_DMemAddr[8] <= alu:u_alu.o_Result[8]
o_DMemAddr[9] <= alu:u_alu.o_Result[9]
o_DMemAddr[10] <= alu:u_alu.o_Result[10]
o_DMemAddr[11] <= alu:u_alu.o_Result[11]
o_DMemAddr[12] <= alu:u_alu.o_Result[12]
o_DMemAddr[13] <= alu:u_alu.o_Result[13]
o_DMemAddr[14] <= alu:u_alu.o_Result[14]
o_DMemAddr[15] <= alu:u_alu.o_Result[15]
o_DMemAddr[16] <= alu:u_alu.o_Result[16]
o_DMemAddr[17] <= alu:u_alu.o_Result[17]
o_DMemAddr[18] <= alu:u_alu.o_Result[18]
o_DMemAddr[19] <= alu:u_alu.o_Result[19]
o_DMemAddr[20] <= alu:u_alu.o_Result[20]
o_DMemAddr[21] <= alu:u_alu.o_Result[21]
o_DMemAddr[22] <= alu:u_alu.o_Result[22]
o_DMemAddr[23] <= alu:u_alu.o_Result[23]
o_DMemAddr[24] <= alu:u_alu.o_Result[24]
o_DMemAddr[25] <= alu:u_alu.o_Result[25]
o_DMemAddr[26] <= alu:u_alu.o_Result[26]
o_DMemAddr[27] <= alu:u_alu.o_Result[27]
o_DMemAddr[28] <= alu:u_alu.o_Result[28]
o_DMemAddr[29] <= alu:u_alu.o_Result[29]
o_DMemAddr[30] <= alu:u_alu.o_Result[30]
o_DMemAddr[31] <= alu:u_alu.o_Result[31]
o_DMemData[0] <= regfile:u_regfile.o_RS2Data[0]
o_DMemData[1] <= regfile:u_regfile.o_RS2Data[1]
o_DMemData[2] <= regfile:u_regfile.o_RS2Data[2]
o_DMemData[3] <= regfile:u_regfile.o_RS2Data[3]
o_DMemData[4] <= regfile:u_regfile.o_RS2Data[4]
o_DMemData[5] <= regfile:u_regfile.o_RS2Data[5]
o_DMemData[6] <= regfile:u_regfile.o_RS2Data[6]
o_DMemData[7] <= regfile:u_regfile.o_RS2Data[7]
o_DMemData[8] <= regfile:u_regfile.o_RS2Data[8]
o_DMemData[9] <= regfile:u_regfile.o_RS2Data[9]
o_DMemData[10] <= regfile:u_regfile.o_RS2Data[10]
o_DMemData[11] <= regfile:u_regfile.o_RS2Data[11]
o_DMemData[12] <= regfile:u_regfile.o_RS2Data[12]
o_DMemData[13] <= regfile:u_regfile.o_RS2Data[13]
o_DMemData[14] <= regfile:u_regfile.o_RS2Data[14]
o_DMemData[15] <= regfile:u_regfile.o_RS2Data[15]
o_DMemData[16] <= regfile:u_regfile.o_RS2Data[16]
o_DMemData[17] <= regfile:u_regfile.o_RS2Data[17]
o_DMemData[18] <= regfile:u_regfile.o_RS2Data[18]
o_DMemData[19] <= regfile:u_regfile.o_RS2Data[19]
o_DMemData[20] <= regfile:u_regfile.o_RS2Data[20]
o_DMemData[21] <= regfile:u_regfile.o_RS2Data[21]
o_DMemData[22] <= regfile:u_regfile.o_RS2Data[22]
o_DMemData[23] <= regfile:u_regfile.o_RS2Data[23]
o_DMemData[24] <= regfile:u_regfile.o_RS2Data[24]
o_DMemData[25] <= regfile:u_regfile.o_RS2Data[25]
o_DMemData[26] <= regfile:u_regfile.o_RS2Data[26]
o_DMemData[27] <= regfile:u_regfile.o_RS2Data[27]
o_DMemData[28] <= regfile:u_regfile.o_RS2Data[28]
o_DMemData[29] <= regfile:u_regfile.o_RS2Data[29]
o_DMemData[30] <= regfile:u_regfile.o_RS2Data[30]
o_DMemData[31] <= regfile:u_regfile.o_RS2Data[31]
o_DMemWr <= control:u_control.o_memWrite
i_DMemData[0] => s_WriteData.DATAB
i_DMemData[1] => s_WriteData.DATAB
i_DMemData[2] => s_WriteData.DATAB
i_DMemData[3] => s_WriteData.DATAB
i_DMemData[4] => s_WriteData.DATAB
i_DMemData[5] => s_WriteData.DATAB
i_DMemData[6] => s_WriteData.DATAB
i_DMemData[7] => Mux0.IN7
i_DMemData[7] => Mux1.IN7
i_DMemData[7] => Mux2.IN7
i_DMemData[7] => Mux3.IN7
i_DMemData[7] => Mux4.IN7
i_DMemData[7] => Mux5.IN7
i_DMemData[7] => Mux6.IN7
i_DMemData[7] => Mux7.IN7
i_DMemData[7] => Mux8.IN7
i_DMemData[7] => Mux9.IN7
i_DMemData[7] => Mux10.IN7
i_DMemData[7] => Mux11.IN7
i_DMemData[7] => Mux12.IN7
i_DMemData[7] => Mux13.IN7
i_DMemData[7] => Mux14.IN7
i_DMemData[7] => Mux15.IN7
i_DMemData[7] => Mux16.IN7
i_DMemData[7] => Mux17.IN7
i_DMemData[7] => Mux18.IN7
i_DMemData[7] => Mux19.IN7
i_DMemData[7] => Mux20.IN7
i_DMemData[7] => Mux21.IN7
i_DMemData[7] => Mux22.IN7
i_DMemData[7] => Mux23.IN7
i_DMemData[7] => s_WriteData.DATAB
i_DMemData[8] => Mux23.IN1
i_DMemData[8] => Mux23.IN2
i_DMemData[8] => Mux23.IN3
i_DMemData[8] => Mux23.IN4
i_DMemData[8] => Mux23.IN5
i_DMemData[8] => Mux23.IN6
i_DMemData[9] => Mux22.IN1
i_DMemData[9] => Mux22.IN2
i_DMemData[9] => Mux22.IN3
i_DMemData[9] => Mux22.IN4
i_DMemData[9] => Mux22.IN5
i_DMemData[9] => Mux22.IN6
i_DMemData[10] => Mux21.IN1
i_DMemData[10] => Mux21.IN2
i_DMemData[10] => Mux21.IN3
i_DMemData[10] => Mux21.IN4
i_DMemData[10] => Mux21.IN5
i_DMemData[10] => Mux21.IN6
i_DMemData[11] => Mux20.IN1
i_DMemData[11] => Mux20.IN2
i_DMemData[11] => Mux20.IN3
i_DMemData[11] => Mux20.IN4
i_DMemData[11] => Mux20.IN5
i_DMemData[11] => Mux20.IN6
i_DMemData[12] => Mux19.IN1
i_DMemData[12] => Mux19.IN2
i_DMemData[12] => Mux19.IN3
i_DMemData[12] => Mux19.IN4
i_DMemData[12] => Mux19.IN5
i_DMemData[12] => Mux19.IN6
i_DMemData[13] => Mux18.IN1
i_DMemData[13] => Mux18.IN2
i_DMemData[13] => Mux18.IN3
i_DMemData[13] => Mux18.IN4
i_DMemData[13] => Mux18.IN5
i_DMemData[13] => Mux18.IN6
i_DMemData[14] => Mux17.IN1
i_DMemData[14] => Mux17.IN2
i_DMemData[14] => Mux17.IN3
i_DMemData[14] => Mux17.IN4
i_DMemData[14] => Mux17.IN5
i_DMemData[14] => Mux17.IN6
i_DMemData[15] => Mux0.IN6
i_DMemData[15] => Mux1.IN6
i_DMemData[15] => Mux2.IN6
i_DMemData[15] => Mux3.IN6
i_DMemData[15] => Mux4.IN6
i_DMemData[15] => Mux5.IN6
i_DMemData[15] => Mux6.IN6
i_DMemData[15] => Mux7.IN6
i_DMemData[15] => Mux8.IN6
i_DMemData[15] => Mux9.IN6
i_DMemData[15] => Mux10.IN6
i_DMemData[15] => Mux11.IN6
i_DMemData[15] => Mux12.IN6
i_DMemData[15] => Mux13.IN6
i_DMemData[15] => Mux14.IN6
i_DMemData[15] => Mux15.IN6
i_DMemData[15] => Mux16.IN1
i_DMemData[15] => Mux16.IN2
i_DMemData[15] => Mux16.IN3
i_DMemData[15] => Mux16.IN4
i_DMemData[15] => Mux16.IN5
i_DMemData[15] => Mux16.IN6
i_DMemData[16] => Mux15.IN2
i_DMemData[16] => Mux15.IN3
i_DMemData[16] => Mux15.IN4
i_DMemData[16] => Mux15.IN5
i_DMemData[17] => Mux14.IN2
i_DMemData[17] => Mux14.IN3
i_DMemData[17] => Mux14.IN4
i_DMemData[17] => Mux14.IN5
i_DMemData[18] => Mux13.IN2
i_DMemData[18] => Mux13.IN3
i_DMemData[18] => Mux13.IN4
i_DMemData[18] => Mux13.IN5
i_DMemData[19] => Mux12.IN2
i_DMemData[19] => Mux12.IN3
i_DMemData[19] => Mux12.IN4
i_DMemData[19] => Mux12.IN5
i_DMemData[20] => Mux11.IN2
i_DMemData[20] => Mux11.IN3
i_DMemData[20] => Mux11.IN4
i_DMemData[20] => Mux11.IN5
i_DMemData[21] => Mux10.IN2
i_DMemData[21] => Mux10.IN3
i_DMemData[21] => Mux10.IN4
i_DMemData[21] => Mux10.IN5
i_DMemData[22] => Mux9.IN2
i_DMemData[22] => Mux9.IN3
i_DMemData[22] => Mux9.IN4
i_DMemData[22] => Mux9.IN5
i_DMemData[23] => Mux8.IN2
i_DMemData[23] => Mux8.IN3
i_DMemData[23] => Mux8.IN4
i_DMemData[23] => Mux8.IN5
i_DMemData[24] => Mux7.IN2
i_DMemData[24] => Mux7.IN3
i_DMemData[24] => Mux7.IN4
i_DMemData[24] => Mux7.IN5
i_DMemData[25] => Mux6.IN2
i_DMemData[25] => Mux6.IN3
i_DMemData[25] => Mux6.IN4
i_DMemData[25] => Mux6.IN5
i_DMemData[26] => Mux5.IN2
i_DMemData[26] => Mux5.IN3
i_DMemData[26] => Mux5.IN4
i_DMemData[26] => Mux5.IN5
i_DMemData[27] => Mux4.IN2
i_DMemData[27] => Mux4.IN3
i_DMemData[27] => Mux4.IN4
i_DMemData[27] => Mux4.IN5
i_DMemData[28] => Mux3.IN2
i_DMemData[28] => Mux3.IN3
i_DMemData[28] => Mux3.IN4
i_DMemData[28] => Mux3.IN5
i_DMemData[29] => Mux2.IN2
i_DMemData[29] => Mux2.IN3
i_DMemData[29] => Mux2.IN4
i_DMemData[29] => Mux2.IN5
i_DMemData[30] => Mux1.IN2
i_DMemData[30] => Mux1.IN3
i_DMemData[30] => Mux1.IN4
i_DMemData[30] => Mux1.IN5
i_DMemData[31] => Mux0.IN2
i_DMemData[31] => Mux0.IN3
i_DMemData[31] => Mux0.IN4
i_DMemData[31] => Mux0.IN5
o_PC[0] <= fetch:u_fetch.o_PC[0]
o_PC[1] <= fetch:u_fetch.o_PC[1]
o_PC[2] <= fetch:u_fetch.o_PC[2]
o_PC[3] <= fetch:u_fetch.o_PC[3]
o_PC[4] <= fetch:u_fetch.o_PC[4]
o_PC[5] <= fetch:u_fetch.o_PC[5]
o_PC[6] <= fetch:u_fetch.o_PC[6]
o_PC[7] <= fetch:u_fetch.o_PC[7]
o_PC[8] <= fetch:u_fetch.o_PC[8]
o_PC[9] <= fetch:u_fetch.o_PC[9]
o_PC[10] <= fetch:u_fetch.o_PC[10]
o_PC[11] <= fetch:u_fetch.o_PC[11]
o_PC[12] <= fetch:u_fetch.o_PC[12]
o_PC[13] <= fetch:u_fetch.o_PC[13]
o_PC[14] <= fetch:u_fetch.o_PC[14]
o_PC[15] <= fetch:u_fetch.o_PC[15]
o_PC[16] <= fetch:u_fetch.o_PC[16]
o_PC[17] <= fetch:u_fetch.o_PC[17]
o_PC[18] <= fetch:u_fetch.o_PC[18]
o_PC[19] <= fetch:u_fetch.o_PC[19]
o_PC[20] <= fetch:u_fetch.o_PC[20]
o_PC[21] <= fetch:u_fetch.o_PC[21]
o_PC[22] <= fetch:u_fetch.o_PC[22]
o_PC[23] <= fetch:u_fetch.o_PC[23]
o_PC[24] <= fetch:u_fetch.o_PC[24]
o_PC[25] <= fetch:u_fetch.o_PC[25]
o_PC[26] <= fetch:u_fetch.o_PC[26]
o_PC[27] <= fetch:u_fetch.o_PC[27]
o_PC[28] <= fetch:u_fetch.o_PC[28]
o_PC[29] <= fetch:u_fetch.o_PC[29]
o_PC[30] <= fetch:u_fetch.o_PC[30]
o_PC[31] <= fetch:u_fetch.o_PC[31]
o_Inst[0] <= fetch:u_fetch.o_Instr[0]
o_Inst[1] <= fetch:u_fetch.o_Instr[1]
o_Inst[2] <= fetch:u_fetch.o_Instr[2]
o_Inst[3] <= fetch:u_fetch.o_Instr[3]
o_Inst[4] <= fetch:u_fetch.o_Instr[4]
o_Inst[5] <= fetch:u_fetch.o_Instr[5]
o_Inst[6] <= fetch:u_fetch.o_Instr[6]
o_Inst[7] <= fetch:u_fetch.o_Instr[7]
o_Inst[8] <= fetch:u_fetch.o_Instr[8]
o_Inst[9] <= fetch:u_fetch.o_Instr[9]
o_Inst[10] <= fetch:u_fetch.o_Instr[10]
o_Inst[11] <= fetch:u_fetch.o_Instr[11]
o_Inst[12] <= fetch:u_fetch.o_Instr[12]
o_Inst[13] <= fetch:u_fetch.o_Instr[13]
o_Inst[14] <= fetch:u_fetch.o_Instr[14]
o_Inst[15] <= fetch:u_fetch.o_Instr[15]
o_Inst[16] <= fetch:u_fetch.o_Instr[16]
o_Inst[17] <= fetch:u_fetch.o_Instr[17]
o_Inst[18] <= fetch:u_fetch.o_Instr[18]
o_Inst[19] <= fetch:u_fetch.o_Instr[19]
o_Inst[20] <= fetch:u_fetch.o_Instr[20]
o_Inst[21] <= fetch:u_fetch.o_Instr[21]
o_Inst[22] <= fetch:u_fetch.o_Instr[22]
o_Inst[23] <= fetch:u_fetch.o_Instr[23]
o_Inst[24] <= fetch:u_fetch.o_Instr[24]
o_Inst[25] <= fetch:u_fetch.o_Instr[25]
o_Inst[26] <= fetch:u_fetch.o_Instr[26]
o_Inst[27] <= fetch:u_fetch.o_Instr[27]
o_Inst[28] <= fetch:u_fetch.o_Instr[28]
o_Inst[29] <= fetch:u_fetch.o_Instr[29]
o_Inst[30] <= fetch:u_fetch.o_Instr[30]
o_Inst[31] <= fetch:u_fetch.o_Instr[31]
o_ALUResult[0] <= alu:u_alu.o_Result[0]
o_ALUResult[1] <= alu:u_alu.o_Result[1]
o_ALUResult[2] <= alu:u_alu.o_Result[2]
o_ALUResult[3] <= alu:u_alu.o_Result[3]
o_ALUResult[4] <= alu:u_alu.o_Result[4]
o_ALUResult[5] <= alu:u_alu.o_Result[5]
o_ALUResult[6] <= alu:u_alu.o_Result[6]
o_ALUResult[7] <= alu:u_alu.o_Result[7]
o_ALUResult[8] <= alu:u_alu.o_Result[8]
o_ALUResult[9] <= alu:u_alu.o_Result[9]
o_ALUResult[10] <= alu:u_alu.o_Result[10]
o_ALUResult[11] <= alu:u_alu.o_Result[11]
o_ALUResult[12] <= alu:u_alu.o_Result[12]
o_ALUResult[13] <= alu:u_alu.o_Result[13]
o_ALUResult[14] <= alu:u_alu.o_Result[14]
o_ALUResult[15] <= alu:u_alu.o_Result[15]
o_ALUResult[16] <= alu:u_alu.o_Result[16]
o_ALUResult[17] <= alu:u_alu.o_Result[17]
o_ALUResult[18] <= alu:u_alu.o_Result[18]
o_ALUResult[19] <= alu:u_alu.o_Result[19]
o_ALUResult[20] <= alu:u_alu.o_Result[20]
o_ALUResult[21] <= alu:u_alu.o_Result[21]
o_ALUResult[22] <= alu:u_alu.o_Result[22]
o_ALUResult[23] <= alu:u_alu.o_Result[23]
o_ALUResult[24] <= alu:u_alu.o_Result[24]
o_ALUResult[25] <= alu:u_alu.o_Result[25]
o_ALUResult[26] <= alu:u_alu.o_Result[26]
o_ALUResult[27] <= alu:u_alu.o_Result[27]
o_ALUResult[28] <= alu:u_alu.o_Result[28]
o_ALUResult[29] <= alu:u_alu.o_Result[29]
o_ALUResult[30] <= alu:u_alu.o_Result[30]
o_ALUResult[31] <= alu:u_alu.o_Result[31]
o_RegWr <= control:u_control.o_regWrite
o_RegWrAddr[0] <= fetch:u_fetch.o_Instr[7]
o_RegWrAddr[1] <= fetch:u_fetch.o_Instr[8]
o_RegWrAddr[2] <= fetch:u_fetch.o_Instr[9]
o_RegWrAddr[3] <= fetch:u_fetch.o_Instr[10]
o_RegWrAddr[4] <= fetch:u_fetch.o_Instr[11]
o_RegWrData[0] <= s_WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[1] <= s_WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[2] <= s_WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[3] <= s_WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[4] <= s_WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[5] <= s_WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[6] <= s_WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[7] <= s_WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[8] <= s_WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[9] <= s_WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[10] <= s_WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[11] <= s_WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[12] <= s_WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[13] <= s_WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[14] <= s_WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[15] <= s_WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[16] <= s_WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[17] <= s_WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[18] <= s_WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[19] <= s_WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[20] <= s_WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[21] <= s_WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[22] <= s_WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[23] <= s_WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[24] <= s_WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[25] <= s_WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[26] <= s_WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[27] <= s_WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[28] <= s_WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[29] <= s_WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[30] <= s_WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
o_RegWrData[31] <= s_WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
o_Halt <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
o_Ovfl <= <GND>


|RISCV_Processor|processor:u_processor|fetch:u_fetch
i_CLK => reg_n:u_pc_reg.i_CLK
i_RST => reg_n:u_pc_reg.i_RST
i_UseNextAdr => mux2t1_n:u_mux_next.i_S
i_Stall => mux2t1_n:u_mux_stall.i_S
i_NextAdr[0] => mux2t1_n:u_mux_next.i_D1[0]
i_NextAdr[1] => mux2t1_n:u_mux_next.i_D1[1]
i_NextAdr[2] => mux2t1_n:u_mux_next.i_D1[2]
i_NextAdr[3] => mux2t1_n:u_mux_next.i_D1[3]
i_NextAdr[4] => mux2t1_n:u_mux_next.i_D1[4]
i_NextAdr[5] => mux2t1_n:u_mux_next.i_D1[5]
i_NextAdr[6] => mux2t1_n:u_mux_next.i_D1[6]
i_NextAdr[7] => mux2t1_n:u_mux_next.i_D1[7]
i_NextAdr[8] => mux2t1_n:u_mux_next.i_D1[8]
i_NextAdr[9] => mux2t1_n:u_mux_next.i_D1[9]
i_NextAdr[10] => mux2t1_n:u_mux_next.i_D1[10]
i_NextAdr[11] => mux2t1_n:u_mux_next.i_D1[11]
i_NextAdr[12] => mux2t1_n:u_mux_next.i_D1[12]
i_NextAdr[13] => mux2t1_n:u_mux_next.i_D1[13]
i_NextAdr[14] => mux2t1_n:u_mux_next.i_D1[14]
i_NextAdr[15] => mux2t1_n:u_mux_next.i_D1[15]
i_NextAdr[16] => mux2t1_n:u_mux_next.i_D1[16]
i_NextAdr[17] => mux2t1_n:u_mux_next.i_D1[17]
i_NextAdr[18] => mux2t1_n:u_mux_next.i_D1[18]
i_NextAdr[19] => mux2t1_n:u_mux_next.i_D1[19]
i_NextAdr[20] => mux2t1_n:u_mux_next.i_D1[20]
i_NextAdr[21] => mux2t1_n:u_mux_next.i_D1[21]
i_NextAdr[22] => mux2t1_n:u_mux_next.i_D1[22]
i_NextAdr[23] => mux2t1_n:u_mux_next.i_D1[23]
i_NextAdr[24] => mux2t1_n:u_mux_next.i_D1[24]
i_NextAdr[25] => mux2t1_n:u_mux_next.i_D1[25]
i_NextAdr[26] => mux2t1_n:u_mux_next.i_D1[26]
i_NextAdr[27] => mux2t1_n:u_mux_next.i_D1[27]
i_NextAdr[28] => mux2t1_n:u_mux_next.i_D1[28]
i_NextAdr[29] => mux2t1_n:u_mux_next.i_D1[29]
i_NextAdr[30] => mux2t1_n:u_mux_next.i_D1[30]
i_NextAdr[31] => mux2t1_n:u_mux_next.i_D1[31]
o_IMemAdr[0] <= reg_n:u_pc_reg.o_Q[0]
o_IMemAdr[1] <= reg_n:u_pc_reg.o_Q[1]
o_IMemAdr[2] <= reg_n:u_pc_reg.o_Q[2]
o_IMemAdr[3] <= reg_n:u_pc_reg.o_Q[3]
o_IMemAdr[4] <= reg_n:u_pc_reg.o_Q[4]
o_IMemAdr[5] <= reg_n:u_pc_reg.o_Q[5]
o_IMemAdr[6] <= reg_n:u_pc_reg.o_Q[6]
o_IMemAdr[7] <= reg_n:u_pc_reg.o_Q[7]
o_IMemAdr[8] <= reg_n:u_pc_reg.o_Q[8]
o_IMemAdr[9] <= reg_n:u_pc_reg.o_Q[9]
o_IMemAdr[10] <= reg_n:u_pc_reg.o_Q[10]
o_IMemAdr[11] <= reg_n:u_pc_reg.o_Q[11]
o_IMemAdr[12] <= reg_n:u_pc_reg.o_Q[12]
o_IMemAdr[13] <= reg_n:u_pc_reg.o_Q[13]
o_IMemAdr[14] <= reg_n:u_pc_reg.o_Q[14]
o_IMemAdr[15] <= reg_n:u_pc_reg.o_Q[15]
o_IMemAdr[16] <= reg_n:u_pc_reg.o_Q[16]
o_IMemAdr[17] <= reg_n:u_pc_reg.o_Q[17]
o_IMemAdr[18] <= reg_n:u_pc_reg.o_Q[18]
o_IMemAdr[19] <= reg_n:u_pc_reg.o_Q[19]
o_IMemAdr[20] <= reg_n:u_pc_reg.o_Q[20]
o_IMemAdr[21] <= reg_n:u_pc_reg.o_Q[21]
o_IMemAdr[22] <= reg_n:u_pc_reg.o_Q[22]
o_IMemAdr[23] <= reg_n:u_pc_reg.o_Q[23]
o_IMemAdr[24] <= reg_n:u_pc_reg.o_Q[24]
o_IMemAdr[25] <= reg_n:u_pc_reg.o_Q[25]
o_IMemAdr[26] <= reg_n:u_pc_reg.o_Q[26]
o_IMemAdr[27] <= reg_n:u_pc_reg.o_Q[27]
o_IMemAdr[28] <= reg_n:u_pc_reg.o_Q[28]
o_IMemAdr[29] <= reg_n:u_pc_reg.o_Q[29]
o_IMemAdr[30] <= reg_n:u_pc_reg.o_Q[30]
o_IMemAdr[31] <= reg_n:u_pc_reg.o_Q[31]
i_IMemData[0] => o_Instr[0].DATAIN
i_IMemData[1] => o_Instr[1].DATAIN
i_IMemData[2] => o_Instr[2].DATAIN
i_IMemData[3] => o_Instr[3].DATAIN
i_IMemData[4] => o_Instr[4].DATAIN
i_IMemData[5] => o_Instr[5].DATAIN
i_IMemData[6] => o_Instr[6].DATAIN
i_IMemData[7] => o_Instr[7].DATAIN
i_IMemData[8] => o_Instr[8].DATAIN
i_IMemData[9] => o_Instr[9].DATAIN
i_IMemData[10] => o_Instr[10].DATAIN
i_IMemData[11] => o_Instr[11].DATAIN
i_IMemData[12] => o_Instr[12].DATAIN
i_IMemData[13] => o_Instr[13].DATAIN
i_IMemData[14] => o_Instr[14].DATAIN
i_IMemData[15] => o_Instr[15].DATAIN
i_IMemData[16] => o_Instr[16].DATAIN
i_IMemData[17] => o_Instr[17].DATAIN
i_IMemData[18] => o_Instr[18].DATAIN
i_IMemData[19] => o_Instr[19].DATAIN
i_IMemData[20] => o_Instr[20].DATAIN
i_IMemData[21] => o_Instr[21].DATAIN
i_IMemData[22] => o_Instr[22].DATAIN
i_IMemData[23] => o_Instr[23].DATAIN
i_IMemData[24] => o_Instr[24].DATAIN
i_IMemData[25] => o_Instr[25].DATAIN
i_IMemData[26] => o_Instr[26].DATAIN
i_IMemData[27] => o_Instr[27].DATAIN
i_IMemData[28] => o_Instr[28].DATAIN
i_IMemData[29] => o_Instr[29].DATAIN
i_IMemData[30] => o_Instr[30].DATAIN
i_IMemData[31] => o_Instr[31].DATAIN
o_PC[0] <= reg_n:u_pc_reg.o_Q[0]
o_PC[1] <= reg_n:u_pc_reg.o_Q[1]
o_PC[2] <= reg_n:u_pc_reg.o_Q[2]
o_PC[3] <= reg_n:u_pc_reg.o_Q[3]
o_PC[4] <= reg_n:u_pc_reg.o_Q[4]
o_PC[5] <= reg_n:u_pc_reg.o_Q[5]
o_PC[6] <= reg_n:u_pc_reg.o_Q[6]
o_PC[7] <= reg_n:u_pc_reg.o_Q[7]
o_PC[8] <= reg_n:u_pc_reg.o_Q[8]
o_PC[9] <= reg_n:u_pc_reg.o_Q[9]
o_PC[10] <= reg_n:u_pc_reg.o_Q[10]
o_PC[11] <= reg_n:u_pc_reg.o_Q[11]
o_PC[12] <= reg_n:u_pc_reg.o_Q[12]
o_PC[13] <= reg_n:u_pc_reg.o_Q[13]
o_PC[14] <= reg_n:u_pc_reg.o_Q[14]
o_PC[15] <= reg_n:u_pc_reg.o_Q[15]
o_PC[16] <= reg_n:u_pc_reg.o_Q[16]
o_PC[17] <= reg_n:u_pc_reg.o_Q[17]
o_PC[18] <= reg_n:u_pc_reg.o_Q[18]
o_PC[19] <= reg_n:u_pc_reg.o_Q[19]
o_PC[20] <= reg_n:u_pc_reg.o_Q[20]
o_PC[21] <= reg_n:u_pc_reg.o_Q[21]
o_PC[22] <= reg_n:u_pc_reg.o_Q[22]
o_PC[23] <= reg_n:u_pc_reg.o_Q[23]
o_PC[24] <= reg_n:u_pc_reg.o_Q[24]
o_PC[25] <= reg_n:u_pc_reg.o_Q[25]
o_PC[26] <= reg_n:u_pc_reg.o_Q[26]
o_PC[27] <= reg_n:u_pc_reg.o_Q[27]
o_PC[28] <= reg_n:u_pc_reg.o_Q[28]
o_PC[29] <= reg_n:u_pc_reg.o_Q[29]
o_PC[30] <= reg_n:u_pc_reg.o_Q[30]
o_PC[31] <= reg_n:u_pc_reg.o_Q[31]
o_PCplus4[0] <= adder_n:u_add_pc4.oSum[0]
o_PCplus4[1] <= adder_n:u_add_pc4.oSum[1]
o_PCplus4[2] <= adder_n:u_add_pc4.oSum[2]
o_PCplus4[3] <= adder_n:u_add_pc4.oSum[3]
o_PCplus4[4] <= adder_n:u_add_pc4.oSum[4]
o_PCplus4[5] <= adder_n:u_add_pc4.oSum[5]
o_PCplus4[6] <= adder_n:u_add_pc4.oSum[6]
o_PCplus4[7] <= adder_n:u_add_pc4.oSum[7]
o_PCplus4[8] <= adder_n:u_add_pc4.oSum[8]
o_PCplus4[9] <= adder_n:u_add_pc4.oSum[9]
o_PCplus4[10] <= adder_n:u_add_pc4.oSum[10]
o_PCplus4[11] <= adder_n:u_add_pc4.oSum[11]
o_PCplus4[12] <= adder_n:u_add_pc4.oSum[12]
o_PCplus4[13] <= adder_n:u_add_pc4.oSum[13]
o_PCplus4[14] <= adder_n:u_add_pc4.oSum[14]
o_PCplus4[15] <= adder_n:u_add_pc4.oSum[15]
o_PCplus4[16] <= adder_n:u_add_pc4.oSum[16]
o_PCplus4[17] <= adder_n:u_add_pc4.oSum[17]
o_PCplus4[18] <= adder_n:u_add_pc4.oSum[18]
o_PCplus4[19] <= adder_n:u_add_pc4.oSum[19]
o_PCplus4[20] <= adder_n:u_add_pc4.oSum[20]
o_PCplus4[21] <= adder_n:u_add_pc4.oSum[21]
o_PCplus4[22] <= adder_n:u_add_pc4.oSum[22]
o_PCplus4[23] <= adder_n:u_add_pc4.oSum[23]
o_PCplus4[24] <= adder_n:u_add_pc4.oSum[24]
o_PCplus4[25] <= adder_n:u_add_pc4.oSum[25]
o_PCplus4[26] <= adder_n:u_add_pc4.oSum[26]
o_PCplus4[27] <= adder_n:u_add_pc4.oSum[27]
o_PCplus4[28] <= adder_n:u_add_pc4.oSum[28]
o_PCplus4[29] <= adder_n:u_add_pc4.oSum[29]
o_PCplus4[30] <= adder_n:u_add_pc4.oSum[30]
o_PCplus4[31] <= adder_n:u_add_pc4.oSum[31]
o_Instr[0] <= i_IMemData[0].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[1] <= i_IMemData[1].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[2] <= i_IMemData[2].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[3] <= i_IMemData[3].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[4] <= i_IMemData[4].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[5] <= i_IMemData[5].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[6] <= i_IMemData[6].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[7] <= i_IMemData[7].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[8] <= i_IMemData[8].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[9] <= i_IMemData[9].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[10] <= i_IMemData[10].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[11] <= i_IMemData[11].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[12] <= i_IMemData[12].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[13] <= i_IMemData[13].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[14] <= i_IMemData[14].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[15] <= i_IMemData[15].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[16] <= i_IMemData[16].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[17] <= i_IMemData[17].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[18] <= i_IMemData[18].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[19] <= i_IMemData[19].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[20] <= i_IMemData[20].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[21] <= i_IMemData[21].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[22] <= i_IMemData[22].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[23] <= i_IMemData[23].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[24] <= i_IMemData[24].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[25] <= i_IMemData[25].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[26] <= i_IMemData[26].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[27] <= i_IMemData[27].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[28] <= i_IMemData[28].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[29] <= i_IMemData[29].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[30] <= i_IMemData[30].DB_MAX_OUTPUT_PORT_TYPE
o_Instr[31] <= i_IMemData[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|adder_n:u_add_pc4
iA[0] => Add0.IN32
iA[1] => Add0.IN31
iA[2] => Add0.IN30
iA[3] => Add0.IN29
iA[4] => Add0.IN28
iA[5] => Add0.IN27
iA[6] => Add0.IN26
iA[7] => Add0.IN25
iA[8] => Add0.IN24
iA[9] => Add0.IN23
iA[10] => Add0.IN22
iA[11] => Add0.IN21
iA[12] => Add0.IN20
iA[13] => Add0.IN19
iA[14] => Add0.IN18
iA[15] => Add0.IN17
iA[16] => Add0.IN16
iA[17] => Add0.IN15
iA[18] => Add0.IN14
iA[19] => Add0.IN13
iA[20] => Add0.IN12
iA[21] => Add0.IN11
iA[22] => Add0.IN10
iA[23] => Add0.IN9
iA[24] => Add0.IN8
iA[25] => Add0.IN7
iA[26] => Add0.IN6
iA[27] => Add0.IN5
iA[28] => Add0.IN4
iA[29] => Add0.IN3
iA[30] => Add0.IN2
iA[31] => Add0.IN1
iB[0] => Add0.IN64
iB[1] => Add0.IN63
iB[2] => Add0.IN62
iB[3] => Add0.IN61
iB[4] => Add0.IN60
iB[5] => Add0.IN59
iB[6] => Add0.IN58
iB[7] => Add0.IN57
iB[8] => Add0.IN56
iB[9] => Add0.IN55
iB[10] => Add0.IN54
iB[11] => Add0.IN53
iB[12] => Add0.IN52
iB[13] => Add0.IN51
iB[14] => Add0.IN50
iB[15] => Add0.IN49
iB[16] => Add0.IN48
iB[17] => Add0.IN47
iB[18] => Add0.IN46
iB[19] => Add0.IN45
iB[20] => Add0.IN44
iB[21] => Add0.IN43
iB[22] => Add0.IN42
iB[23] => Add0.IN41
iB[24] => Add0.IN40
iB[25] => Add0.IN39
iB[26] => Add0.IN38
iB[27] => Add0.IN37
iB[28] => Add0.IN36
iB[29] => Add0.IN35
iB[30] => Add0.IN34
iB[31] => Add0.IN33
oSum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|mux2t1_n:u_mux_next
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|mux2t1_n:u_mux_stall
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|fetch:u_fetch|reg_n:u_pc_reg|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|control:u_control
i_opcode[0] => Mux0.IN134
i_opcode[0] => Mux1.IN69
i_opcode[0] => Mux2.IN134
i_opcode[0] => Mux3.IN134
i_opcode[0] => Mux4.IN134
i_opcode[0] => Mux5.IN134
i_opcode[0] => Mux6.IN134
i_opcode[0] => Mux7.IN134
i_opcode[0] => Mux8.IN134
i_opcode[1] => Mux0.IN133
i_opcode[1] => Mux1.IN68
i_opcode[1] => Mux2.IN133
i_opcode[1] => Mux3.IN133
i_opcode[1] => Mux4.IN133
i_opcode[1] => Mux5.IN133
i_opcode[1] => Mux6.IN133
i_opcode[1] => Mux7.IN133
i_opcode[1] => Mux8.IN133
i_opcode[2] => Mux0.IN132
i_opcode[2] => Mux1.IN67
i_opcode[2] => Mux2.IN132
i_opcode[2] => Mux3.IN132
i_opcode[2] => Mux4.IN132
i_opcode[2] => Mux5.IN132
i_opcode[2] => Mux6.IN132
i_opcode[2] => Mux7.IN132
i_opcode[2] => Mux8.IN132
i_opcode[3] => Mux0.IN131
i_opcode[3] => Mux1.IN66
i_opcode[3] => Mux2.IN131
i_opcode[3] => Mux3.IN131
i_opcode[3] => Mux4.IN131
i_opcode[3] => Mux5.IN131
i_opcode[3] => Mux6.IN131
i_opcode[3] => Mux7.IN131
i_opcode[3] => Mux8.IN131
i_opcode[4] => Mux0.IN130
i_opcode[4] => Mux1.IN65
i_opcode[4] => Mux2.IN130
i_opcode[4] => Mux3.IN130
i_opcode[4] => Mux4.IN130
i_opcode[4] => Mux5.IN130
i_opcode[4] => Mux6.IN130
i_opcode[4] => Mux7.IN130
i_opcode[4] => Mux8.IN130
i_opcode[5] => Mux0.IN129
i_opcode[5] => Mux2.IN129
i_opcode[5] => Mux3.IN129
i_opcode[5] => Mux4.IN129
i_opcode[5] => Mux5.IN129
i_opcode[5] => Mux6.IN129
i_opcode[5] => Mux7.IN129
i_opcode[5] => Mux8.IN129
i_opcode[6] => Mux0.IN128
i_opcode[6] => Mux1.IN64
i_opcode[6] => Mux2.IN128
i_opcode[6] => Mux3.IN128
i_opcode[6] => Mux4.IN128
i_opcode[6] => Mux5.IN128
i_opcode[6] => Mux6.IN128
i_opcode[6] => Mux7.IN128
i_opcode[6] => Mux8.IN128
o_branch <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_memRead <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_memToReg <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_memWrite <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_regWrite <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|alu_control:u_alu_control
i_ALUOp[0] => Equal0.IN2
i_ALUOp[0] => Equal1.IN2
i_ALUOp[0] => Equal2.IN1
i_ALUOp[0] => Equal3.IN2
i_ALUOp[0] => Equal12.IN1
i_ALUOp[1] => Equal0.IN1
i_ALUOp[1] => Equal1.IN1
i_ALUOp[1] => Equal2.IN2
i_ALUOp[1] => Equal3.IN1
i_ALUOp[1] => Equal12.IN0
i_ALUOp[2] => Equal0.IN0
i_ALUOp[2] => Equal1.IN0
i_ALUOp[2] => Equal2.IN0
i_ALUOp[2] => Equal3.IN0
i_ALUOp[2] => Equal12.IN2
i_Funct3[0] => Equal4.IN2
i_Funct3[0] => Equal5.IN2
i_Funct3[0] => Equal6.IN1
i_Funct3[0] => Equal7.IN2
i_Funct3[0] => Equal8.IN1
i_Funct3[0] => Equal9.IN2
i_Funct3[0] => Equal10.IN0
i_Funct3[0] => Equal11.IN2
i_Funct3[1] => Mux0.IN5
i_Funct3[1] => Mux1.IN5
i_Funct3[1] => Equal4.IN1
i_Funct3[1] => Equal5.IN1
i_Funct3[1] => Equal6.IN2
i_Funct3[1] => Equal7.IN1
i_Funct3[1] => Equal8.IN0
i_Funct3[1] => Equal9.IN0
i_Funct3[1] => Equal10.IN2
i_Funct3[1] => Equal11.IN1
i_Funct3[2] => Mux0.IN4
i_Funct3[2] => Mux1.IN4
i_Funct3[2] => o_ALUCtrl.DATAB
i_Funct3[2] => Equal4.IN0
i_Funct3[2] => Equal5.IN0
i_Funct3[2] => Equal6.IN0
i_Funct3[2] => Equal7.IN0
i_Funct3[2] => Equal8.IN2
i_Funct3[2] => Equal9.IN1
i_Funct3[2] => Equal10.IN1
i_Funct3[2] => Equal11.IN0
i_Funct7_5 => o_ALUCtrl.DATAB
i_Funct7_5 => o_ALUCtrl.DATAB
i_Funct7_5 => o_ALUCtrl.DATAB
i_Funct7_5 => o_ALUCtrl.DATAB
i_Funct7_5 => o_ALUCtrl.DATAB
i_Funct7_5 => o_ALUCtrl.DATAB
o_ALUCtrl[0] <= o_ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUCtrl[1] <= o_ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUCtrl[2] <= o_ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUCtrl[3] <= o_ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile
i_CLK => reg_n:gen_regs:1:RX.i_CLK
i_CLK => reg_n:gen_regs:2:RX.i_CLK
i_CLK => reg_n:gen_regs:3:RX.i_CLK
i_CLK => reg_n:gen_regs:4:RX.i_CLK
i_CLK => reg_n:gen_regs:5:RX.i_CLK
i_CLK => reg_n:gen_regs:6:RX.i_CLK
i_CLK => reg_n:gen_regs:7:RX.i_CLK
i_CLK => reg_n:gen_regs:8:RX.i_CLK
i_CLK => reg_n:gen_regs:9:RX.i_CLK
i_CLK => reg_n:gen_regs:10:RX.i_CLK
i_CLK => reg_n:gen_regs:11:RX.i_CLK
i_CLK => reg_n:gen_regs:12:RX.i_CLK
i_CLK => reg_n:gen_regs:13:RX.i_CLK
i_CLK => reg_n:gen_regs:14:RX.i_CLK
i_CLK => reg_n:gen_regs:15:RX.i_CLK
i_CLK => reg_n:gen_regs:16:RX.i_CLK
i_CLK => reg_n:gen_regs:17:RX.i_CLK
i_CLK => reg_n:gen_regs:18:RX.i_CLK
i_CLK => reg_n:gen_regs:19:RX.i_CLK
i_CLK => reg_n:gen_regs:20:RX.i_CLK
i_CLK => reg_n:gen_regs:21:RX.i_CLK
i_CLK => reg_n:gen_regs:22:RX.i_CLK
i_CLK => reg_n:gen_regs:23:RX.i_CLK
i_CLK => reg_n:gen_regs:24:RX.i_CLK
i_CLK => reg_n:gen_regs:25:RX.i_CLK
i_CLK => reg_n:gen_regs:26:RX.i_CLK
i_CLK => reg_n:gen_regs:27:RX.i_CLK
i_CLK => reg_n:gen_regs:28:RX.i_CLK
i_CLK => reg_n:gen_regs:29:RX.i_CLK
i_CLK => reg_n:gen_regs:30:RX.i_CLK
i_CLK => reg_n:gen_regs:31:RX.i_CLK
i_RST => reg_n:gen_regs:1:RX.i_RST
i_RST => reg_n:gen_regs:2:RX.i_RST
i_RST => reg_n:gen_regs:3:RX.i_RST
i_RST => reg_n:gen_regs:4:RX.i_RST
i_RST => reg_n:gen_regs:5:RX.i_RST
i_RST => reg_n:gen_regs:6:RX.i_RST
i_RST => reg_n:gen_regs:7:RX.i_RST
i_RST => reg_n:gen_regs:8:RX.i_RST
i_RST => reg_n:gen_regs:9:RX.i_RST
i_RST => reg_n:gen_regs:10:RX.i_RST
i_RST => reg_n:gen_regs:11:RX.i_RST
i_RST => reg_n:gen_regs:12:RX.i_RST
i_RST => reg_n:gen_regs:13:RX.i_RST
i_RST => reg_n:gen_regs:14:RX.i_RST
i_RST => reg_n:gen_regs:15:RX.i_RST
i_RST => reg_n:gen_regs:16:RX.i_RST
i_RST => reg_n:gen_regs:17:RX.i_RST
i_RST => reg_n:gen_regs:18:RX.i_RST
i_RST => reg_n:gen_regs:19:RX.i_RST
i_RST => reg_n:gen_regs:20:RX.i_RST
i_RST => reg_n:gen_regs:21:RX.i_RST
i_RST => reg_n:gen_regs:22:RX.i_RST
i_RST => reg_n:gen_regs:23:RX.i_RST
i_RST => reg_n:gen_regs:24:RX.i_RST
i_RST => reg_n:gen_regs:25:RX.i_RST
i_RST => reg_n:gen_regs:26:RX.i_RST
i_RST => reg_n:gen_regs:27:RX.i_RST
i_RST => reg_n:gen_regs:28:RX.i_RST
i_RST => reg_n:gen_regs:29:RX.i_RST
i_RST => reg_n:gen_regs:30:RX.i_RST
i_RST => reg_n:gen_regs:31:RX.i_RST
i_WE => decoder5t32:DEC.i_EN
i_RS1[0] => mux32_1:MUXA.sel[0]
i_RS1[1] => mux32_1:MUXA.sel[1]
i_RS1[2] => mux32_1:MUXA.sel[2]
i_RS1[3] => mux32_1:MUXA.sel[3]
i_RS1[4] => mux32_1:MUXA.sel[4]
i_RS2[0] => mux32_1:MUXB.sel[0]
i_RS2[1] => mux32_1:MUXB.sel[1]
i_RS2[2] => mux32_1:MUXB.sel[2]
i_RS2[3] => mux32_1:MUXB.sel[3]
i_RS2[4] => mux32_1:MUXB.sel[4]
i_RD[0] => decoder5t32:DEC.i_A[0]
i_RD[1] => decoder5t32:DEC.i_A[1]
i_RD[2] => decoder5t32:DEC.i_A[2]
i_RD[3] => decoder5t32:DEC.i_A[3]
i_RD[4] => decoder5t32:DEC.i_A[4]
i_WriteData[0] => reg_n:gen_regs:1:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:2:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:3:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:4:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:5:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:6:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:7:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:8:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:9:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:10:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:11:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:12:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:13:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:14:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:15:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:16:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:17:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:18:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:19:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:20:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:21:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:22:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:23:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:24:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:25:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:26:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:27:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:28:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:29:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:30:RX.i_D[0]
i_WriteData[0] => reg_n:gen_regs:31:RX.i_D[0]
i_WriteData[1] => reg_n:gen_regs:1:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:2:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:3:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:4:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:5:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:6:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:7:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:8:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:9:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:10:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:11:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:12:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:13:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:14:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:15:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:16:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:17:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:18:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:19:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:20:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:21:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:22:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:23:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:24:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:25:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:26:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:27:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:28:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:29:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:30:RX.i_D[1]
i_WriteData[1] => reg_n:gen_regs:31:RX.i_D[1]
i_WriteData[2] => reg_n:gen_regs:1:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:2:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:3:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:4:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:5:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:6:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:7:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:8:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:9:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:10:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:11:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:12:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:13:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:14:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:15:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:16:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:17:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:18:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:19:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:20:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:21:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:22:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:23:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:24:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:25:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:26:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:27:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:28:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:29:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:30:RX.i_D[2]
i_WriteData[2] => reg_n:gen_regs:31:RX.i_D[2]
i_WriteData[3] => reg_n:gen_regs:1:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:2:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:3:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:4:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:5:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:6:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:7:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:8:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:9:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:10:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:11:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:12:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:13:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:14:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:15:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:16:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:17:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:18:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:19:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:20:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:21:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:22:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:23:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:24:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:25:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:26:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:27:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:28:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:29:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:30:RX.i_D[3]
i_WriteData[3] => reg_n:gen_regs:31:RX.i_D[3]
i_WriteData[4] => reg_n:gen_regs:1:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:2:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:3:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:4:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:5:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:6:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:7:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:8:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:9:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:10:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:11:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:12:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:13:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:14:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:15:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:16:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:17:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:18:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:19:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:20:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:21:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:22:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:23:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:24:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:25:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:26:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:27:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:28:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:29:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:30:RX.i_D[4]
i_WriteData[4] => reg_n:gen_regs:31:RX.i_D[4]
i_WriteData[5] => reg_n:gen_regs:1:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:2:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:3:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:4:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:5:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:6:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:7:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:8:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:9:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:10:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:11:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:12:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:13:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:14:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:15:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:16:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:17:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:18:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:19:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:20:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:21:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:22:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:23:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:24:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:25:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:26:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:27:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:28:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:29:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:30:RX.i_D[5]
i_WriteData[5] => reg_n:gen_regs:31:RX.i_D[5]
i_WriteData[6] => reg_n:gen_regs:1:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:2:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:3:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:4:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:5:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:6:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:7:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:8:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:9:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:10:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:11:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:12:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:13:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:14:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:15:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:16:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:17:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:18:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:19:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:20:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:21:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:22:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:23:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:24:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:25:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:26:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:27:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:28:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:29:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:30:RX.i_D[6]
i_WriteData[6] => reg_n:gen_regs:31:RX.i_D[6]
i_WriteData[7] => reg_n:gen_regs:1:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:2:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:3:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:4:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:5:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:6:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:7:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:8:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:9:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:10:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:11:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:12:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:13:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:14:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:15:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:16:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:17:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:18:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:19:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:20:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:21:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:22:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:23:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:24:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:25:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:26:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:27:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:28:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:29:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:30:RX.i_D[7]
i_WriteData[7] => reg_n:gen_regs:31:RX.i_D[7]
i_WriteData[8] => reg_n:gen_regs:1:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:2:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:3:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:4:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:5:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:6:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:7:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:8:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:9:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:10:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:11:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:12:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:13:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:14:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:15:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:16:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:17:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:18:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:19:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:20:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:21:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:22:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:23:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:24:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:25:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:26:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:27:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:28:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:29:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:30:RX.i_D[8]
i_WriteData[8] => reg_n:gen_regs:31:RX.i_D[8]
i_WriteData[9] => reg_n:gen_regs:1:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:2:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:3:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:4:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:5:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:6:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:7:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:8:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:9:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:10:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:11:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:12:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:13:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:14:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:15:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:16:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:17:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:18:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:19:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:20:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:21:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:22:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:23:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:24:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:25:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:26:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:27:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:28:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:29:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:30:RX.i_D[9]
i_WriteData[9] => reg_n:gen_regs:31:RX.i_D[9]
i_WriteData[10] => reg_n:gen_regs:1:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:2:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:3:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:4:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:5:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:6:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:7:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:8:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:9:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:10:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:11:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:12:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:13:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:14:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:15:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:16:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:17:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:18:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:19:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:20:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:21:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:22:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:23:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:24:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:25:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:26:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:27:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:28:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:29:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:30:RX.i_D[10]
i_WriteData[10] => reg_n:gen_regs:31:RX.i_D[10]
i_WriteData[11] => reg_n:gen_regs:1:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:2:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:3:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:4:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:5:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:6:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:7:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:8:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:9:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:10:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:11:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:12:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:13:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:14:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:15:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:16:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:17:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:18:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:19:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:20:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:21:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:22:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:23:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:24:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:25:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:26:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:27:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:28:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:29:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:30:RX.i_D[11]
i_WriteData[11] => reg_n:gen_regs:31:RX.i_D[11]
i_WriteData[12] => reg_n:gen_regs:1:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:2:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:3:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:4:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:5:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:6:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:7:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:8:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:9:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:10:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:11:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:12:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:13:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:14:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:15:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:16:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:17:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:18:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:19:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:20:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:21:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:22:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:23:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:24:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:25:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:26:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:27:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:28:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:29:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:30:RX.i_D[12]
i_WriteData[12] => reg_n:gen_regs:31:RX.i_D[12]
i_WriteData[13] => reg_n:gen_regs:1:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:2:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:3:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:4:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:5:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:6:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:7:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:8:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:9:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:10:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:11:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:12:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:13:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:14:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:15:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:16:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:17:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:18:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:19:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:20:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:21:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:22:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:23:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:24:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:25:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:26:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:27:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:28:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:29:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:30:RX.i_D[13]
i_WriteData[13] => reg_n:gen_regs:31:RX.i_D[13]
i_WriteData[14] => reg_n:gen_regs:1:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:2:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:3:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:4:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:5:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:6:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:7:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:8:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:9:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:10:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:11:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:12:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:13:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:14:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:15:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:16:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:17:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:18:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:19:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:20:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:21:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:22:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:23:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:24:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:25:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:26:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:27:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:28:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:29:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:30:RX.i_D[14]
i_WriteData[14] => reg_n:gen_regs:31:RX.i_D[14]
i_WriteData[15] => reg_n:gen_regs:1:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:2:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:3:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:4:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:5:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:6:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:7:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:8:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:9:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:10:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:11:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:12:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:13:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:14:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:15:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:16:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:17:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:18:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:19:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:20:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:21:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:22:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:23:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:24:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:25:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:26:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:27:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:28:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:29:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:30:RX.i_D[15]
i_WriteData[15] => reg_n:gen_regs:31:RX.i_D[15]
i_WriteData[16] => reg_n:gen_regs:1:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:2:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:3:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:4:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:5:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:6:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:7:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:8:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:9:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:10:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:11:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:12:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:13:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:14:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:15:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:16:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:17:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:18:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:19:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:20:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:21:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:22:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:23:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:24:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:25:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:26:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:27:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:28:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:29:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:30:RX.i_D[16]
i_WriteData[16] => reg_n:gen_regs:31:RX.i_D[16]
i_WriteData[17] => reg_n:gen_regs:1:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:2:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:3:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:4:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:5:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:6:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:7:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:8:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:9:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:10:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:11:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:12:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:13:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:14:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:15:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:16:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:17:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:18:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:19:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:20:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:21:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:22:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:23:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:24:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:25:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:26:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:27:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:28:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:29:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:30:RX.i_D[17]
i_WriteData[17] => reg_n:gen_regs:31:RX.i_D[17]
i_WriteData[18] => reg_n:gen_regs:1:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:2:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:3:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:4:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:5:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:6:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:7:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:8:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:9:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:10:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:11:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:12:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:13:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:14:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:15:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:16:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:17:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:18:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:19:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:20:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:21:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:22:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:23:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:24:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:25:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:26:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:27:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:28:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:29:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:30:RX.i_D[18]
i_WriteData[18] => reg_n:gen_regs:31:RX.i_D[18]
i_WriteData[19] => reg_n:gen_regs:1:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:2:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:3:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:4:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:5:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:6:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:7:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:8:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:9:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:10:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:11:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:12:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:13:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:14:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:15:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:16:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:17:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:18:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:19:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:20:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:21:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:22:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:23:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:24:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:25:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:26:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:27:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:28:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:29:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:30:RX.i_D[19]
i_WriteData[19] => reg_n:gen_regs:31:RX.i_D[19]
i_WriteData[20] => reg_n:gen_regs:1:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:2:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:3:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:4:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:5:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:6:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:7:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:8:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:9:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:10:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:11:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:12:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:13:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:14:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:15:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:16:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:17:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:18:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:19:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:20:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:21:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:22:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:23:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:24:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:25:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:26:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:27:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:28:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:29:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:30:RX.i_D[20]
i_WriteData[20] => reg_n:gen_regs:31:RX.i_D[20]
i_WriteData[21] => reg_n:gen_regs:1:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:2:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:3:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:4:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:5:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:6:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:7:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:8:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:9:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:10:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:11:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:12:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:13:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:14:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:15:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:16:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:17:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:18:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:19:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:20:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:21:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:22:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:23:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:24:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:25:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:26:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:27:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:28:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:29:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:30:RX.i_D[21]
i_WriteData[21] => reg_n:gen_regs:31:RX.i_D[21]
i_WriteData[22] => reg_n:gen_regs:1:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:2:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:3:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:4:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:5:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:6:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:7:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:8:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:9:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:10:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:11:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:12:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:13:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:14:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:15:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:16:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:17:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:18:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:19:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:20:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:21:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:22:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:23:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:24:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:25:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:26:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:27:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:28:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:29:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:30:RX.i_D[22]
i_WriteData[22] => reg_n:gen_regs:31:RX.i_D[22]
i_WriteData[23] => reg_n:gen_regs:1:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:2:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:3:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:4:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:5:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:6:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:7:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:8:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:9:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:10:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:11:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:12:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:13:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:14:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:15:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:16:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:17:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:18:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:19:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:20:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:21:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:22:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:23:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:24:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:25:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:26:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:27:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:28:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:29:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:30:RX.i_D[23]
i_WriteData[23] => reg_n:gen_regs:31:RX.i_D[23]
i_WriteData[24] => reg_n:gen_regs:1:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:2:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:3:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:4:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:5:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:6:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:7:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:8:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:9:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:10:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:11:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:12:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:13:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:14:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:15:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:16:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:17:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:18:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:19:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:20:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:21:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:22:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:23:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:24:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:25:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:26:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:27:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:28:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:29:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:30:RX.i_D[24]
i_WriteData[24] => reg_n:gen_regs:31:RX.i_D[24]
i_WriteData[25] => reg_n:gen_regs:1:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:2:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:3:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:4:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:5:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:6:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:7:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:8:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:9:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:10:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:11:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:12:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:13:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:14:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:15:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:16:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:17:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:18:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:19:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:20:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:21:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:22:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:23:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:24:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:25:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:26:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:27:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:28:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:29:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:30:RX.i_D[25]
i_WriteData[25] => reg_n:gen_regs:31:RX.i_D[25]
i_WriteData[26] => reg_n:gen_regs:1:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:2:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:3:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:4:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:5:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:6:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:7:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:8:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:9:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:10:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:11:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:12:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:13:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:14:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:15:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:16:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:17:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:18:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:19:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:20:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:21:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:22:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:23:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:24:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:25:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:26:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:27:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:28:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:29:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:30:RX.i_D[26]
i_WriteData[26] => reg_n:gen_regs:31:RX.i_D[26]
i_WriteData[27] => reg_n:gen_regs:1:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:2:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:3:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:4:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:5:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:6:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:7:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:8:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:9:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:10:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:11:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:12:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:13:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:14:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:15:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:16:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:17:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:18:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:19:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:20:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:21:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:22:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:23:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:24:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:25:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:26:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:27:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:28:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:29:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:30:RX.i_D[27]
i_WriteData[27] => reg_n:gen_regs:31:RX.i_D[27]
i_WriteData[28] => reg_n:gen_regs:1:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:2:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:3:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:4:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:5:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:6:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:7:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:8:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:9:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:10:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:11:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:12:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:13:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:14:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:15:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:16:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:17:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:18:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:19:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:20:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:21:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:22:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:23:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:24:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:25:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:26:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:27:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:28:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:29:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:30:RX.i_D[28]
i_WriteData[28] => reg_n:gen_regs:31:RX.i_D[28]
i_WriteData[29] => reg_n:gen_regs:1:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:2:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:3:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:4:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:5:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:6:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:7:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:8:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:9:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:10:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:11:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:12:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:13:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:14:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:15:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:16:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:17:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:18:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:19:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:20:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:21:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:22:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:23:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:24:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:25:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:26:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:27:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:28:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:29:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:30:RX.i_D[29]
i_WriteData[29] => reg_n:gen_regs:31:RX.i_D[29]
i_WriteData[30] => reg_n:gen_regs:1:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:2:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:3:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:4:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:5:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:6:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:7:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:8:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:9:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:10:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:11:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:12:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:13:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:14:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:15:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:16:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:17:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:18:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:19:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:20:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:21:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:22:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:23:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:24:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:25:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:26:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:27:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:28:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:29:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:30:RX.i_D[30]
i_WriteData[30] => reg_n:gen_regs:31:RX.i_D[30]
i_WriteData[31] => reg_n:gen_regs:1:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:2:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:3:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:4:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:5:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:6:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:7:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:8:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:9:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:10:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:11:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:12:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:13:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:14:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:15:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:16:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:17:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:18:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:19:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:20:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:21:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:22:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:23:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:24:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:25:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:26:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:27:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:28:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:29:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:30:RX.i_D[31]
i_WriteData[31] => reg_n:gen_regs:31:RX.i_D[31]
o_RS1Data[0] <= mux32_1:MUXA.y[0]
o_RS1Data[1] <= mux32_1:MUXA.y[1]
o_RS1Data[2] <= mux32_1:MUXA.y[2]
o_RS1Data[3] <= mux32_1:MUXA.y[3]
o_RS1Data[4] <= mux32_1:MUXA.y[4]
o_RS1Data[5] <= mux32_1:MUXA.y[5]
o_RS1Data[6] <= mux32_1:MUXA.y[6]
o_RS1Data[7] <= mux32_1:MUXA.y[7]
o_RS1Data[8] <= mux32_1:MUXA.y[8]
o_RS1Data[9] <= mux32_1:MUXA.y[9]
o_RS1Data[10] <= mux32_1:MUXA.y[10]
o_RS1Data[11] <= mux32_1:MUXA.y[11]
o_RS1Data[12] <= mux32_1:MUXA.y[12]
o_RS1Data[13] <= mux32_1:MUXA.y[13]
o_RS1Data[14] <= mux32_1:MUXA.y[14]
o_RS1Data[15] <= mux32_1:MUXA.y[15]
o_RS1Data[16] <= mux32_1:MUXA.y[16]
o_RS1Data[17] <= mux32_1:MUXA.y[17]
o_RS1Data[18] <= mux32_1:MUXA.y[18]
o_RS1Data[19] <= mux32_1:MUXA.y[19]
o_RS1Data[20] <= mux32_1:MUXA.y[20]
o_RS1Data[21] <= mux32_1:MUXA.y[21]
o_RS1Data[22] <= mux32_1:MUXA.y[22]
o_RS1Data[23] <= mux32_1:MUXA.y[23]
o_RS1Data[24] <= mux32_1:MUXA.y[24]
o_RS1Data[25] <= mux32_1:MUXA.y[25]
o_RS1Data[26] <= mux32_1:MUXA.y[26]
o_RS1Data[27] <= mux32_1:MUXA.y[27]
o_RS1Data[28] <= mux32_1:MUXA.y[28]
o_RS1Data[29] <= mux32_1:MUXA.y[29]
o_RS1Data[30] <= mux32_1:MUXA.y[30]
o_RS1Data[31] <= mux32_1:MUXA.y[31]
o_RS2Data[0] <= mux32_1:MUXB.y[0]
o_RS2Data[1] <= mux32_1:MUXB.y[1]
o_RS2Data[2] <= mux32_1:MUXB.y[2]
o_RS2Data[3] <= mux32_1:MUXB.y[3]
o_RS2Data[4] <= mux32_1:MUXB.y[4]
o_RS2Data[5] <= mux32_1:MUXB.y[5]
o_RS2Data[6] <= mux32_1:MUXB.y[6]
o_RS2Data[7] <= mux32_1:MUXB.y[7]
o_RS2Data[8] <= mux32_1:MUXB.y[8]
o_RS2Data[9] <= mux32_1:MUXB.y[9]
o_RS2Data[10] <= mux32_1:MUXB.y[10]
o_RS2Data[11] <= mux32_1:MUXB.y[11]
o_RS2Data[12] <= mux32_1:MUXB.y[12]
o_RS2Data[13] <= mux32_1:MUXB.y[13]
o_RS2Data[14] <= mux32_1:MUXB.y[14]
o_RS2Data[15] <= mux32_1:MUXB.y[15]
o_RS2Data[16] <= mux32_1:MUXB.y[16]
o_RS2Data[17] <= mux32_1:MUXB.y[17]
o_RS2Data[18] <= mux32_1:MUXB.y[18]
o_RS2Data[19] <= mux32_1:MUXB.y[19]
o_RS2Data[20] <= mux32_1:MUXB.y[20]
o_RS2Data[21] <= mux32_1:MUXB.y[21]
o_RS2Data[22] <= mux32_1:MUXB.y[22]
o_RS2Data[23] <= mux32_1:MUXB.y[23]
o_RS2Data[24] <= mux32_1:MUXB.y[24]
o_RS2Data[25] <= mux32_1:MUXB.y[25]
o_RS2Data[26] <= mux32_1:MUXB.y[26]
o_RS2Data[27] <= mux32_1:MUXB.y[27]
o_RS2Data[28] <= mux32_1:MUXB.y[28]
o_RS2Data[29] <= mux32_1:MUXB.y[29]
o_RS2Data[30] <= mux32_1:MUXB.y[30]
o_RS2Data[31] <= mux32_1:MUXB.y[31]


|RISCV_Processor|processor:u_processor|regfile:u_regfile|decoder5t32:DEC
i_A[0] => Decoder0.IN4
i_A[1] => Decoder0.IN3
i_A[2] => Decoder0.IN2
i_A[3] => Decoder0.IN1
i_A[4] => Decoder0.IN0
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
i_EN => temp.OUTPUTSELECT
o_Q[0] <= <GND>
o_Q[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= temp.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:1:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:2:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:3:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:4:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:5:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:6:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:7:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:8:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:9:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:10:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:11:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:12:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:13:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:14:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:15:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:16:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:17:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:18:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:19:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:20:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:21:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:22:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:23:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:24:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:25:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:26:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:27:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:28:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:29:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:30:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX
i_CLK => dffg:gen_bits:0:u_ff.i_CLK
i_CLK => dffg:gen_bits:1:u_ff.i_CLK
i_CLK => dffg:gen_bits:2:u_ff.i_CLK
i_CLK => dffg:gen_bits:3:u_ff.i_CLK
i_CLK => dffg:gen_bits:4:u_ff.i_CLK
i_CLK => dffg:gen_bits:5:u_ff.i_CLK
i_CLK => dffg:gen_bits:6:u_ff.i_CLK
i_CLK => dffg:gen_bits:7:u_ff.i_CLK
i_CLK => dffg:gen_bits:8:u_ff.i_CLK
i_CLK => dffg:gen_bits:9:u_ff.i_CLK
i_CLK => dffg:gen_bits:10:u_ff.i_CLK
i_CLK => dffg:gen_bits:11:u_ff.i_CLK
i_CLK => dffg:gen_bits:12:u_ff.i_CLK
i_CLK => dffg:gen_bits:13:u_ff.i_CLK
i_CLK => dffg:gen_bits:14:u_ff.i_CLK
i_CLK => dffg:gen_bits:15:u_ff.i_CLK
i_CLK => dffg:gen_bits:16:u_ff.i_CLK
i_CLK => dffg:gen_bits:17:u_ff.i_CLK
i_CLK => dffg:gen_bits:18:u_ff.i_CLK
i_CLK => dffg:gen_bits:19:u_ff.i_CLK
i_CLK => dffg:gen_bits:20:u_ff.i_CLK
i_CLK => dffg:gen_bits:21:u_ff.i_CLK
i_CLK => dffg:gen_bits:22:u_ff.i_CLK
i_CLK => dffg:gen_bits:23:u_ff.i_CLK
i_CLK => dffg:gen_bits:24:u_ff.i_CLK
i_CLK => dffg:gen_bits:25:u_ff.i_CLK
i_CLK => dffg:gen_bits:26:u_ff.i_CLK
i_CLK => dffg:gen_bits:27:u_ff.i_CLK
i_CLK => dffg:gen_bits:28:u_ff.i_CLK
i_CLK => dffg:gen_bits:29:u_ff.i_CLK
i_CLK => dffg:gen_bits:30:u_ff.i_CLK
i_CLK => dffg:gen_bits:31:u_ff.i_CLK
i_RST => dffg:gen_bits:0:u_ff.i_RST
i_RST => dffg:gen_bits:1:u_ff.i_RST
i_RST => dffg:gen_bits:2:u_ff.i_RST
i_RST => dffg:gen_bits:3:u_ff.i_RST
i_RST => dffg:gen_bits:4:u_ff.i_RST
i_RST => dffg:gen_bits:5:u_ff.i_RST
i_RST => dffg:gen_bits:6:u_ff.i_RST
i_RST => dffg:gen_bits:7:u_ff.i_RST
i_RST => dffg:gen_bits:8:u_ff.i_RST
i_RST => dffg:gen_bits:9:u_ff.i_RST
i_RST => dffg:gen_bits:10:u_ff.i_RST
i_RST => dffg:gen_bits:11:u_ff.i_RST
i_RST => dffg:gen_bits:12:u_ff.i_RST
i_RST => dffg:gen_bits:13:u_ff.i_RST
i_RST => dffg:gen_bits:14:u_ff.i_RST
i_RST => dffg:gen_bits:15:u_ff.i_RST
i_RST => dffg:gen_bits:16:u_ff.i_RST
i_RST => dffg:gen_bits:17:u_ff.i_RST
i_RST => dffg:gen_bits:18:u_ff.i_RST
i_RST => dffg:gen_bits:19:u_ff.i_RST
i_RST => dffg:gen_bits:20:u_ff.i_RST
i_RST => dffg:gen_bits:21:u_ff.i_RST
i_RST => dffg:gen_bits:22:u_ff.i_RST
i_RST => dffg:gen_bits:23:u_ff.i_RST
i_RST => dffg:gen_bits:24:u_ff.i_RST
i_RST => dffg:gen_bits:25:u_ff.i_RST
i_RST => dffg:gen_bits:26:u_ff.i_RST
i_RST => dffg:gen_bits:27:u_ff.i_RST
i_RST => dffg:gen_bits:28:u_ff.i_RST
i_RST => dffg:gen_bits:29:u_ff.i_RST
i_RST => dffg:gen_bits:30:u_ff.i_RST
i_RST => dffg:gen_bits:31:u_ff.i_RST
i_WE => dffg:gen_bits:0:u_ff.i_WE
i_WE => dffg:gen_bits:1:u_ff.i_WE
i_WE => dffg:gen_bits:2:u_ff.i_WE
i_WE => dffg:gen_bits:3:u_ff.i_WE
i_WE => dffg:gen_bits:4:u_ff.i_WE
i_WE => dffg:gen_bits:5:u_ff.i_WE
i_WE => dffg:gen_bits:6:u_ff.i_WE
i_WE => dffg:gen_bits:7:u_ff.i_WE
i_WE => dffg:gen_bits:8:u_ff.i_WE
i_WE => dffg:gen_bits:9:u_ff.i_WE
i_WE => dffg:gen_bits:10:u_ff.i_WE
i_WE => dffg:gen_bits:11:u_ff.i_WE
i_WE => dffg:gen_bits:12:u_ff.i_WE
i_WE => dffg:gen_bits:13:u_ff.i_WE
i_WE => dffg:gen_bits:14:u_ff.i_WE
i_WE => dffg:gen_bits:15:u_ff.i_WE
i_WE => dffg:gen_bits:16:u_ff.i_WE
i_WE => dffg:gen_bits:17:u_ff.i_WE
i_WE => dffg:gen_bits:18:u_ff.i_WE
i_WE => dffg:gen_bits:19:u_ff.i_WE
i_WE => dffg:gen_bits:20:u_ff.i_WE
i_WE => dffg:gen_bits:21:u_ff.i_WE
i_WE => dffg:gen_bits:22:u_ff.i_WE
i_WE => dffg:gen_bits:23:u_ff.i_WE
i_WE => dffg:gen_bits:24:u_ff.i_WE
i_WE => dffg:gen_bits:25:u_ff.i_WE
i_WE => dffg:gen_bits:26:u_ff.i_WE
i_WE => dffg:gen_bits:27:u_ff.i_WE
i_WE => dffg:gen_bits:28:u_ff.i_WE
i_WE => dffg:gen_bits:29:u_ff.i_WE
i_WE => dffg:gen_bits:30:u_ff.i_WE
i_WE => dffg:gen_bits:31:u_ff.i_WE
i_D[0] => dffg:gen_bits:0:u_ff.i_D
i_D[1] => dffg:gen_bits:1:u_ff.i_D
i_D[2] => dffg:gen_bits:2:u_ff.i_D
i_D[3] => dffg:gen_bits:3:u_ff.i_D
i_D[4] => dffg:gen_bits:4:u_ff.i_D
i_D[5] => dffg:gen_bits:5:u_ff.i_D
i_D[6] => dffg:gen_bits:6:u_ff.i_D
i_D[7] => dffg:gen_bits:7:u_ff.i_D
i_D[8] => dffg:gen_bits:8:u_ff.i_D
i_D[9] => dffg:gen_bits:9:u_ff.i_D
i_D[10] => dffg:gen_bits:10:u_ff.i_D
i_D[11] => dffg:gen_bits:11:u_ff.i_D
i_D[12] => dffg:gen_bits:12:u_ff.i_D
i_D[13] => dffg:gen_bits:13:u_ff.i_D
i_D[14] => dffg:gen_bits:14:u_ff.i_D
i_D[15] => dffg:gen_bits:15:u_ff.i_D
i_D[16] => dffg:gen_bits:16:u_ff.i_D
i_D[17] => dffg:gen_bits:17:u_ff.i_D
i_D[18] => dffg:gen_bits:18:u_ff.i_D
i_D[19] => dffg:gen_bits:19:u_ff.i_D
i_D[20] => dffg:gen_bits:20:u_ff.i_D
i_D[21] => dffg:gen_bits:21:u_ff.i_D
i_D[22] => dffg:gen_bits:22:u_ff.i_D
i_D[23] => dffg:gen_bits:23:u_ff.i_D
i_D[24] => dffg:gen_bits:24:u_ff.i_D
i_D[25] => dffg:gen_bits:25:u_ff.i_D
i_D[26] => dffg:gen_bits:26:u_ff.i_D
i_D[27] => dffg:gen_bits:27:u_ff.i_D
i_D[28] => dffg:gen_bits:28:u_ff.i_D
i_D[29] => dffg:gen_bits:29:u_ff.i_D
i_D[30] => dffg:gen_bits:30:u_ff.i_D
i_D[31] => dffg:gen_bits:31:u_ff.i_D
o_Q[0] <= dffg:gen_bits:0:u_ff.o_Q
o_Q[1] <= dffg:gen_bits:1:u_ff.o_Q
o_Q[2] <= dffg:gen_bits:2:u_ff.o_Q
o_Q[3] <= dffg:gen_bits:3:u_ff.o_Q
o_Q[4] <= dffg:gen_bits:4:u_ff.o_Q
o_Q[5] <= dffg:gen_bits:5:u_ff.o_Q
o_Q[6] <= dffg:gen_bits:6:u_ff.o_Q
o_Q[7] <= dffg:gen_bits:7:u_ff.o_Q
o_Q[8] <= dffg:gen_bits:8:u_ff.o_Q
o_Q[9] <= dffg:gen_bits:9:u_ff.o_Q
o_Q[10] <= dffg:gen_bits:10:u_ff.o_Q
o_Q[11] <= dffg:gen_bits:11:u_ff.o_Q
o_Q[12] <= dffg:gen_bits:12:u_ff.o_Q
o_Q[13] <= dffg:gen_bits:13:u_ff.o_Q
o_Q[14] <= dffg:gen_bits:14:u_ff.o_Q
o_Q[15] <= dffg:gen_bits:15:u_ff.o_Q
o_Q[16] <= dffg:gen_bits:16:u_ff.o_Q
o_Q[17] <= dffg:gen_bits:17:u_ff.o_Q
o_Q[18] <= dffg:gen_bits:18:u_ff.o_Q
o_Q[19] <= dffg:gen_bits:19:u_ff.o_Q
o_Q[20] <= dffg:gen_bits:20:u_ff.o_Q
o_Q[21] <= dffg:gen_bits:21:u_ff.o_Q
o_Q[22] <= dffg:gen_bits:22:u_ff.o_Q
o_Q[23] <= dffg:gen_bits:23:u_ff.o_Q
o_Q[24] <= dffg:gen_bits:24:u_ff.o_Q
o_Q[25] <= dffg:gen_bits:25:u_ff.o_Q
o_Q[26] <= dffg:gen_bits:26:u_ff.o_Q
o_Q[27] <= dffg:gen_bits:27:u_ff.o_Q
o_Q[28] <= dffg:gen_bits:28:u_ff.o_Q
o_Q[29] <= dffg:gen_bits:29:u_ff.o_Q
o_Q[30] <= dffg:gen_bits:30:u_ff.o_Q
o_Q[31] <= dffg:gen_bits:31:u_ff.o_Q


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:0:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:1:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:2:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:3:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:4:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:5:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:6:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:7:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:8:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:9:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:10:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:11:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:12:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:13:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:14:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:15:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:16:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:17:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:18:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:19:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:20:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:21:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:22:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:23:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:24:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:25:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:26:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:27:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:28:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:29:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:30:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|reg_n:\gen_regs:31:RX|dffg:\gen_bits:31:u_ff
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|mux32_1:MUXA
data_in[0] => Mux31.IN1033
data_in[1] => Mux30.IN1033
data_in[2] => Mux29.IN1033
data_in[3] => Mux28.IN1033
data_in[4] => Mux27.IN1033
data_in[5] => Mux26.IN1033
data_in[6] => Mux25.IN1033
data_in[7] => Mux24.IN1033
data_in[8] => Mux23.IN1033
data_in[9] => Mux22.IN1033
data_in[10] => Mux21.IN1033
data_in[11] => Mux20.IN1033
data_in[12] => Mux19.IN1033
data_in[13] => Mux18.IN1033
data_in[14] => Mux17.IN1033
data_in[15] => Mux16.IN1033
data_in[16] => Mux15.IN1033
data_in[17] => Mux14.IN1033
data_in[18] => Mux13.IN1033
data_in[19] => Mux12.IN1033
data_in[20] => Mux11.IN1033
data_in[21] => Mux10.IN1033
data_in[22] => Mux9.IN1033
data_in[23] => Mux8.IN1033
data_in[24] => Mux7.IN1033
data_in[25] => Mux6.IN1033
data_in[26] => Mux5.IN1033
data_in[27] => Mux4.IN1033
data_in[28] => Mux3.IN1033
data_in[29] => Mux2.IN1033
data_in[30] => Mux1.IN1033
data_in[31] => Mux0.IN1033
data_in[32] => Mux31.IN1001
data_in[33] => Mux30.IN1001
data_in[34] => Mux29.IN1001
data_in[35] => Mux28.IN1001
data_in[36] => Mux27.IN1001
data_in[37] => Mux26.IN1001
data_in[38] => Mux25.IN1001
data_in[39] => Mux24.IN1001
data_in[40] => Mux23.IN1001
data_in[41] => Mux22.IN1001
data_in[42] => Mux21.IN1001
data_in[43] => Mux20.IN1001
data_in[44] => Mux19.IN1001
data_in[45] => Mux18.IN1001
data_in[46] => Mux17.IN1001
data_in[47] => Mux16.IN1001
data_in[48] => Mux15.IN1001
data_in[49] => Mux14.IN1001
data_in[50] => Mux13.IN1001
data_in[51] => Mux12.IN1001
data_in[52] => Mux11.IN1001
data_in[53] => Mux10.IN1001
data_in[54] => Mux9.IN1001
data_in[55] => Mux8.IN1001
data_in[56] => Mux7.IN1001
data_in[57] => Mux6.IN1001
data_in[58] => Mux5.IN1001
data_in[59] => Mux4.IN1001
data_in[60] => Mux3.IN1001
data_in[61] => Mux2.IN1001
data_in[62] => Mux1.IN1001
data_in[63] => Mux0.IN1001
data_in[64] => Mux31.IN969
data_in[65] => Mux30.IN969
data_in[66] => Mux29.IN969
data_in[67] => Mux28.IN969
data_in[68] => Mux27.IN969
data_in[69] => Mux26.IN969
data_in[70] => Mux25.IN969
data_in[71] => Mux24.IN969
data_in[72] => Mux23.IN969
data_in[73] => Mux22.IN969
data_in[74] => Mux21.IN969
data_in[75] => Mux20.IN969
data_in[76] => Mux19.IN969
data_in[77] => Mux18.IN969
data_in[78] => Mux17.IN969
data_in[79] => Mux16.IN969
data_in[80] => Mux15.IN969
data_in[81] => Mux14.IN969
data_in[82] => Mux13.IN969
data_in[83] => Mux12.IN969
data_in[84] => Mux11.IN969
data_in[85] => Mux10.IN969
data_in[86] => Mux9.IN969
data_in[87] => Mux8.IN969
data_in[88] => Mux7.IN969
data_in[89] => Mux6.IN969
data_in[90] => Mux5.IN969
data_in[91] => Mux4.IN969
data_in[92] => Mux3.IN969
data_in[93] => Mux2.IN969
data_in[94] => Mux1.IN969
data_in[95] => Mux0.IN969
data_in[96] => Mux31.IN937
data_in[97] => Mux30.IN937
data_in[98] => Mux29.IN937
data_in[99] => Mux28.IN937
data_in[100] => Mux27.IN937
data_in[101] => Mux26.IN937
data_in[102] => Mux25.IN937
data_in[103] => Mux24.IN937
data_in[104] => Mux23.IN937
data_in[105] => Mux22.IN937
data_in[106] => Mux21.IN937
data_in[107] => Mux20.IN937
data_in[108] => Mux19.IN937
data_in[109] => Mux18.IN937
data_in[110] => Mux17.IN937
data_in[111] => Mux16.IN937
data_in[112] => Mux15.IN937
data_in[113] => Mux14.IN937
data_in[114] => Mux13.IN937
data_in[115] => Mux12.IN937
data_in[116] => Mux11.IN937
data_in[117] => Mux10.IN937
data_in[118] => Mux9.IN937
data_in[119] => Mux8.IN937
data_in[120] => Mux7.IN937
data_in[121] => Mux6.IN937
data_in[122] => Mux5.IN937
data_in[123] => Mux4.IN937
data_in[124] => Mux3.IN937
data_in[125] => Mux2.IN937
data_in[126] => Mux1.IN937
data_in[127] => Mux0.IN937
data_in[128] => Mux31.IN905
data_in[129] => Mux30.IN905
data_in[130] => Mux29.IN905
data_in[131] => Mux28.IN905
data_in[132] => Mux27.IN905
data_in[133] => Mux26.IN905
data_in[134] => Mux25.IN905
data_in[135] => Mux24.IN905
data_in[136] => Mux23.IN905
data_in[137] => Mux22.IN905
data_in[138] => Mux21.IN905
data_in[139] => Mux20.IN905
data_in[140] => Mux19.IN905
data_in[141] => Mux18.IN905
data_in[142] => Mux17.IN905
data_in[143] => Mux16.IN905
data_in[144] => Mux15.IN905
data_in[145] => Mux14.IN905
data_in[146] => Mux13.IN905
data_in[147] => Mux12.IN905
data_in[148] => Mux11.IN905
data_in[149] => Mux10.IN905
data_in[150] => Mux9.IN905
data_in[151] => Mux8.IN905
data_in[152] => Mux7.IN905
data_in[153] => Mux6.IN905
data_in[154] => Mux5.IN905
data_in[155] => Mux4.IN905
data_in[156] => Mux3.IN905
data_in[157] => Mux2.IN905
data_in[158] => Mux1.IN905
data_in[159] => Mux0.IN905
data_in[160] => Mux31.IN873
data_in[161] => Mux30.IN873
data_in[162] => Mux29.IN873
data_in[163] => Mux28.IN873
data_in[164] => Mux27.IN873
data_in[165] => Mux26.IN873
data_in[166] => Mux25.IN873
data_in[167] => Mux24.IN873
data_in[168] => Mux23.IN873
data_in[169] => Mux22.IN873
data_in[170] => Mux21.IN873
data_in[171] => Mux20.IN873
data_in[172] => Mux19.IN873
data_in[173] => Mux18.IN873
data_in[174] => Mux17.IN873
data_in[175] => Mux16.IN873
data_in[176] => Mux15.IN873
data_in[177] => Mux14.IN873
data_in[178] => Mux13.IN873
data_in[179] => Mux12.IN873
data_in[180] => Mux11.IN873
data_in[181] => Mux10.IN873
data_in[182] => Mux9.IN873
data_in[183] => Mux8.IN873
data_in[184] => Mux7.IN873
data_in[185] => Mux6.IN873
data_in[186] => Mux5.IN873
data_in[187] => Mux4.IN873
data_in[188] => Mux3.IN873
data_in[189] => Mux2.IN873
data_in[190] => Mux1.IN873
data_in[191] => Mux0.IN873
data_in[192] => Mux31.IN841
data_in[193] => Mux30.IN841
data_in[194] => Mux29.IN841
data_in[195] => Mux28.IN841
data_in[196] => Mux27.IN841
data_in[197] => Mux26.IN841
data_in[198] => Mux25.IN841
data_in[199] => Mux24.IN841
data_in[200] => Mux23.IN841
data_in[201] => Mux22.IN841
data_in[202] => Mux21.IN841
data_in[203] => Mux20.IN841
data_in[204] => Mux19.IN841
data_in[205] => Mux18.IN841
data_in[206] => Mux17.IN841
data_in[207] => Mux16.IN841
data_in[208] => Mux15.IN841
data_in[209] => Mux14.IN841
data_in[210] => Mux13.IN841
data_in[211] => Mux12.IN841
data_in[212] => Mux11.IN841
data_in[213] => Mux10.IN841
data_in[214] => Mux9.IN841
data_in[215] => Mux8.IN841
data_in[216] => Mux7.IN841
data_in[217] => Mux6.IN841
data_in[218] => Mux5.IN841
data_in[219] => Mux4.IN841
data_in[220] => Mux3.IN841
data_in[221] => Mux2.IN841
data_in[222] => Mux1.IN841
data_in[223] => Mux0.IN841
data_in[224] => Mux31.IN809
data_in[225] => Mux30.IN809
data_in[226] => Mux29.IN809
data_in[227] => Mux28.IN809
data_in[228] => Mux27.IN809
data_in[229] => Mux26.IN809
data_in[230] => Mux25.IN809
data_in[231] => Mux24.IN809
data_in[232] => Mux23.IN809
data_in[233] => Mux22.IN809
data_in[234] => Mux21.IN809
data_in[235] => Mux20.IN809
data_in[236] => Mux19.IN809
data_in[237] => Mux18.IN809
data_in[238] => Mux17.IN809
data_in[239] => Mux16.IN809
data_in[240] => Mux15.IN809
data_in[241] => Mux14.IN809
data_in[242] => Mux13.IN809
data_in[243] => Mux12.IN809
data_in[244] => Mux11.IN809
data_in[245] => Mux10.IN809
data_in[246] => Mux9.IN809
data_in[247] => Mux8.IN809
data_in[248] => Mux7.IN809
data_in[249] => Mux6.IN809
data_in[250] => Mux5.IN809
data_in[251] => Mux4.IN809
data_in[252] => Mux3.IN809
data_in[253] => Mux2.IN809
data_in[254] => Mux1.IN809
data_in[255] => Mux0.IN809
data_in[256] => Mux31.IN777
data_in[257] => Mux30.IN777
data_in[258] => Mux29.IN777
data_in[259] => Mux28.IN777
data_in[260] => Mux27.IN777
data_in[261] => Mux26.IN777
data_in[262] => Mux25.IN777
data_in[263] => Mux24.IN777
data_in[264] => Mux23.IN777
data_in[265] => Mux22.IN777
data_in[266] => Mux21.IN777
data_in[267] => Mux20.IN777
data_in[268] => Mux19.IN777
data_in[269] => Mux18.IN777
data_in[270] => Mux17.IN777
data_in[271] => Mux16.IN777
data_in[272] => Mux15.IN777
data_in[273] => Mux14.IN777
data_in[274] => Mux13.IN777
data_in[275] => Mux12.IN777
data_in[276] => Mux11.IN777
data_in[277] => Mux10.IN777
data_in[278] => Mux9.IN777
data_in[279] => Mux8.IN777
data_in[280] => Mux7.IN777
data_in[281] => Mux6.IN777
data_in[282] => Mux5.IN777
data_in[283] => Mux4.IN777
data_in[284] => Mux3.IN777
data_in[285] => Mux2.IN777
data_in[286] => Mux1.IN777
data_in[287] => Mux0.IN777
data_in[288] => Mux31.IN745
data_in[289] => Mux30.IN745
data_in[290] => Mux29.IN745
data_in[291] => Mux28.IN745
data_in[292] => Mux27.IN745
data_in[293] => Mux26.IN745
data_in[294] => Mux25.IN745
data_in[295] => Mux24.IN745
data_in[296] => Mux23.IN745
data_in[297] => Mux22.IN745
data_in[298] => Mux21.IN745
data_in[299] => Mux20.IN745
data_in[300] => Mux19.IN745
data_in[301] => Mux18.IN745
data_in[302] => Mux17.IN745
data_in[303] => Mux16.IN745
data_in[304] => Mux15.IN745
data_in[305] => Mux14.IN745
data_in[306] => Mux13.IN745
data_in[307] => Mux12.IN745
data_in[308] => Mux11.IN745
data_in[309] => Mux10.IN745
data_in[310] => Mux9.IN745
data_in[311] => Mux8.IN745
data_in[312] => Mux7.IN745
data_in[313] => Mux6.IN745
data_in[314] => Mux5.IN745
data_in[315] => Mux4.IN745
data_in[316] => Mux3.IN745
data_in[317] => Mux2.IN745
data_in[318] => Mux1.IN745
data_in[319] => Mux0.IN745
data_in[320] => Mux31.IN713
data_in[321] => Mux30.IN713
data_in[322] => Mux29.IN713
data_in[323] => Mux28.IN713
data_in[324] => Mux27.IN713
data_in[325] => Mux26.IN713
data_in[326] => Mux25.IN713
data_in[327] => Mux24.IN713
data_in[328] => Mux23.IN713
data_in[329] => Mux22.IN713
data_in[330] => Mux21.IN713
data_in[331] => Mux20.IN713
data_in[332] => Mux19.IN713
data_in[333] => Mux18.IN713
data_in[334] => Mux17.IN713
data_in[335] => Mux16.IN713
data_in[336] => Mux15.IN713
data_in[337] => Mux14.IN713
data_in[338] => Mux13.IN713
data_in[339] => Mux12.IN713
data_in[340] => Mux11.IN713
data_in[341] => Mux10.IN713
data_in[342] => Mux9.IN713
data_in[343] => Mux8.IN713
data_in[344] => Mux7.IN713
data_in[345] => Mux6.IN713
data_in[346] => Mux5.IN713
data_in[347] => Mux4.IN713
data_in[348] => Mux3.IN713
data_in[349] => Mux2.IN713
data_in[350] => Mux1.IN713
data_in[351] => Mux0.IN713
data_in[352] => Mux31.IN681
data_in[353] => Mux30.IN681
data_in[354] => Mux29.IN681
data_in[355] => Mux28.IN681
data_in[356] => Mux27.IN681
data_in[357] => Mux26.IN681
data_in[358] => Mux25.IN681
data_in[359] => Mux24.IN681
data_in[360] => Mux23.IN681
data_in[361] => Mux22.IN681
data_in[362] => Mux21.IN681
data_in[363] => Mux20.IN681
data_in[364] => Mux19.IN681
data_in[365] => Mux18.IN681
data_in[366] => Mux17.IN681
data_in[367] => Mux16.IN681
data_in[368] => Mux15.IN681
data_in[369] => Mux14.IN681
data_in[370] => Mux13.IN681
data_in[371] => Mux12.IN681
data_in[372] => Mux11.IN681
data_in[373] => Mux10.IN681
data_in[374] => Mux9.IN681
data_in[375] => Mux8.IN681
data_in[376] => Mux7.IN681
data_in[377] => Mux6.IN681
data_in[378] => Mux5.IN681
data_in[379] => Mux4.IN681
data_in[380] => Mux3.IN681
data_in[381] => Mux2.IN681
data_in[382] => Mux1.IN681
data_in[383] => Mux0.IN681
data_in[384] => Mux31.IN649
data_in[385] => Mux30.IN649
data_in[386] => Mux29.IN649
data_in[387] => Mux28.IN649
data_in[388] => Mux27.IN649
data_in[389] => Mux26.IN649
data_in[390] => Mux25.IN649
data_in[391] => Mux24.IN649
data_in[392] => Mux23.IN649
data_in[393] => Mux22.IN649
data_in[394] => Mux21.IN649
data_in[395] => Mux20.IN649
data_in[396] => Mux19.IN649
data_in[397] => Mux18.IN649
data_in[398] => Mux17.IN649
data_in[399] => Mux16.IN649
data_in[400] => Mux15.IN649
data_in[401] => Mux14.IN649
data_in[402] => Mux13.IN649
data_in[403] => Mux12.IN649
data_in[404] => Mux11.IN649
data_in[405] => Mux10.IN649
data_in[406] => Mux9.IN649
data_in[407] => Mux8.IN649
data_in[408] => Mux7.IN649
data_in[409] => Mux6.IN649
data_in[410] => Mux5.IN649
data_in[411] => Mux4.IN649
data_in[412] => Mux3.IN649
data_in[413] => Mux2.IN649
data_in[414] => Mux1.IN649
data_in[415] => Mux0.IN649
data_in[416] => Mux31.IN617
data_in[417] => Mux30.IN617
data_in[418] => Mux29.IN617
data_in[419] => Mux28.IN617
data_in[420] => Mux27.IN617
data_in[421] => Mux26.IN617
data_in[422] => Mux25.IN617
data_in[423] => Mux24.IN617
data_in[424] => Mux23.IN617
data_in[425] => Mux22.IN617
data_in[426] => Mux21.IN617
data_in[427] => Mux20.IN617
data_in[428] => Mux19.IN617
data_in[429] => Mux18.IN617
data_in[430] => Mux17.IN617
data_in[431] => Mux16.IN617
data_in[432] => Mux15.IN617
data_in[433] => Mux14.IN617
data_in[434] => Mux13.IN617
data_in[435] => Mux12.IN617
data_in[436] => Mux11.IN617
data_in[437] => Mux10.IN617
data_in[438] => Mux9.IN617
data_in[439] => Mux8.IN617
data_in[440] => Mux7.IN617
data_in[441] => Mux6.IN617
data_in[442] => Mux5.IN617
data_in[443] => Mux4.IN617
data_in[444] => Mux3.IN617
data_in[445] => Mux2.IN617
data_in[446] => Mux1.IN617
data_in[447] => Mux0.IN617
data_in[448] => Mux31.IN585
data_in[449] => Mux30.IN585
data_in[450] => Mux29.IN585
data_in[451] => Mux28.IN585
data_in[452] => Mux27.IN585
data_in[453] => Mux26.IN585
data_in[454] => Mux25.IN585
data_in[455] => Mux24.IN585
data_in[456] => Mux23.IN585
data_in[457] => Mux22.IN585
data_in[458] => Mux21.IN585
data_in[459] => Mux20.IN585
data_in[460] => Mux19.IN585
data_in[461] => Mux18.IN585
data_in[462] => Mux17.IN585
data_in[463] => Mux16.IN585
data_in[464] => Mux15.IN585
data_in[465] => Mux14.IN585
data_in[466] => Mux13.IN585
data_in[467] => Mux12.IN585
data_in[468] => Mux11.IN585
data_in[469] => Mux10.IN585
data_in[470] => Mux9.IN585
data_in[471] => Mux8.IN585
data_in[472] => Mux7.IN585
data_in[473] => Mux6.IN585
data_in[474] => Mux5.IN585
data_in[475] => Mux4.IN585
data_in[476] => Mux3.IN585
data_in[477] => Mux2.IN585
data_in[478] => Mux1.IN585
data_in[479] => Mux0.IN585
data_in[480] => Mux31.IN553
data_in[481] => Mux30.IN553
data_in[482] => Mux29.IN553
data_in[483] => Mux28.IN553
data_in[484] => Mux27.IN553
data_in[485] => Mux26.IN553
data_in[486] => Mux25.IN553
data_in[487] => Mux24.IN553
data_in[488] => Mux23.IN553
data_in[489] => Mux22.IN553
data_in[490] => Mux21.IN553
data_in[491] => Mux20.IN553
data_in[492] => Mux19.IN553
data_in[493] => Mux18.IN553
data_in[494] => Mux17.IN553
data_in[495] => Mux16.IN553
data_in[496] => Mux15.IN553
data_in[497] => Mux14.IN553
data_in[498] => Mux13.IN553
data_in[499] => Mux12.IN553
data_in[500] => Mux11.IN553
data_in[501] => Mux10.IN553
data_in[502] => Mux9.IN553
data_in[503] => Mux8.IN553
data_in[504] => Mux7.IN553
data_in[505] => Mux6.IN553
data_in[506] => Mux5.IN553
data_in[507] => Mux4.IN553
data_in[508] => Mux3.IN553
data_in[509] => Mux2.IN553
data_in[510] => Mux1.IN553
data_in[511] => Mux0.IN553
data_in[512] => Mux31.IN521
data_in[513] => Mux30.IN521
data_in[514] => Mux29.IN521
data_in[515] => Mux28.IN521
data_in[516] => Mux27.IN521
data_in[517] => Mux26.IN521
data_in[518] => Mux25.IN521
data_in[519] => Mux24.IN521
data_in[520] => Mux23.IN521
data_in[521] => Mux22.IN521
data_in[522] => Mux21.IN521
data_in[523] => Mux20.IN521
data_in[524] => Mux19.IN521
data_in[525] => Mux18.IN521
data_in[526] => Mux17.IN521
data_in[527] => Mux16.IN521
data_in[528] => Mux15.IN521
data_in[529] => Mux14.IN521
data_in[530] => Mux13.IN521
data_in[531] => Mux12.IN521
data_in[532] => Mux11.IN521
data_in[533] => Mux10.IN521
data_in[534] => Mux9.IN521
data_in[535] => Mux8.IN521
data_in[536] => Mux7.IN521
data_in[537] => Mux6.IN521
data_in[538] => Mux5.IN521
data_in[539] => Mux4.IN521
data_in[540] => Mux3.IN521
data_in[541] => Mux2.IN521
data_in[542] => Mux1.IN521
data_in[543] => Mux0.IN521
data_in[544] => Mux31.IN489
data_in[545] => Mux30.IN489
data_in[546] => Mux29.IN489
data_in[547] => Mux28.IN489
data_in[548] => Mux27.IN489
data_in[549] => Mux26.IN489
data_in[550] => Mux25.IN489
data_in[551] => Mux24.IN489
data_in[552] => Mux23.IN489
data_in[553] => Mux22.IN489
data_in[554] => Mux21.IN489
data_in[555] => Mux20.IN489
data_in[556] => Mux19.IN489
data_in[557] => Mux18.IN489
data_in[558] => Mux17.IN489
data_in[559] => Mux16.IN489
data_in[560] => Mux15.IN489
data_in[561] => Mux14.IN489
data_in[562] => Mux13.IN489
data_in[563] => Mux12.IN489
data_in[564] => Mux11.IN489
data_in[565] => Mux10.IN489
data_in[566] => Mux9.IN489
data_in[567] => Mux8.IN489
data_in[568] => Mux7.IN489
data_in[569] => Mux6.IN489
data_in[570] => Mux5.IN489
data_in[571] => Mux4.IN489
data_in[572] => Mux3.IN489
data_in[573] => Mux2.IN489
data_in[574] => Mux1.IN489
data_in[575] => Mux0.IN489
data_in[576] => Mux31.IN457
data_in[577] => Mux30.IN457
data_in[578] => Mux29.IN457
data_in[579] => Mux28.IN457
data_in[580] => Mux27.IN457
data_in[581] => Mux26.IN457
data_in[582] => Mux25.IN457
data_in[583] => Mux24.IN457
data_in[584] => Mux23.IN457
data_in[585] => Mux22.IN457
data_in[586] => Mux21.IN457
data_in[587] => Mux20.IN457
data_in[588] => Mux19.IN457
data_in[589] => Mux18.IN457
data_in[590] => Mux17.IN457
data_in[591] => Mux16.IN457
data_in[592] => Mux15.IN457
data_in[593] => Mux14.IN457
data_in[594] => Mux13.IN457
data_in[595] => Mux12.IN457
data_in[596] => Mux11.IN457
data_in[597] => Mux10.IN457
data_in[598] => Mux9.IN457
data_in[599] => Mux8.IN457
data_in[600] => Mux7.IN457
data_in[601] => Mux6.IN457
data_in[602] => Mux5.IN457
data_in[603] => Mux4.IN457
data_in[604] => Mux3.IN457
data_in[605] => Mux2.IN457
data_in[606] => Mux1.IN457
data_in[607] => Mux0.IN457
data_in[608] => Mux31.IN425
data_in[609] => Mux30.IN425
data_in[610] => Mux29.IN425
data_in[611] => Mux28.IN425
data_in[612] => Mux27.IN425
data_in[613] => Mux26.IN425
data_in[614] => Mux25.IN425
data_in[615] => Mux24.IN425
data_in[616] => Mux23.IN425
data_in[617] => Mux22.IN425
data_in[618] => Mux21.IN425
data_in[619] => Mux20.IN425
data_in[620] => Mux19.IN425
data_in[621] => Mux18.IN425
data_in[622] => Mux17.IN425
data_in[623] => Mux16.IN425
data_in[624] => Mux15.IN425
data_in[625] => Mux14.IN425
data_in[626] => Mux13.IN425
data_in[627] => Mux12.IN425
data_in[628] => Mux11.IN425
data_in[629] => Mux10.IN425
data_in[630] => Mux9.IN425
data_in[631] => Mux8.IN425
data_in[632] => Mux7.IN425
data_in[633] => Mux6.IN425
data_in[634] => Mux5.IN425
data_in[635] => Mux4.IN425
data_in[636] => Mux3.IN425
data_in[637] => Mux2.IN425
data_in[638] => Mux1.IN425
data_in[639] => Mux0.IN425
data_in[640] => Mux31.IN393
data_in[641] => Mux30.IN393
data_in[642] => Mux29.IN393
data_in[643] => Mux28.IN393
data_in[644] => Mux27.IN393
data_in[645] => Mux26.IN393
data_in[646] => Mux25.IN393
data_in[647] => Mux24.IN393
data_in[648] => Mux23.IN393
data_in[649] => Mux22.IN393
data_in[650] => Mux21.IN393
data_in[651] => Mux20.IN393
data_in[652] => Mux19.IN393
data_in[653] => Mux18.IN393
data_in[654] => Mux17.IN393
data_in[655] => Mux16.IN393
data_in[656] => Mux15.IN393
data_in[657] => Mux14.IN393
data_in[658] => Mux13.IN393
data_in[659] => Mux12.IN393
data_in[660] => Mux11.IN393
data_in[661] => Mux10.IN393
data_in[662] => Mux9.IN393
data_in[663] => Mux8.IN393
data_in[664] => Mux7.IN393
data_in[665] => Mux6.IN393
data_in[666] => Mux5.IN393
data_in[667] => Mux4.IN393
data_in[668] => Mux3.IN393
data_in[669] => Mux2.IN393
data_in[670] => Mux1.IN393
data_in[671] => Mux0.IN393
data_in[672] => Mux31.IN361
data_in[673] => Mux30.IN361
data_in[674] => Mux29.IN361
data_in[675] => Mux28.IN361
data_in[676] => Mux27.IN361
data_in[677] => Mux26.IN361
data_in[678] => Mux25.IN361
data_in[679] => Mux24.IN361
data_in[680] => Mux23.IN361
data_in[681] => Mux22.IN361
data_in[682] => Mux21.IN361
data_in[683] => Mux20.IN361
data_in[684] => Mux19.IN361
data_in[685] => Mux18.IN361
data_in[686] => Mux17.IN361
data_in[687] => Mux16.IN361
data_in[688] => Mux15.IN361
data_in[689] => Mux14.IN361
data_in[690] => Mux13.IN361
data_in[691] => Mux12.IN361
data_in[692] => Mux11.IN361
data_in[693] => Mux10.IN361
data_in[694] => Mux9.IN361
data_in[695] => Mux8.IN361
data_in[696] => Mux7.IN361
data_in[697] => Mux6.IN361
data_in[698] => Mux5.IN361
data_in[699] => Mux4.IN361
data_in[700] => Mux3.IN361
data_in[701] => Mux2.IN361
data_in[702] => Mux1.IN361
data_in[703] => Mux0.IN361
data_in[704] => Mux31.IN329
data_in[705] => Mux30.IN329
data_in[706] => Mux29.IN329
data_in[707] => Mux28.IN329
data_in[708] => Mux27.IN329
data_in[709] => Mux26.IN329
data_in[710] => Mux25.IN329
data_in[711] => Mux24.IN329
data_in[712] => Mux23.IN329
data_in[713] => Mux22.IN329
data_in[714] => Mux21.IN329
data_in[715] => Mux20.IN329
data_in[716] => Mux19.IN329
data_in[717] => Mux18.IN329
data_in[718] => Mux17.IN329
data_in[719] => Mux16.IN329
data_in[720] => Mux15.IN329
data_in[721] => Mux14.IN329
data_in[722] => Mux13.IN329
data_in[723] => Mux12.IN329
data_in[724] => Mux11.IN329
data_in[725] => Mux10.IN329
data_in[726] => Mux9.IN329
data_in[727] => Mux8.IN329
data_in[728] => Mux7.IN329
data_in[729] => Mux6.IN329
data_in[730] => Mux5.IN329
data_in[731] => Mux4.IN329
data_in[732] => Mux3.IN329
data_in[733] => Mux2.IN329
data_in[734] => Mux1.IN329
data_in[735] => Mux0.IN329
data_in[736] => Mux31.IN297
data_in[737] => Mux30.IN297
data_in[738] => Mux29.IN297
data_in[739] => Mux28.IN297
data_in[740] => Mux27.IN297
data_in[741] => Mux26.IN297
data_in[742] => Mux25.IN297
data_in[743] => Mux24.IN297
data_in[744] => Mux23.IN297
data_in[745] => Mux22.IN297
data_in[746] => Mux21.IN297
data_in[747] => Mux20.IN297
data_in[748] => Mux19.IN297
data_in[749] => Mux18.IN297
data_in[750] => Mux17.IN297
data_in[751] => Mux16.IN297
data_in[752] => Mux15.IN297
data_in[753] => Mux14.IN297
data_in[754] => Mux13.IN297
data_in[755] => Mux12.IN297
data_in[756] => Mux11.IN297
data_in[757] => Mux10.IN297
data_in[758] => Mux9.IN297
data_in[759] => Mux8.IN297
data_in[760] => Mux7.IN297
data_in[761] => Mux6.IN297
data_in[762] => Mux5.IN297
data_in[763] => Mux4.IN297
data_in[764] => Mux3.IN297
data_in[765] => Mux2.IN297
data_in[766] => Mux1.IN297
data_in[767] => Mux0.IN297
data_in[768] => Mux31.IN265
data_in[769] => Mux30.IN265
data_in[770] => Mux29.IN265
data_in[771] => Mux28.IN265
data_in[772] => Mux27.IN265
data_in[773] => Mux26.IN265
data_in[774] => Mux25.IN265
data_in[775] => Mux24.IN265
data_in[776] => Mux23.IN265
data_in[777] => Mux22.IN265
data_in[778] => Mux21.IN265
data_in[779] => Mux20.IN265
data_in[780] => Mux19.IN265
data_in[781] => Mux18.IN265
data_in[782] => Mux17.IN265
data_in[783] => Mux16.IN265
data_in[784] => Mux15.IN265
data_in[785] => Mux14.IN265
data_in[786] => Mux13.IN265
data_in[787] => Mux12.IN265
data_in[788] => Mux11.IN265
data_in[789] => Mux10.IN265
data_in[790] => Mux9.IN265
data_in[791] => Mux8.IN265
data_in[792] => Mux7.IN265
data_in[793] => Mux6.IN265
data_in[794] => Mux5.IN265
data_in[795] => Mux4.IN265
data_in[796] => Mux3.IN265
data_in[797] => Mux2.IN265
data_in[798] => Mux1.IN265
data_in[799] => Mux0.IN265
data_in[800] => Mux31.IN233
data_in[801] => Mux30.IN233
data_in[802] => Mux29.IN233
data_in[803] => Mux28.IN233
data_in[804] => Mux27.IN233
data_in[805] => Mux26.IN233
data_in[806] => Mux25.IN233
data_in[807] => Mux24.IN233
data_in[808] => Mux23.IN233
data_in[809] => Mux22.IN233
data_in[810] => Mux21.IN233
data_in[811] => Mux20.IN233
data_in[812] => Mux19.IN233
data_in[813] => Mux18.IN233
data_in[814] => Mux17.IN233
data_in[815] => Mux16.IN233
data_in[816] => Mux15.IN233
data_in[817] => Mux14.IN233
data_in[818] => Mux13.IN233
data_in[819] => Mux12.IN233
data_in[820] => Mux11.IN233
data_in[821] => Mux10.IN233
data_in[822] => Mux9.IN233
data_in[823] => Mux8.IN233
data_in[824] => Mux7.IN233
data_in[825] => Mux6.IN233
data_in[826] => Mux5.IN233
data_in[827] => Mux4.IN233
data_in[828] => Mux3.IN233
data_in[829] => Mux2.IN233
data_in[830] => Mux1.IN233
data_in[831] => Mux0.IN233
data_in[832] => Mux31.IN201
data_in[833] => Mux30.IN201
data_in[834] => Mux29.IN201
data_in[835] => Mux28.IN201
data_in[836] => Mux27.IN201
data_in[837] => Mux26.IN201
data_in[838] => Mux25.IN201
data_in[839] => Mux24.IN201
data_in[840] => Mux23.IN201
data_in[841] => Mux22.IN201
data_in[842] => Mux21.IN201
data_in[843] => Mux20.IN201
data_in[844] => Mux19.IN201
data_in[845] => Mux18.IN201
data_in[846] => Mux17.IN201
data_in[847] => Mux16.IN201
data_in[848] => Mux15.IN201
data_in[849] => Mux14.IN201
data_in[850] => Mux13.IN201
data_in[851] => Mux12.IN201
data_in[852] => Mux11.IN201
data_in[853] => Mux10.IN201
data_in[854] => Mux9.IN201
data_in[855] => Mux8.IN201
data_in[856] => Mux7.IN201
data_in[857] => Mux6.IN201
data_in[858] => Mux5.IN201
data_in[859] => Mux4.IN201
data_in[860] => Mux3.IN201
data_in[861] => Mux2.IN201
data_in[862] => Mux1.IN201
data_in[863] => Mux0.IN201
data_in[864] => Mux31.IN169
data_in[865] => Mux30.IN169
data_in[866] => Mux29.IN169
data_in[867] => Mux28.IN169
data_in[868] => Mux27.IN169
data_in[869] => Mux26.IN169
data_in[870] => Mux25.IN169
data_in[871] => Mux24.IN169
data_in[872] => Mux23.IN169
data_in[873] => Mux22.IN169
data_in[874] => Mux21.IN169
data_in[875] => Mux20.IN169
data_in[876] => Mux19.IN169
data_in[877] => Mux18.IN169
data_in[878] => Mux17.IN169
data_in[879] => Mux16.IN169
data_in[880] => Mux15.IN169
data_in[881] => Mux14.IN169
data_in[882] => Mux13.IN169
data_in[883] => Mux12.IN169
data_in[884] => Mux11.IN169
data_in[885] => Mux10.IN169
data_in[886] => Mux9.IN169
data_in[887] => Mux8.IN169
data_in[888] => Mux7.IN169
data_in[889] => Mux6.IN169
data_in[890] => Mux5.IN169
data_in[891] => Mux4.IN169
data_in[892] => Mux3.IN169
data_in[893] => Mux2.IN169
data_in[894] => Mux1.IN169
data_in[895] => Mux0.IN169
data_in[896] => Mux31.IN137
data_in[897] => Mux30.IN137
data_in[898] => Mux29.IN137
data_in[899] => Mux28.IN137
data_in[900] => Mux27.IN137
data_in[901] => Mux26.IN137
data_in[902] => Mux25.IN137
data_in[903] => Mux24.IN137
data_in[904] => Mux23.IN137
data_in[905] => Mux22.IN137
data_in[906] => Mux21.IN137
data_in[907] => Mux20.IN137
data_in[908] => Mux19.IN137
data_in[909] => Mux18.IN137
data_in[910] => Mux17.IN137
data_in[911] => Mux16.IN137
data_in[912] => Mux15.IN137
data_in[913] => Mux14.IN137
data_in[914] => Mux13.IN137
data_in[915] => Mux12.IN137
data_in[916] => Mux11.IN137
data_in[917] => Mux10.IN137
data_in[918] => Mux9.IN137
data_in[919] => Mux8.IN137
data_in[920] => Mux7.IN137
data_in[921] => Mux6.IN137
data_in[922] => Mux5.IN137
data_in[923] => Mux4.IN137
data_in[924] => Mux3.IN137
data_in[925] => Mux2.IN137
data_in[926] => Mux1.IN137
data_in[927] => Mux0.IN137
data_in[928] => Mux31.IN105
data_in[929] => Mux30.IN105
data_in[930] => Mux29.IN105
data_in[931] => Mux28.IN105
data_in[932] => Mux27.IN105
data_in[933] => Mux26.IN105
data_in[934] => Mux25.IN105
data_in[935] => Mux24.IN105
data_in[936] => Mux23.IN105
data_in[937] => Mux22.IN105
data_in[938] => Mux21.IN105
data_in[939] => Mux20.IN105
data_in[940] => Mux19.IN105
data_in[941] => Mux18.IN105
data_in[942] => Mux17.IN105
data_in[943] => Mux16.IN105
data_in[944] => Mux15.IN105
data_in[945] => Mux14.IN105
data_in[946] => Mux13.IN105
data_in[947] => Mux12.IN105
data_in[948] => Mux11.IN105
data_in[949] => Mux10.IN105
data_in[950] => Mux9.IN105
data_in[951] => Mux8.IN105
data_in[952] => Mux7.IN105
data_in[953] => Mux6.IN105
data_in[954] => Mux5.IN105
data_in[955] => Mux4.IN105
data_in[956] => Mux3.IN105
data_in[957] => Mux2.IN105
data_in[958] => Mux1.IN105
data_in[959] => Mux0.IN105
data_in[960] => Mux31.IN73
data_in[961] => Mux30.IN73
data_in[962] => Mux29.IN73
data_in[963] => Mux28.IN73
data_in[964] => Mux27.IN73
data_in[965] => Mux26.IN73
data_in[966] => Mux25.IN73
data_in[967] => Mux24.IN73
data_in[968] => Mux23.IN73
data_in[969] => Mux22.IN73
data_in[970] => Mux21.IN73
data_in[971] => Mux20.IN73
data_in[972] => Mux19.IN73
data_in[973] => Mux18.IN73
data_in[974] => Mux17.IN73
data_in[975] => Mux16.IN73
data_in[976] => Mux15.IN73
data_in[977] => Mux14.IN73
data_in[978] => Mux13.IN73
data_in[979] => Mux12.IN73
data_in[980] => Mux11.IN73
data_in[981] => Mux10.IN73
data_in[982] => Mux9.IN73
data_in[983] => Mux8.IN73
data_in[984] => Mux7.IN73
data_in[985] => Mux6.IN73
data_in[986] => Mux5.IN73
data_in[987] => Mux4.IN73
data_in[988] => Mux3.IN73
data_in[989] => Mux2.IN73
data_in[990] => Mux1.IN73
data_in[991] => Mux0.IN73
data_in[992] => Mux31.IN41
data_in[993] => Mux30.IN41
data_in[994] => Mux29.IN41
data_in[995] => Mux28.IN41
data_in[996] => Mux27.IN41
data_in[997] => Mux26.IN41
data_in[998] => Mux25.IN41
data_in[999] => Mux24.IN41
data_in[1000] => Mux23.IN41
data_in[1001] => Mux22.IN41
data_in[1002] => Mux21.IN41
data_in[1003] => Mux20.IN41
data_in[1004] => Mux19.IN41
data_in[1005] => Mux18.IN41
data_in[1006] => Mux17.IN41
data_in[1007] => Mux16.IN41
data_in[1008] => Mux15.IN41
data_in[1009] => Mux14.IN41
data_in[1010] => Mux13.IN41
data_in[1011] => Mux12.IN41
data_in[1012] => Mux11.IN41
data_in[1013] => Mux10.IN41
data_in[1014] => Mux9.IN41
data_in[1015] => Mux8.IN41
data_in[1016] => Mux7.IN41
data_in[1017] => Mux6.IN41
data_in[1018] => Mux5.IN41
data_in[1019] => Mux4.IN41
data_in[1020] => Mux3.IN41
data_in[1021] => Mux2.IN41
data_in[1022] => Mux1.IN41
data_in[1023] => Mux0.IN41
sel[0] => Add0.IN10
sel[1] => Add0.IN9
sel[2] => Add0.IN8
sel[3] => Add0.IN7
sel[4] => Add0.IN6
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|regfile:u_regfile|mux32_1:MUXB
data_in[0] => Mux31.IN1033
data_in[1] => Mux30.IN1033
data_in[2] => Mux29.IN1033
data_in[3] => Mux28.IN1033
data_in[4] => Mux27.IN1033
data_in[5] => Mux26.IN1033
data_in[6] => Mux25.IN1033
data_in[7] => Mux24.IN1033
data_in[8] => Mux23.IN1033
data_in[9] => Mux22.IN1033
data_in[10] => Mux21.IN1033
data_in[11] => Mux20.IN1033
data_in[12] => Mux19.IN1033
data_in[13] => Mux18.IN1033
data_in[14] => Mux17.IN1033
data_in[15] => Mux16.IN1033
data_in[16] => Mux15.IN1033
data_in[17] => Mux14.IN1033
data_in[18] => Mux13.IN1033
data_in[19] => Mux12.IN1033
data_in[20] => Mux11.IN1033
data_in[21] => Mux10.IN1033
data_in[22] => Mux9.IN1033
data_in[23] => Mux8.IN1033
data_in[24] => Mux7.IN1033
data_in[25] => Mux6.IN1033
data_in[26] => Mux5.IN1033
data_in[27] => Mux4.IN1033
data_in[28] => Mux3.IN1033
data_in[29] => Mux2.IN1033
data_in[30] => Mux1.IN1033
data_in[31] => Mux0.IN1033
data_in[32] => Mux31.IN1001
data_in[33] => Mux30.IN1001
data_in[34] => Mux29.IN1001
data_in[35] => Mux28.IN1001
data_in[36] => Mux27.IN1001
data_in[37] => Mux26.IN1001
data_in[38] => Mux25.IN1001
data_in[39] => Mux24.IN1001
data_in[40] => Mux23.IN1001
data_in[41] => Mux22.IN1001
data_in[42] => Mux21.IN1001
data_in[43] => Mux20.IN1001
data_in[44] => Mux19.IN1001
data_in[45] => Mux18.IN1001
data_in[46] => Mux17.IN1001
data_in[47] => Mux16.IN1001
data_in[48] => Mux15.IN1001
data_in[49] => Mux14.IN1001
data_in[50] => Mux13.IN1001
data_in[51] => Mux12.IN1001
data_in[52] => Mux11.IN1001
data_in[53] => Mux10.IN1001
data_in[54] => Mux9.IN1001
data_in[55] => Mux8.IN1001
data_in[56] => Mux7.IN1001
data_in[57] => Mux6.IN1001
data_in[58] => Mux5.IN1001
data_in[59] => Mux4.IN1001
data_in[60] => Mux3.IN1001
data_in[61] => Mux2.IN1001
data_in[62] => Mux1.IN1001
data_in[63] => Mux0.IN1001
data_in[64] => Mux31.IN969
data_in[65] => Mux30.IN969
data_in[66] => Mux29.IN969
data_in[67] => Mux28.IN969
data_in[68] => Mux27.IN969
data_in[69] => Mux26.IN969
data_in[70] => Mux25.IN969
data_in[71] => Mux24.IN969
data_in[72] => Mux23.IN969
data_in[73] => Mux22.IN969
data_in[74] => Mux21.IN969
data_in[75] => Mux20.IN969
data_in[76] => Mux19.IN969
data_in[77] => Mux18.IN969
data_in[78] => Mux17.IN969
data_in[79] => Mux16.IN969
data_in[80] => Mux15.IN969
data_in[81] => Mux14.IN969
data_in[82] => Mux13.IN969
data_in[83] => Mux12.IN969
data_in[84] => Mux11.IN969
data_in[85] => Mux10.IN969
data_in[86] => Mux9.IN969
data_in[87] => Mux8.IN969
data_in[88] => Mux7.IN969
data_in[89] => Mux6.IN969
data_in[90] => Mux5.IN969
data_in[91] => Mux4.IN969
data_in[92] => Mux3.IN969
data_in[93] => Mux2.IN969
data_in[94] => Mux1.IN969
data_in[95] => Mux0.IN969
data_in[96] => Mux31.IN937
data_in[97] => Mux30.IN937
data_in[98] => Mux29.IN937
data_in[99] => Mux28.IN937
data_in[100] => Mux27.IN937
data_in[101] => Mux26.IN937
data_in[102] => Mux25.IN937
data_in[103] => Mux24.IN937
data_in[104] => Mux23.IN937
data_in[105] => Mux22.IN937
data_in[106] => Mux21.IN937
data_in[107] => Mux20.IN937
data_in[108] => Mux19.IN937
data_in[109] => Mux18.IN937
data_in[110] => Mux17.IN937
data_in[111] => Mux16.IN937
data_in[112] => Mux15.IN937
data_in[113] => Mux14.IN937
data_in[114] => Mux13.IN937
data_in[115] => Mux12.IN937
data_in[116] => Mux11.IN937
data_in[117] => Mux10.IN937
data_in[118] => Mux9.IN937
data_in[119] => Mux8.IN937
data_in[120] => Mux7.IN937
data_in[121] => Mux6.IN937
data_in[122] => Mux5.IN937
data_in[123] => Mux4.IN937
data_in[124] => Mux3.IN937
data_in[125] => Mux2.IN937
data_in[126] => Mux1.IN937
data_in[127] => Mux0.IN937
data_in[128] => Mux31.IN905
data_in[129] => Mux30.IN905
data_in[130] => Mux29.IN905
data_in[131] => Mux28.IN905
data_in[132] => Mux27.IN905
data_in[133] => Mux26.IN905
data_in[134] => Mux25.IN905
data_in[135] => Mux24.IN905
data_in[136] => Mux23.IN905
data_in[137] => Mux22.IN905
data_in[138] => Mux21.IN905
data_in[139] => Mux20.IN905
data_in[140] => Mux19.IN905
data_in[141] => Mux18.IN905
data_in[142] => Mux17.IN905
data_in[143] => Mux16.IN905
data_in[144] => Mux15.IN905
data_in[145] => Mux14.IN905
data_in[146] => Mux13.IN905
data_in[147] => Mux12.IN905
data_in[148] => Mux11.IN905
data_in[149] => Mux10.IN905
data_in[150] => Mux9.IN905
data_in[151] => Mux8.IN905
data_in[152] => Mux7.IN905
data_in[153] => Mux6.IN905
data_in[154] => Mux5.IN905
data_in[155] => Mux4.IN905
data_in[156] => Mux3.IN905
data_in[157] => Mux2.IN905
data_in[158] => Mux1.IN905
data_in[159] => Mux0.IN905
data_in[160] => Mux31.IN873
data_in[161] => Mux30.IN873
data_in[162] => Mux29.IN873
data_in[163] => Mux28.IN873
data_in[164] => Mux27.IN873
data_in[165] => Mux26.IN873
data_in[166] => Mux25.IN873
data_in[167] => Mux24.IN873
data_in[168] => Mux23.IN873
data_in[169] => Mux22.IN873
data_in[170] => Mux21.IN873
data_in[171] => Mux20.IN873
data_in[172] => Mux19.IN873
data_in[173] => Mux18.IN873
data_in[174] => Mux17.IN873
data_in[175] => Mux16.IN873
data_in[176] => Mux15.IN873
data_in[177] => Mux14.IN873
data_in[178] => Mux13.IN873
data_in[179] => Mux12.IN873
data_in[180] => Mux11.IN873
data_in[181] => Mux10.IN873
data_in[182] => Mux9.IN873
data_in[183] => Mux8.IN873
data_in[184] => Mux7.IN873
data_in[185] => Mux6.IN873
data_in[186] => Mux5.IN873
data_in[187] => Mux4.IN873
data_in[188] => Mux3.IN873
data_in[189] => Mux2.IN873
data_in[190] => Mux1.IN873
data_in[191] => Mux0.IN873
data_in[192] => Mux31.IN841
data_in[193] => Mux30.IN841
data_in[194] => Mux29.IN841
data_in[195] => Mux28.IN841
data_in[196] => Mux27.IN841
data_in[197] => Mux26.IN841
data_in[198] => Mux25.IN841
data_in[199] => Mux24.IN841
data_in[200] => Mux23.IN841
data_in[201] => Mux22.IN841
data_in[202] => Mux21.IN841
data_in[203] => Mux20.IN841
data_in[204] => Mux19.IN841
data_in[205] => Mux18.IN841
data_in[206] => Mux17.IN841
data_in[207] => Mux16.IN841
data_in[208] => Mux15.IN841
data_in[209] => Mux14.IN841
data_in[210] => Mux13.IN841
data_in[211] => Mux12.IN841
data_in[212] => Mux11.IN841
data_in[213] => Mux10.IN841
data_in[214] => Mux9.IN841
data_in[215] => Mux8.IN841
data_in[216] => Mux7.IN841
data_in[217] => Mux6.IN841
data_in[218] => Mux5.IN841
data_in[219] => Mux4.IN841
data_in[220] => Mux3.IN841
data_in[221] => Mux2.IN841
data_in[222] => Mux1.IN841
data_in[223] => Mux0.IN841
data_in[224] => Mux31.IN809
data_in[225] => Mux30.IN809
data_in[226] => Mux29.IN809
data_in[227] => Mux28.IN809
data_in[228] => Mux27.IN809
data_in[229] => Mux26.IN809
data_in[230] => Mux25.IN809
data_in[231] => Mux24.IN809
data_in[232] => Mux23.IN809
data_in[233] => Mux22.IN809
data_in[234] => Mux21.IN809
data_in[235] => Mux20.IN809
data_in[236] => Mux19.IN809
data_in[237] => Mux18.IN809
data_in[238] => Mux17.IN809
data_in[239] => Mux16.IN809
data_in[240] => Mux15.IN809
data_in[241] => Mux14.IN809
data_in[242] => Mux13.IN809
data_in[243] => Mux12.IN809
data_in[244] => Mux11.IN809
data_in[245] => Mux10.IN809
data_in[246] => Mux9.IN809
data_in[247] => Mux8.IN809
data_in[248] => Mux7.IN809
data_in[249] => Mux6.IN809
data_in[250] => Mux5.IN809
data_in[251] => Mux4.IN809
data_in[252] => Mux3.IN809
data_in[253] => Mux2.IN809
data_in[254] => Mux1.IN809
data_in[255] => Mux0.IN809
data_in[256] => Mux31.IN777
data_in[257] => Mux30.IN777
data_in[258] => Mux29.IN777
data_in[259] => Mux28.IN777
data_in[260] => Mux27.IN777
data_in[261] => Mux26.IN777
data_in[262] => Mux25.IN777
data_in[263] => Mux24.IN777
data_in[264] => Mux23.IN777
data_in[265] => Mux22.IN777
data_in[266] => Mux21.IN777
data_in[267] => Mux20.IN777
data_in[268] => Mux19.IN777
data_in[269] => Mux18.IN777
data_in[270] => Mux17.IN777
data_in[271] => Mux16.IN777
data_in[272] => Mux15.IN777
data_in[273] => Mux14.IN777
data_in[274] => Mux13.IN777
data_in[275] => Mux12.IN777
data_in[276] => Mux11.IN777
data_in[277] => Mux10.IN777
data_in[278] => Mux9.IN777
data_in[279] => Mux8.IN777
data_in[280] => Mux7.IN777
data_in[281] => Mux6.IN777
data_in[282] => Mux5.IN777
data_in[283] => Mux4.IN777
data_in[284] => Mux3.IN777
data_in[285] => Mux2.IN777
data_in[286] => Mux1.IN777
data_in[287] => Mux0.IN777
data_in[288] => Mux31.IN745
data_in[289] => Mux30.IN745
data_in[290] => Mux29.IN745
data_in[291] => Mux28.IN745
data_in[292] => Mux27.IN745
data_in[293] => Mux26.IN745
data_in[294] => Mux25.IN745
data_in[295] => Mux24.IN745
data_in[296] => Mux23.IN745
data_in[297] => Mux22.IN745
data_in[298] => Mux21.IN745
data_in[299] => Mux20.IN745
data_in[300] => Mux19.IN745
data_in[301] => Mux18.IN745
data_in[302] => Mux17.IN745
data_in[303] => Mux16.IN745
data_in[304] => Mux15.IN745
data_in[305] => Mux14.IN745
data_in[306] => Mux13.IN745
data_in[307] => Mux12.IN745
data_in[308] => Mux11.IN745
data_in[309] => Mux10.IN745
data_in[310] => Mux9.IN745
data_in[311] => Mux8.IN745
data_in[312] => Mux7.IN745
data_in[313] => Mux6.IN745
data_in[314] => Mux5.IN745
data_in[315] => Mux4.IN745
data_in[316] => Mux3.IN745
data_in[317] => Mux2.IN745
data_in[318] => Mux1.IN745
data_in[319] => Mux0.IN745
data_in[320] => Mux31.IN713
data_in[321] => Mux30.IN713
data_in[322] => Mux29.IN713
data_in[323] => Mux28.IN713
data_in[324] => Mux27.IN713
data_in[325] => Mux26.IN713
data_in[326] => Mux25.IN713
data_in[327] => Mux24.IN713
data_in[328] => Mux23.IN713
data_in[329] => Mux22.IN713
data_in[330] => Mux21.IN713
data_in[331] => Mux20.IN713
data_in[332] => Mux19.IN713
data_in[333] => Mux18.IN713
data_in[334] => Mux17.IN713
data_in[335] => Mux16.IN713
data_in[336] => Mux15.IN713
data_in[337] => Mux14.IN713
data_in[338] => Mux13.IN713
data_in[339] => Mux12.IN713
data_in[340] => Mux11.IN713
data_in[341] => Mux10.IN713
data_in[342] => Mux9.IN713
data_in[343] => Mux8.IN713
data_in[344] => Mux7.IN713
data_in[345] => Mux6.IN713
data_in[346] => Mux5.IN713
data_in[347] => Mux4.IN713
data_in[348] => Mux3.IN713
data_in[349] => Mux2.IN713
data_in[350] => Mux1.IN713
data_in[351] => Mux0.IN713
data_in[352] => Mux31.IN681
data_in[353] => Mux30.IN681
data_in[354] => Mux29.IN681
data_in[355] => Mux28.IN681
data_in[356] => Mux27.IN681
data_in[357] => Mux26.IN681
data_in[358] => Mux25.IN681
data_in[359] => Mux24.IN681
data_in[360] => Mux23.IN681
data_in[361] => Mux22.IN681
data_in[362] => Mux21.IN681
data_in[363] => Mux20.IN681
data_in[364] => Mux19.IN681
data_in[365] => Mux18.IN681
data_in[366] => Mux17.IN681
data_in[367] => Mux16.IN681
data_in[368] => Mux15.IN681
data_in[369] => Mux14.IN681
data_in[370] => Mux13.IN681
data_in[371] => Mux12.IN681
data_in[372] => Mux11.IN681
data_in[373] => Mux10.IN681
data_in[374] => Mux9.IN681
data_in[375] => Mux8.IN681
data_in[376] => Mux7.IN681
data_in[377] => Mux6.IN681
data_in[378] => Mux5.IN681
data_in[379] => Mux4.IN681
data_in[380] => Mux3.IN681
data_in[381] => Mux2.IN681
data_in[382] => Mux1.IN681
data_in[383] => Mux0.IN681
data_in[384] => Mux31.IN649
data_in[385] => Mux30.IN649
data_in[386] => Mux29.IN649
data_in[387] => Mux28.IN649
data_in[388] => Mux27.IN649
data_in[389] => Mux26.IN649
data_in[390] => Mux25.IN649
data_in[391] => Mux24.IN649
data_in[392] => Mux23.IN649
data_in[393] => Mux22.IN649
data_in[394] => Mux21.IN649
data_in[395] => Mux20.IN649
data_in[396] => Mux19.IN649
data_in[397] => Mux18.IN649
data_in[398] => Mux17.IN649
data_in[399] => Mux16.IN649
data_in[400] => Mux15.IN649
data_in[401] => Mux14.IN649
data_in[402] => Mux13.IN649
data_in[403] => Mux12.IN649
data_in[404] => Mux11.IN649
data_in[405] => Mux10.IN649
data_in[406] => Mux9.IN649
data_in[407] => Mux8.IN649
data_in[408] => Mux7.IN649
data_in[409] => Mux6.IN649
data_in[410] => Mux5.IN649
data_in[411] => Mux4.IN649
data_in[412] => Mux3.IN649
data_in[413] => Mux2.IN649
data_in[414] => Mux1.IN649
data_in[415] => Mux0.IN649
data_in[416] => Mux31.IN617
data_in[417] => Mux30.IN617
data_in[418] => Mux29.IN617
data_in[419] => Mux28.IN617
data_in[420] => Mux27.IN617
data_in[421] => Mux26.IN617
data_in[422] => Mux25.IN617
data_in[423] => Mux24.IN617
data_in[424] => Mux23.IN617
data_in[425] => Mux22.IN617
data_in[426] => Mux21.IN617
data_in[427] => Mux20.IN617
data_in[428] => Mux19.IN617
data_in[429] => Mux18.IN617
data_in[430] => Mux17.IN617
data_in[431] => Mux16.IN617
data_in[432] => Mux15.IN617
data_in[433] => Mux14.IN617
data_in[434] => Mux13.IN617
data_in[435] => Mux12.IN617
data_in[436] => Mux11.IN617
data_in[437] => Mux10.IN617
data_in[438] => Mux9.IN617
data_in[439] => Mux8.IN617
data_in[440] => Mux7.IN617
data_in[441] => Mux6.IN617
data_in[442] => Mux5.IN617
data_in[443] => Mux4.IN617
data_in[444] => Mux3.IN617
data_in[445] => Mux2.IN617
data_in[446] => Mux1.IN617
data_in[447] => Mux0.IN617
data_in[448] => Mux31.IN585
data_in[449] => Mux30.IN585
data_in[450] => Mux29.IN585
data_in[451] => Mux28.IN585
data_in[452] => Mux27.IN585
data_in[453] => Mux26.IN585
data_in[454] => Mux25.IN585
data_in[455] => Mux24.IN585
data_in[456] => Mux23.IN585
data_in[457] => Mux22.IN585
data_in[458] => Mux21.IN585
data_in[459] => Mux20.IN585
data_in[460] => Mux19.IN585
data_in[461] => Mux18.IN585
data_in[462] => Mux17.IN585
data_in[463] => Mux16.IN585
data_in[464] => Mux15.IN585
data_in[465] => Mux14.IN585
data_in[466] => Mux13.IN585
data_in[467] => Mux12.IN585
data_in[468] => Mux11.IN585
data_in[469] => Mux10.IN585
data_in[470] => Mux9.IN585
data_in[471] => Mux8.IN585
data_in[472] => Mux7.IN585
data_in[473] => Mux6.IN585
data_in[474] => Mux5.IN585
data_in[475] => Mux4.IN585
data_in[476] => Mux3.IN585
data_in[477] => Mux2.IN585
data_in[478] => Mux1.IN585
data_in[479] => Mux0.IN585
data_in[480] => Mux31.IN553
data_in[481] => Mux30.IN553
data_in[482] => Mux29.IN553
data_in[483] => Mux28.IN553
data_in[484] => Mux27.IN553
data_in[485] => Mux26.IN553
data_in[486] => Mux25.IN553
data_in[487] => Mux24.IN553
data_in[488] => Mux23.IN553
data_in[489] => Mux22.IN553
data_in[490] => Mux21.IN553
data_in[491] => Mux20.IN553
data_in[492] => Mux19.IN553
data_in[493] => Mux18.IN553
data_in[494] => Mux17.IN553
data_in[495] => Mux16.IN553
data_in[496] => Mux15.IN553
data_in[497] => Mux14.IN553
data_in[498] => Mux13.IN553
data_in[499] => Mux12.IN553
data_in[500] => Mux11.IN553
data_in[501] => Mux10.IN553
data_in[502] => Mux9.IN553
data_in[503] => Mux8.IN553
data_in[504] => Mux7.IN553
data_in[505] => Mux6.IN553
data_in[506] => Mux5.IN553
data_in[507] => Mux4.IN553
data_in[508] => Mux3.IN553
data_in[509] => Mux2.IN553
data_in[510] => Mux1.IN553
data_in[511] => Mux0.IN553
data_in[512] => Mux31.IN521
data_in[513] => Mux30.IN521
data_in[514] => Mux29.IN521
data_in[515] => Mux28.IN521
data_in[516] => Mux27.IN521
data_in[517] => Mux26.IN521
data_in[518] => Mux25.IN521
data_in[519] => Mux24.IN521
data_in[520] => Mux23.IN521
data_in[521] => Mux22.IN521
data_in[522] => Mux21.IN521
data_in[523] => Mux20.IN521
data_in[524] => Mux19.IN521
data_in[525] => Mux18.IN521
data_in[526] => Mux17.IN521
data_in[527] => Mux16.IN521
data_in[528] => Mux15.IN521
data_in[529] => Mux14.IN521
data_in[530] => Mux13.IN521
data_in[531] => Mux12.IN521
data_in[532] => Mux11.IN521
data_in[533] => Mux10.IN521
data_in[534] => Mux9.IN521
data_in[535] => Mux8.IN521
data_in[536] => Mux7.IN521
data_in[537] => Mux6.IN521
data_in[538] => Mux5.IN521
data_in[539] => Mux4.IN521
data_in[540] => Mux3.IN521
data_in[541] => Mux2.IN521
data_in[542] => Mux1.IN521
data_in[543] => Mux0.IN521
data_in[544] => Mux31.IN489
data_in[545] => Mux30.IN489
data_in[546] => Mux29.IN489
data_in[547] => Mux28.IN489
data_in[548] => Mux27.IN489
data_in[549] => Mux26.IN489
data_in[550] => Mux25.IN489
data_in[551] => Mux24.IN489
data_in[552] => Mux23.IN489
data_in[553] => Mux22.IN489
data_in[554] => Mux21.IN489
data_in[555] => Mux20.IN489
data_in[556] => Mux19.IN489
data_in[557] => Mux18.IN489
data_in[558] => Mux17.IN489
data_in[559] => Mux16.IN489
data_in[560] => Mux15.IN489
data_in[561] => Mux14.IN489
data_in[562] => Mux13.IN489
data_in[563] => Mux12.IN489
data_in[564] => Mux11.IN489
data_in[565] => Mux10.IN489
data_in[566] => Mux9.IN489
data_in[567] => Mux8.IN489
data_in[568] => Mux7.IN489
data_in[569] => Mux6.IN489
data_in[570] => Mux5.IN489
data_in[571] => Mux4.IN489
data_in[572] => Mux3.IN489
data_in[573] => Mux2.IN489
data_in[574] => Mux1.IN489
data_in[575] => Mux0.IN489
data_in[576] => Mux31.IN457
data_in[577] => Mux30.IN457
data_in[578] => Mux29.IN457
data_in[579] => Mux28.IN457
data_in[580] => Mux27.IN457
data_in[581] => Mux26.IN457
data_in[582] => Mux25.IN457
data_in[583] => Mux24.IN457
data_in[584] => Mux23.IN457
data_in[585] => Mux22.IN457
data_in[586] => Mux21.IN457
data_in[587] => Mux20.IN457
data_in[588] => Mux19.IN457
data_in[589] => Mux18.IN457
data_in[590] => Mux17.IN457
data_in[591] => Mux16.IN457
data_in[592] => Mux15.IN457
data_in[593] => Mux14.IN457
data_in[594] => Mux13.IN457
data_in[595] => Mux12.IN457
data_in[596] => Mux11.IN457
data_in[597] => Mux10.IN457
data_in[598] => Mux9.IN457
data_in[599] => Mux8.IN457
data_in[600] => Mux7.IN457
data_in[601] => Mux6.IN457
data_in[602] => Mux5.IN457
data_in[603] => Mux4.IN457
data_in[604] => Mux3.IN457
data_in[605] => Mux2.IN457
data_in[606] => Mux1.IN457
data_in[607] => Mux0.IN457
data_in[608] => Mux31.IN425
data_in[609] => Mux30.IN425
data_in[610] => Mux29.IN425
data_in[611] => Mux28.IN425
data_in[612] => Mux27.IN425
data_in[613] => Mux26.IN425
data_in[614] => Mux25.IN425
data_in[615] => Mux24.IN425
data_in[616] => Mux23.IN425
data_in[617] => Mux22.IN425
data_in[618] => Mux21.IN425
data_in[619] => Mux20.IN425
data_in[620] => Mux19.IN425
data_in[621] => Mux18.IN425
data_in[622] => Mux17.IN425
data_in[623] => Mux16.IN425
data_in[624] => Mux15.IN425
data_in[625] => Mux14.IN425
data_in[626] => Mux13.IN425
data_in[627] => Mux12.IN425
data_in[628] => Mux11.IN425
data_in[629] => Mux10.IN425
data_in[630] => Mux9.IN425
data_in[631] => Mux8.IN425
data_in[632] => Mux7.IN425
data_in[633] => Mux6.IN425
data_in[634] => Mux5.IN425
data_in[635] => Mux4.IN425
data_in[636] => Mux3.IN425
data_in[637] => Mux2.IN425
data_in[638] => Mux1.IN425
data_in[639] => Mux0.IN425
data_in[640] => Mux31.IN393
data_in[641] => Mux30.IN393
data_in[642] => Mux29.IN393
data_in[643] => Mux28.IN393
data_in[644] => Mux27.IN393
data_in[645] => Mux26.IN393
data_in[646] => Mux25.IN393
data_in[647] => Mux24.IN393
data_in[648] => Mux23.IN393
data_in[649] => Mux22.IN393
data_in[650] => Mux21.IN393
data_in[651] => Mux20.IN393
data_in[652] => Mux19.IN393
data_in[653] => Mux18.IN393
data_in[654] => Mux17.IN393
data_in[655] => Mux16.IN393
data_in[656] => Mux15.IN393
data_in[657] => Mux14.IN393
data_in[658] => Mux13.IN393
data_in[659] => Mux12.IN393
data_in[660] => Mux11.IN393
data_in[661] => Mux10.IN393
data_in[662] => Mux9.IN393
data_in[663] => Mux8.IN393
data_in[664] => Mux7.IN393
data_in[665] => Mux6.IN393
data_in[666] => Mux5.IN393
data_in[667] => Mux4.IN393
data_in[668] => Mux3.IN393
data_in[669] => Mux2.IN393
data_in[670] => Mux1.IN393
data_in[671] => Mux0.IN393
data_in[672] => Mux31.IN361
data_in[673] => Mux30.IN361
data_in[674] => Mux29.IN361
data_in[675] => Mux28.IN361
data_in[676] => Mux27.IN361
data_in[677] => Mux26.IN361
data_in[678] => Mux25.IN361
data_in[679] => Mux24.IN361
data_in[680] => Mux23.IN361
data_in[681] => Mux22.IN361
data_in[682] => Mux21.IN361
data_in[683] => Mux20.IN361
data_in[684] => Mux19.IN361
data_in[685] => Mux18.IN361
data_in[686] => Mux17.IN361
data_in[687] => Mux16.IN361
data_in[688] => Mux15.IN361
data_in[689] => Mux14.IN361
data_in[690] => Mux13.IN361
data_in[691] => Mux12.IN361
data_in[692] => Mux11.IN361
data_in[693] => Mux10.IN361
data_in[694] => Mux9.IN361
data_in[695] => Mux8.IN361
data_in[696] => Mux7.IN361
data_in[697] => Mux6.IN361
data_in[698] => Mux5.IN361
data_in[699] => Mux4.IN361
data_in[700] => Mux3.IN361
data_in[701] => Mux2.IN361
data_in[702] => Mux1.IN361
data_in[703] => Mux0.IN361
data_in[704] => Mux31.IN329
data_in[705] => Mux30.IN329
data_in[706] => Mux29.IN329
data_in[707] => Mux28.IN329
data_in[708] => Mux27.IN329
data_in[709] => Mux26.IN329
data_in[710] => Mux25.IN329
data_in[711] => Mux24.IN329
data_in[712] => Mux23.IN329
data_in[713] => Mux22.IN329
data_in[714] => Mux21.IN329
data_in[715] => Mux20.IN329
data_in[716] => Mux19.IN329
data_in[717] => Mux18.IN329
data_in[718] => Mux17.IN329
data_in[719] => Mux16.IN329
data_in[720] => Mux15.IN329
data_in[721] => Mux14.IN329
data_in[722] => Mux13.IN329
data_in[723] => Mux12.IN329
data_in[724] => Mux11.IN329
data_in[725] => Mux10.IN329
data_in[726] => Mux9.IN329
data_in[727] => Mux8.IN329
data_in[728] => Mux7.IN329
data_in[729] => Mux6.IN329
data_in[730] => Mux5.IN329
data_in[731] => Mux4.IN329
data_in[732] => Mux3.IN329
data_in[733] => Mux2.IN329
data_in[734] => Mux1.IN329
data_in[735] => Mux0.IN329
data_in[736] => Mux31.IN297
data_in[737] => Mux30.IN297
data_in[738] => Mux29.IN297
data_in[739] => Mux28.IN297
data_in[740] => Mux27.IN297
data_in[741] => Mux26.IN297
data_in[742] => Mux25.IN297
data_in[743] => Mux24.IN297
data_in[744] => Mux23.IN297
data_in[745] => Mux22.IN297
data_in[746] => Mux21.IN297
data_in[747] => Mux20.IN297
data_in[748] => Mux19.IN297
data_in[749] => Mux18.IN297
data_in[750] => Mux17.IN297
data_in[751] => Mux16.IN297
data_in[752] => Mux15.IN297
data_in[753] => Mux14.IN297
data_in[754] => Mux13.IN297
data_in[755] => Mux12.IN297
data_in[756] => Mux11.IN297
data_in[757] => Mux10.IN297
data_in[758] => Mux9.IN297
data_in[759] => Mux8.IN297
data_in[760] => Mux7.IN297
data_in[761] => Mux6.IN297
data_in[762] => Mux5.IN297
data_in[763] => Mux4.IN297
data_in[764] => Mux3.IN297
data_in[765] => Mux2.IN297
data_in[766] => Mux1.IN297
data_in[767] => Mux0.IN297
data_in[768] => Mux31.IN265
data_in[769] => Mux30.IN265
data_in[770] => Mux29.IN265
data_in[771] => Mux28.IN265
data_in[772] => Mux27.IN265
data_in[773] => Mux26.IN265
data_in[774] => Mux25.IN265
data_in[775] => Mux24.IN265
data_in[776] => Mux23.IN265
data_in[777] => Mux22.IN265
data_in[778] => Mux21.IN265
data_in[779] => Mux20.IN265
data_in[780] => Mux19.IN265
data_in[781] => Mux18.IN265
data_in[782] => Mux17.IN265
data_in[783] => Mux16.IN265
data_in[784] => Mux15.IN265
data_in[785] => Mux14.IN265
data_in[786] => Mux13.IN265
data_in[787] => Mux12.IN265
data_in[788] => Mux11.IN265
data_in[789] => Mux10.IN265
data_in[790] => Mux9.IN265
data_in[791] => Mux8.IN265
data_in[792] => Mux7.IN265
data_in[793] => Mux6.IN265
data_in[794] => Mux5.IN265
data_in[795] => Mux4.IN265
data_in[796] => Mux3.IN265
data_in[797] => Mux2.IN265
data_in[798] => Mux1.IN265
data_in[799] => Mux0.IN265
data_in[800] => Mux31.IN233
data_in[801] => Mux30.IN233
data_in[802] => Mux29.IN233
data_in[803] => Mux28.IN233
data_in[804] => Mux27.IN233
data_in[805] => Mux26.IN233
data_in[806] => Mux25.IN233
data_in[807] => Mux24.IN233
data_in[808] => Mux23.IN233
data_in[809] => Mux22.IN233
data_in[810] => Mux21.IN233
data_in[811] => Mux20.IN233
data_in[812] => Mux19.IN233
data_in[813] => Mux18.IN233
data_in[814] => Mux17.IN233
data_in[815] => Mux16.IN233
data_in[816] => Mux15.IN233
data_in[817] => Mux14.IN233
data_in[818] => Mux13.IN233
data_in[819] => Mux12.IN233
data_in[820] => Mux11.IN233
data_in[821] => Mux10.IN233
data_in[822] => Mux9.IN233
data_in[823] => Mux8.IN233
data_in[824] => Mux7.IN233
data_in[825] => Mux6.IN233
data_in[826] => Mux5.IN233
data_in[827] => Mux4.IN233
data_in[828] => Mux3.IN233
data_in[829] => Mux2.IN233
data_in[830] => Mux1.IN233
data_in[831] => Mux0.IN233
data_in[832] => Mux31.IN201
data_in[833] => Mux30.IN201
data_in[834] => Mux29.IN201
data_in[835] => Mux28.IN201
data_in[836] => Mux27.IN201
data_in[837] => Mux26.IN201
data_in[838] => Mux25.IN201
data_in[839] => Mux24.IN201
data_in[840] => Mux23.IN201
data_in[841] => Mux22.IN201
data_in[842] => Mux21.IN201
data_in[843] => Mux20.IN201
data_in[844] => Mux19.IN201
data_in[845] => Mux18.IN201
data_in[846] => Mux17.IN201
data_in[847] => Mux16.IN201
data_in[848] => Mux15.IN201
data_in[849] => Mux14.IN201
data_in[850] => Mux13.IN201
data_in[851] => Mux12.IN201
data_in[852] => Mux11.IN201
data_in[853] => Mux10.IN201
data_in[854] => Mux9.IN201
data_in[855] => Mux8.IN201
data_in[856] => Mux7.IN201
data_in[857] => Mux6.IN201
data_in[858] => Mux5.IN201
data_in[859] => Mux4.IN201
data_in[860] => Mux3.IN201
data_in[861] => Mux2.IN201
data_in[862] => Mux1.IN201
data_in[863] => Mux0.IN201
data_in[864] => Mux31.IN169
data_in[865] => Mux30.IN169
data_in[866] => Mux29.IN169
data_in[867] => Mux28.IN169
data_in[868] => Mux27.IN169
data_in[869] => Mux26.IN169
data_in[870] => Mux25.IN169
data_in[871] => Mux24.IN169
data_in[872] => Mux23.IN169
data_in[873] => Mux22.IN169
data_in[874] => Mux21.IN169
data_in[875] => Mux20.IN169
data_in[876] => Mux19.IN169
data_in[877] => Mux18.IN169
data_in[878] => Mux17.IN169
data_in[879] => Mux16.IN169
data_in[880] => Mux15.IN169
data_in[881] => Mux14.IN169
data_in[882] => Mux13.IN169
data_in[883] => Mux12.IN169
data_in[884] => Mux11.IN169
data_in[885] => Mux10.IN169
data_in[886] => Mux9.IN169
data_in[887] => Mux8.IN169
data_in[888] => Mux7.IN169
data_in[889] => Mux6.IN169
data_in[890] => Mux5.IN169
data_in[891] => Mux4.IN169
data_in[892] => Mux3.IN169
data_in[893] => Mux2.IN169
data_in[894] => Mux1.IN169
data_in[895] => Mux0.IN169
data_in[896] => Mux31.IN137
data_in[897] => Mux30.IN137
data_in[898] => Mux29.IN137
data_in[899] => Mux28.IN137
data_in[900] => Mux27.IN137
data_in[901] => Mux26.IN137
data_in[902] => Mux25.IN137
data_in[903] => Mux24.IN137
data_in[904] => Mux23.IN137
data_in[905] => Mux22.IN137
data_in[906] => Mux21.IN137
data_in[907] => Mux20.IN137
data_in[908] => Mux19.IN137
data_in[909] => Mux18.IN137
data_in[910] => Mux17.IN137
data_in[911] => Mux16.IN137
data_in[912] => Mux15.IN137
data_in[913] => Mux14.IN137
data_in[914] => Mux13.IN137
data_in[915] => Mux12.IN137
data_in[916] => Mux11.IN137
data_in[917] => Mux10.IN137
data_in[918] => Mux9.IN137
data_in[919] => Mux8.IN137
data_in[920] => Mux7.IN137
data_in[921] => Mux6.IN137
data_in[922] => Mux5.IN137
data_in[923] => Mux4.IN137
data_in[924] => Mux3.IN137
data_in[925] => Mux2.IN137
data_in[926] => Mux1.IN137
data_in[927] => Mux0.IN137
data_in[928] => Mux31.IN105
data_in[929] => Mux30.IN105
data_in[930] => Mux29.IN105
data_in[931] => Mux28.IN105
data_in[932] => Mux27.IN105
data_in[933] => Mux26.IN105
data_in[934] => Mux25.IN105
data_in[935] => Mux24.IN105
data_in[936] => Mux23.IN105
data_in[937] => Mux22.IN105
data_in[938] => Mux21.IN105
data_in[939] => Mux20.IN105
data_in[940] => Mux19.IN105
data_in[941] => Mux18.IN105
data_in[942] => Mux17.IN105
data_in[943] => Mux16.IN105
data_in[944] => Mux15.IN105
data_in[945] => Mux14.IN105
data_in[946] => Mux13.IN105
data_in[947] => Mux12.IN105
data_in[948] => Mux11.IN105
data_in[949] => Mux10.IN105
data_in[950] => Mux9.IN105
data_in[951] => Mux8.IN105
data_in[952] => Mux7.IN105
data_in[953] => Mux6.IN105
data_in[954] => Mux5.IN105
data_in[955] => Mux4.IN105
data_in[956] => Mux3.IN105
data_in[957] => Mux2.IN105
data_in[958] => Mux1.IN105
data_in[959] => Mux0.IN105
data_in[960] => Mux31.IN73
data_in[961] => Mux30.IN73
data_in[962] => Mux29.IN73
data_in[963] => Mux28.IN73
data_in[964] => Mux27.IN73
data_in[965] => Mux26.IN73
data_in[966] => Mux25.IN73
data_in[967] => Mux24.IN73
data_in[968] => Mux23.IN73
data_in[969] => Mux22.IN73
data_in[970] => Mux21.IN73
data_in[971] => Mux20.IN73
data_in[972] => Mux19.IN73
data_in[973] => Mux18.IN73
data_in[974] => Mux17.IN73
data_in[975] => Mux16.IN73
data_in[976] => Mux15.IN73
data_in[977] => Mux14.IN73
data_in[978] => Mux13.IN73
data_in[979] => Mux12.IN73
data_in[980] => Mux11.IN73
data_in[981] => Mux10.IN73
data_in[982] => Mux9.IN73
data_in[983] => Mux8.IN73
data_in[984] => Mux7.IN73
data_in[985] => Mux6.IN73
data_in[986] => Mux5.IN73
data_in[987] => Mux4.IN73
data_in[988] => Mux3.IN73
data_in[989] => Mux2.IN73
data_in[990] => Mux1.IN73
data_in[991] => Mux0.IN73
data_in[992] => Mux31.IN41
data_in[993] => Mux30.IN41
data_in[994] => Mux29.IN41
data_in[995] => Mux28.IN41
data_in[996] => Mux27.IN41
data_in[997] => Mux26.IN41
data_in[998] => Mux25.IN41
data_in[999] => Mux24.IN41
data_in[1000] => Mux23.IN41
data_in[1001] => Mux22.IN41
data_in[1002] => Mux21.IN41
data_in[1003] => Mux20.IN41
data_in[1004] => Mux19.IN41
data_in[1005] => Mux18.IN41
data_in[1006] => Mux17.IN41
data_in[1007] => Mux16.IN41
data_in[1008] => Mux15.IN41
data_in[1009] => Mux14.IN41
data_in[1010] => Mux13.IN41
data_in[1011] => Mux12.IN41
data_in[1012] => Mux11.IN41
data_in[1013] => Mux10.IN41
data_in[1014] => Mux9.IN41
data_in[1015] => Mux8.IN41
data_in[1016] => Mux7.IN41
data_in[1017] => Mux6.IN41
data_in[1018] => Mux5.IN41
data_in[1019] => Mux4.IN41
data_in[1020] => Mux3.IN41
data_in[1021] => Mux2.IN41
data_in[1022] => Mux1.IN41
data_in[1023] => Mux0.IN41
sel[0] => Add0.IN10
sel[1] => Add0.IN9
sel[2] => Add0.IN8
sel[3] => Add0.IN7
sel[4] => Add0.IN6
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|immgen:u_immgen
i_instr[0] => Mux0.IN134
i_instr[0] => Mux1.IN134
i_instr[0] => Mux2.IN134
i_instr[0] => Mux3.IN134
i_instr[0] => Mux4.IN134
i_instr[0] => Mux5.IN134
i_instr[0] => Mux6.IN134
i_instr[0] => Mux7.IN134
i_instr[0] => Mux8.IN134
i_instr[0] => Mux9.IN134
i_instr[0] => Mux10.IN134
i_instr[0] => Mux11.IN134
i_instr[0] => Mux12.IN134
i_instr[0] => Mux13.IN134
i_instr[0] => Mux14.IN134
i_instr[0] => Mux15.IN134
i_instr[0] => Mux16.IN134
i_instr[0] => Mux17.IN134
i_instr[0] => Mux18.IN134
i_instr[0] => Mux19.IN134
i_instr[0] => Mux20.IN134
i_instr[0] => Mux21.IN134
i_instr[0] => Mux22.IN134
i_instr[0] => Mux23.IN134
i_instr[0] => Mux24.IN134
i_instr[0] => Mux25.IN134
i_instr[0] => Mux26.IN134
i_instr[0] => Mux27.IN134
i_instr[0] => Mux28.IN134
i_instr[0] => Mux29.IN134
i_instr[0] => Mux30.IN134
i_instr[0] => Mux31.IN134
i_instr[1] => Mux0.IN133
i_instr[1] => Mux1.IN133
i_instr[1] => Mux2.IN133
i_instr[1] => Mux3.IN133
i_instr[1] => Mux4.IN133
i_instr[1] => Mux5.IN133
i_instr[1] => Mux6.IN133
i_instr[1] => Mux7.IN133
i_instr[1] => Mux8.IN133
i_instr[1] => Mux9.IN133
i_instr[1] => Mux10.IN133
i_instr[1] => Mux11.IN133
i_instr[1] => Mux12.IN133
i_instr[1] => Mux13.IN133
i_instr[1] => Mux14.IN133
i_instr[1] => Mux15.IN133
i_instr[1] => Mux16.IN133
i_instr[1] => Mux17.IN133
i_instr[1] => Mux18.IN133
i_instr[1] => Mux19.IN133
i_instr[1] => Mux20.IN133
i_instr[1] => Mux21.IN133
i_instr[1] => Mux22.IN133
i_instr[1] => Mux23.IN133
i_instr[1] => Mux24.IN133
i_instr[1] => Mux25.IN133
i_instr[1] => Mux26.IN133
i_instr[1] => Mux27.IN133
i_instr[1] => Mux28.IN133
i_instr[1] => Mux29.IN133
i_instr[1] => Mux30.IN133
i_instr[1] => Mux31.IN133
i_instr[2] => Mux0.IN132
i_instr[2] => Mux1.IN132
i_instr[2] => Mux2.IN132
i_instr[2] => Mux3.IN132
i_instr[2] => Mux4.IN132
i_instr[2] => Mux5.IN132
i_instr[2] => Mux6.IN132
i_instr[2] => Mux7.IN132
i_instr[2] => Mux8.IN132
i_instr[2] => Mux9.IN132
i_instr[2] => Mux10.IN132
i_instr[2] => Mux11.IN132
i_instr[2] => Mux12.IN132
i_instr[2] => Mux13.IN132
i_instr[2] => Mux14.IN132
i_instr[2] => Mux15.IN132
i_instr[2] => Mux16.IN132
i_instr[2] => Mux17.IN132
i_instr[2] => Mux18.IN132
i_instr[2] => Mux19.IN132
i_instr[2] => Mux20.IN132
i_instr[2] => Mux21.IN132
i_instr[2] => Mux22.IN132
i_instr[2] => Mux23.IN132
i_instr[2] => Mux24.IN132
i_instr[2] => Mux25.IN132
i_instr[2] => Mux26.IN132
i_instr[2] => Mux27.IN132
i_instr[2] => Mux28.IN132
i_instr[2] => Mux29.IN132
i_instr[2] => Mux30.IN132
i_instr[2] => Mux31.IN132
i_instr[3] => Mux0.IN131
i_instr[3] => Mux1.IN131
i_instr[3] => Mux2.IN131
i_instr[3] => Mux3.IN131
i_instr[3] => Mux4.IN131
i_instr[3] => Mux5.IN131
i_instr[3] => Mux6.IN131
i_instr[3] => Mux7.IN131
i_instr[3] => Mux8.IN131
i_instr[3] => Mux9.IN131
i_instr[3] => Mux10.IN131
i_instr[3] => Mux11.IN131
i_instr[3] => Mux12.IN131
i_instr[3] => Mux13.IN131
i_instr[3] => Mux14.IN131
i_instr[3] => Mux15.IN131
i_instr[3] => Mux16.IN131
i_instr[3] => Mux17.IN131
i_instr[3] => Mux18.IN131
i_instr[3] => Mux19.IN131
i_instr[3] => Mux20.IN131
i_instr[3] => Mux21.IN131
i_instr[3] => Mux22.IN131
i_instr[3] => Mux23.IN131
i_instr[3] => Mux24.IN131
i_instr[3] => Mux25.IN131
i_instr[3] => Mux26.IN131
i_instr[3] => Mux27.IN131
i_instr[3] => Mux28.IN131
i_instr[3] => Mux29.IN131
i_instr[3] => Mux30.IN131
i_instr[3] => Mux31.IN131
i_instr[4] => Mux0.IN130
i_instr[4] => Mux1.IN130
i_instr[4] => Mux2.IN130
i_instr[4] => Mux3.IN130
i_instr[4] => Mux4.IN130
i_instr[4] => Mux5.IN130
i_instr[4] => Mux6.IN130
i_instr[4] => Mux7.IN130
i_instr[4] => Mux8.IN130
i_instr[4] => Mux9.IN130
i_instr[4] => Mux10.IN130
i_instr[4] => Mux11.IN130
i_instr[4] => Mux12.IN130
i_instr[4] => Mux13.IN130
i_instr[4] => Mux14.IN130
i_instr[4] => Mux15.IN130
i_instr[4] => Mux16.IN130
i_instr[4] => Mux17.IN130
i_instr[4] => Mux18.IN130
i_instr[4] => Mux19.IN130
i_instr[4] => Mux20.IN130
i_instr[4] => Mux21.IN130
i_instr[4] => Mux22.IN130
i_instr[4] => Mux23.IN130
i_instr[4] => Mux24.IN130
i_instr[4] => Mux25.IN130
i_instr[4] => Mux26.IN130
i_instr[4] => Mux27.IN130
i_instr[4] => Mux28.IN130
i_instr[4] => Mux29.IN130
i_instr[4] => Mux30.IN130
i_instr[4] => Mux31.IN130
i_instr[5] => Mux0.IN129
i_instr[5] => Mux1.IN129
i_instr[5] => Mux2.IN129
i_instr[5] => Mux3.IN129
i_instr[5] => Mux4.IN129
i_instr[5] => Mux5.IN129
i_instr[5] => Mux6.IN129
i_instr[5] => Mux7.IN129
i_instr[5] => Mux8.IN129
i_instr[5] => Mux9.IN129
i_instr[5] => Mux10.IN129
i_instr[5] => Mux11.IN129
i_instr[5] => Mux12.IN129
i_instr[5] => Mux13.IN129
i_instr[5] => Mux14.IN129
i_instr[5] => Mux15.IN129
i_instr[5] => Mux16.IN129
i_instr[5] => Mux17.IN129
i_instr[5] => Mux18.IN129
i_instr[5] => Mux19.IN129
i_instr[5] => Mux20.IN129
i_instr[5] => Mux21.IN129
i_instr[5] => Mux22.IN129
i_instr[5] => Mux23.IN129
i_instr[5] => Mux24.IN129
i_instr[5] => Mux25.IN129
i_instr[5] => Mux26.IN129
i_instr[5] => Mux27.IN129
i_instr[5] => Mux28.IN129
i_instr[5] => Mux29.IN129
i_instr[5] => Mux30.IN129
i_instr[5] => Mux31.IN129
i_instr[6] => Mux0.IN128
i_instr[6] => Mux1.IN128
i_instr[6] => Mux2.IN128
i_instr[6] => Mux3.IN128
i_instr[6] => Mux4.IN128
i_instr[6] => Mux5.IN128
i_instr[6] => Mux6.IN128
i_instr[6] => Mux7.IN128
i_instr[6] => Mux8.IN128
i_instr[6] => Mux9.IN128
i_instr[6] => Mux10.IN128
i_instr[6] => Mux11.IN128
i_instr[6] => Mux12.IN128
i_instr[6] => Mux13.IN128
i_instr[6] => Mux14.IN128
i_instr[6] => Mux15.IN128
i_instr[6] => Mux16.IN128
i_instr[6] => Mux17.IN128
i_instr[6] => Mux18.IN128
i_instr[6] => Mux19.IN128
i_instr[6] => Mux20.IN128
i_instr[6] => Mux21.IN128
i_instr[6] => Mux22.IN128
i_instr[6] => Mux23.IN128
i_instr[6] => Mux24.IN128
i_instr[6] => Mux25.IN128
i_instr[6] => Mux26.IN128
i_instr[6] => Mux27.IN128
i_instr[6] => Mux28.IN128
i_instr[6] => Mux29.IN128
i_instr[6] => Mux30.IN128
i_instr[6] => Mux31.IN128
i_instr[7] => Mux20.IN127
i_instr[7] => Mux31.IN127
i_instr[8] => Mux30.IN126
i_instr[8] => Mux30.IN127
i_instr[9] => Mux29.IN126
i_instr[9] => Mux29.IN127
i_instr[10] => Mux28.IN126
i_instr[10] => Mux28.IN127
i_instr[11] => Mux27.IN126
i_instr[11] => Mux27.IN127
i_instr[12] => Mux19.IN125
i_instr[12] => Mux19.IN126
i_instr[12] => Mux19.IN127
i_instr[13] => Mux18.IN125
i_instr[13] => Mux18.IN126
i_instr[13] => Mux18.IN127
i_instr[14] => Mux17.IN125
i_instr[14] => Mux17.IN126
i_instr[14] => Mux17.IN127
i_instr[15] => Mux16.IN125
i_instr[15] => Mux16.IN126
i_instr[15] => Mux16.IN127
i_instr[16] => Mux15.IN125
i_instr[16] => Mux15.IN126
i_instr[16] => Mux15.IN127
i_instr[17] => Mux14.IN125
i_instr[17] => Mux14.IN126
i_instr[17] => Mux14.IN127
i_instr[18] => Mux13.IN125
i_instr[18] => Mux13.IN126
i_instr[18] => Mux13.IN127
i_instr[19] => Mux12.IN125
i_instr[19] => Mux12.IN126
i_instr[19] => Mux12.IN127
i_instr[20] => Mux11.IN126
i_instr[20] => Mux11.IN127
i_instr[20] => Mux20.IN126
i_instr[20] => Mux31.IN124
i_instr[20] => Mux31.IN125
i_instr[20] => Mux31.IN126
i_instr[21] => Mux10.IN126
i_instr[21] => Mux10.IN127
i_instr[21] => Mux30.IN122
i_instr[21] => Mux30.IN123
i_instr[21] => Mux30.IN124
i_instr[21] => Mux30.IN125
i_instr[22] => Mux9.IN126
i_instr[22] => Mux9.IN127
i_instr[22] => Mux29.IN122
i_instr[22] => Mux29.IN123
i_instr[22] => Mux29.IN124
i_instr[22] => Mux29.IN125
i_instr[23] => Mux8.IN126
i_instr[23] => Mux8.IN127
i_instr[23] => Mux28.IN122
i_instr[23] => Mux28.IN123
i_instr[23] => Mux28.IN124
i_instr[23] => Mux28.IN125
i_instr[24] => Mux7.IN126
i_instr[24] => Mux7.IN127
i_instr[24] => Mux27.IN122
i_instr[24] => Mux27.IN123
i_instr[24] => Mux27.IN124
i_instr[24] => Mux27.IN125
i_instr[25] => Mux6.IN126
i_instr[25] => Mux6.IN127
i_instr[25] => Mux26.IN122
i_instr[25] => Mux26.IN123
i_instr[25] => Mux26.IN124
i_instr[25] => Mux26.IN125
i_instr[25] => Mux26.IN126
i_instr[25] => Mux26.IN127
i_instr[26] => Mux5.IN126
i_instr[26] => Mux5.IN127
i_instr[26] => Mux25.IN122
i_instr[26] => Mux25.IN123
i_instr[26] => Mux25.IN124
i_instr[26] => Mux25.IN125
i_instr[26] => Mux25.IN126
i_instr[26] => Mux25.IN127
i_instr[27] => Mux4.IN126
i_instr[27] => Mux4.IN127
i_instr[27] => Mux24.IN122
i_instr[27] => Mux24.IN123
i_instr[27] => Mux24.IN124
i_instr[27] => Mux24.IN125
i_instr[27] => Mux24.IN126
i_instr[27] => Mux24.IN127
i_instr[28] => Mux3.IN126
i_instr[28] => Mux3.IN127
i_instr[28] => Mux23.IN122
i_instr[28] => Mux23.IN123
i_instr[28] => Mux23.IN124
i_instr[28] => Mux23.IN125
i_instr[28] => Mux23.IN126
i_instr[28] => Mux23.IN127
i_instr[29] => Mux2.IN126
i_instr[29] => Mux2.IN127
i_instr[29] => Mux22.IN122
i_instr[29] => Mux22.IN123
i_instr[29] => Mux22.IN124
i_instr[29] => Mux22.IN125
i_instr[29] => Mux22.IN126
i_instr[29] => Mux22.IN127
i_instr[30] => Mux1.IN126
i_instr[30] => Mux1.IN127
i_instr[30] => Mux21.IN122
i_instr[30] => Mux21.IN123
i_instr[30] => Mux21.IN124
i_instr[30] => Mux21.IN125
i_instr[30] => Mux21.IN126
i_instr[30] => Mux21.IN127
i_instr[31] => Mux0.IN120
i_instr[31] => Mux0.IN121
i_instr[31] => Mux0.IN122
i_instr[31] => Mux0.IN123
i_instr[31] => Mux0.IN124
i_instr[31] => Mux0.IN125
i_instr[31] => Mux0.IN126
i_instr[31] => Mux0.IN127
i_instr[31] => Mux1.IN120
i_instr[31] => Mux1.IN121
i_instr[31] => Mux1.IN122
i_instr[31] => Mux1.IN123
i_instr[31] => Mux1.IN124
i_instr[31] => Mux1.IN125
i_instr[31] => Mux2.IN120
i_instr[31] => Mux2.IN121
i_instr[31] => Mux2.IN122
i_instr[31] => Mux2.IN123
i_instr[31] => Mux2.IN124
i_instr[31] => Mux2.IN125
i_instr[31] => Mux3.IN120
i_instr[31] => Mux3.IN121
i_instr[31] => Mux3.IN122
i_instr[31] => Mux3.IN123
i_instr[31] => Mux3.IN124
i_instr[31] => Mux3.IN125
i_instr[31] => Mux4.IN120
i_instr[31] => Mux4.IN121
i_instr[31] => Mux4.IN122
i_instr[31] => Mux4.IN123
i_instr[31] => Mux4.IN124
i_instr[31] => Mux4.IN125
i_instr[31] => Mux5.IN120
i_instr[31] => Mux5.IN121
i_instr[31] => Mux5.IN122
i_instr[31] => Mux5.IN123
i_instr[31] => Mux5.IN124
i_instr[31] => Mux5.IN125
i_instr[31] => Mux6.IN120
i_instr[31] => Mux6.IN121
i_instr[31] => Mux6.IN122
i_instr[31] => Mux6.IN123
i_instr[31] => Mux6.IN124
i_instr[31] => Mux6.IN125
i_instr[31] => Mux7.IN120
i_instr[31] => Mux7.IN121
i_instr[31] => Mux7.IN122
i_instr[31] => Mux7.IN123
i_instr[31] => Mux7.IN124
i_instr[31] => Mux7.IN125
i_instr[31] => Mux8.IN120
i_instr[31] => Mux8.IN121
i_instr[31] => Mux8.IN122
i_instr[31] => Mux8.IN123
i_instr[31] => Mux8.IN124
i_instr[31] => Mux8.IN125
i_instr[31] => Mux9.IN120
i_instr[31] => Mux9.IN121
i_instr[31] => Mux9.IN122
i_instr[31] => Mux9.IN123
i_instr[31] => Mux9.IN124
i_instr[31] => Mux9.IN125
i_instr[31] => Mux10.IN120
i_instr[31] => Mux10.IN121
i_instr[31] => Mux10.IN122
i_instr[31] => Mux10.IN123
i_instr[31] => Mux10.IN124
i_instr[31] => Mux10.IN125
i_instr[31] => Mux11.IN120
i_instr[31] => Mux11.IN121
i_instr[31] => Mux11.IN122
i_instr[31] => Mux11.IN123
i_instr[31] => Mux11.IN124
i_instr[31] => Mux11.IN125
i_instr[31] => Mux12.IN120
i_instr[31] => Mux12.IN121
i_instr[31] => Mux12.IN122
i_instr[31] => Mux12.IN123
i_instr[31] => Mux12.IN124
i_instr[31] => Mux13.IN120
i_instr[31] => Mux13.IN121
i_instr[31] => Mux13.IN122
i_instr[31] => Mux13.IN123
i_instr[31] => Mux13.IN124
i_instr[31] => Mux14.IN120
i_instr[31] => Mux14.IN121
i_instr[31] => Mux14.IN122
i_instr[31] => Mux14.IN123
i_instr[31] => Mux14.IN124
i_instr[31] => Mux15.IN120
i_instr[31] => Mux15.IN121
i_instr[31] => Mux15.IN122
i_instr[31] => Mux15.IN123
i_instr[31] => Mux15.IN124
i_instr[31] => Mux16.IN120
i_instr[31] => Mux16.IN121
i_instr[31] => Mux16.IN122
i_instr[31] => Mux16.IN123
i_instr[31] => Mux16.IN124
i_instr[31] => Mux17.IN120
i_instr[31] => Mux17.IN121
i_instr[31] => Mux17.IN122
i_instr[31] => Mux17.IN123
i_instr[31] => Mux17.IN124
i_instr[31] => Mux18.IN120
i_instr[31] => Mux18.IN121
i_instr[31] => Mux18.IN122
i_instr[31] => Mux18.IN123
i_instr[31] => Mux18.IN124
i_instr[31] => Mux19.IN120
i_instr[31] => Mux19.IN121
i_instr[31] => Mux19.IN122
i_instr[31] => Mux19.IN123
i_instr[31] => Mux19.IN124
i_instr[31] => Mux20.IN122
i_instr[31] => Mux20.IN123
i_instr[31] => Mux20.IN124
i_instr[31] => Mux20.IN125
o_imm[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_imm[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_imm[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_imm[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_imm[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_imm[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_imm[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_imm[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_imm[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_imm[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_imm[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_imm[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_imm[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_imm[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_imm[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_imm[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_imm[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_imm[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_imm[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_imm[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_imm[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_imm[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_imm[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_imm[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_imm[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_imm[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_imm[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_imm[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_imm[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_imm[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_imm[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_imm[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|mux2t1_n:u_alu_src_mux
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_D0[0] => o_O.DATAA
i_D0[1] => o_O.DATAA
i_D0[2] => o_O.DATAA
i_D0[3] => o_O.DATAA
i_D0[4] => o_O.DATAA
i_D0[5] => o_O.DATAA
i_D0[6] => o_O.DATAA
i_D0[7] => o_O.DATAA
i_D0[8] => o_O.DATAA
i_D0[9] => o_O.DATAA
i_D0[10] => o_O.DATAA
i_D0[11] => o_O.DATAA
i_D0[12] => o_O.DATAA
i_D0[13] => o_O.DATAA
i_D0[14] => o_O.DATAA
i_D0[15] => o_O.DATAA
i_D0[16] => o_O.DATAA
i_D0[17] => o_O.DATAA
i_D0[18] => o_O.DATAA
i_D0[19] => o_O.DATAA
i_D0[20] => o_O.DATAA
i_D0[21] => o_O.DATAA
i_D0[22] => o_O.DATAA
i_D0[23] => o_O.DATAA
i_D0[24] => o_O.DATAA
i_D0[25] => o_O.DATAA
i_D0[26] => o_O.DATAA
i_D0[27] => o_O.DATAA
i_D0[28] => o_O.DATAA
i_D0[29] => o_O.DATAA
i_D0[30] => o_O.DATAA
i_D0[31] => o_O.DATAA
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|alu:u_alu
i_ALUCtrl[0] => Mux0.IN19
i_ALUCtrl[0] => Mux1.IN19
i_ALUCtrl[0] => Mux2.IN12
i_ALUCtrl[0] => Mux3.IN12
i_ALUCtrl[0] => Mux4.IN12
i_ALUCtrl[0] => Mux5.IN12
i_ALUCtrl[0] => Mux6.IN12
i_ALUCtrl[0] => Mux7.IN12
i_ALUCtrl[0] => Mux8.IN12
i_ALUCtrl[0] => Mux9.IN12
i_ALUCtrl[0] => Mux10.IN12
i_ALUCtrl[0] => Mux11.IN12
i_ALUCtrl[0] => Mux12.IN12
i_ALUCtrl[0] => Mux13.IN12
i_ALUCtrl[0] => Mux14.IN12
i_ALUCtrl[0] => Mux15.IN12
i_ALUCtrl[0] => Mux16.IN12
i_ALUCtrl[0] => Mux17.IN12
i_ALUCtrl[0] => Mux18.IN12
i_ALUCtrl[0] => Mux19.IN12
i_ALUCtrl[0] => Mux20.IN12
i_ALUCtrl[0] => Mux21.IN12
i_ALUCtrl[0] => Mux22.IN12
i_ALUCtrl[0] => Mux23.IN12
i_ALUCtrl[0] => Mux24.IN12
i_ALUCtrl[0] => Mux25.IN12
i_ALUCtrl[0] => Mux26.IN12
i_ALUCtrl[0] => Mux27.IN12
i_ALUCtrl[0] => Mux28.IN12
i_ALUCtrl[0] => Mux29.IN12
i_ALUCtrl[0] => Mux30.IN12
i_ALUCtrl[0] => Mux31.IN12
i_ALUCtrl[0] => Mux32.IN12
i_ALUCtrl[0] => Mux33.IN12
i_ALUCtrl[0] => Mux34.IN19
i_ALUCtrl[1] => Mux0.IN18
i_ALUCtrl[1] => Mux1.IN18
i_ALUCtrl[1] => Mux2.IN11
i_ALUCtrl[1] => Mux3.IN11
i_ALUCtrl[1] => Mux4.IN11
i_ALUCtrl[1] => Mux5.IN11
i_ALUCtrl[1] => Mux6.IN11
i_ALUCtrl[1] => Mux7.IN11
i_ALUCtrl[1] => Mux8.IN11
i_ALUCtrl[1] => Mux9.IN11
i_ALUCtrl[1] => Mux10.IN11
i_ALUCtrl[1] => Mux11.IN11
i_ALUCtrl[1] => Mux12.IN11
i_ALUCtrl[1] => Mux13.IN11
i_ALUCtrl[1] => Mux14.IN11
i_ALUCtrl[1] => Mux15.IN11
i_ALUCtrl[1] => Mux16.IN11
i_ALUCtrl[1] => Mux17.IN11
i_ALUCtrl[1] => Mux18.IN11
i_ALUCtrl[1] => Mux19.IN11
i_ALUCtrl[1] => Mux20.IN11
i_ALUCtrl[1] => Mux21.IN11
i_ALUCtrl[1] => Mux22.IN11
i_ALUCtrl[1] => Mux23.IN11
i_ALUCtrl[1] => Mux24.IN11
i_ALUCtrl[1] => Mux25.IN11
i_ALUCtrl[1] => Mux26.IN11
i_ALUCtrl[1] => Mux27.IN11
i_ALUCtrl[1] => Mux28.IN11
i_ALUCtrl[1] => Mux29.IN11
i_ALUCtrl[1] => Mux30.IN11
i_ALUCtrl[1] => Mux31.IN11
i_ALUCtrl[1] => Mux32.IN11
i_ALUCtrl[1] => Mux33.IN11
i_ALUCtrl[1] => Mux34.IN18
i_ALUCtrl[2] => Mux0.IN17
i_ALUCtrl[2] => Mux1.IN17
i_ALUCtrl[2] => Mux2.IN10
i_ALUCtrl[2] => Mux3.IN10
i_ALUCtrl[2] => Mux4.IN10
i_ALUCtrl[2] => Mux5.IN10
i_ALUCtrl[2] => Mux6.IN10
i_ALUCtrl[2] => Mux7.IN10
i_ALUCtrl[2] => Mux8.IN10
i_ALUCtrl[2] => Mux9.IN10
i_ALUCtrl[2] => Mux10.IN10
i_ALUCtrl[2] => Mux11.IN10
i_ALUCtrl[2] => Mux12.IN10
i_ALUCtrl[2] => Mux13.IN10
i_ALUCtrl[2] => Mux14.IN10
i_ALUCtrl[2] => Mux15.IN10
i_ALUCtrl[2] => Mux16.IN10
i_ALUCtrl[2] => Mux17.IN10
i_ALUCtrl[2] => Mux18.IN10
i_ALUCtrl[2] => Mux19.IN10
i_ALUCtrl[2] => Mux20.IN10
i_ALUCtrl[2] => Mux21.IN10
i_ALUCtrl[2] => Mux22.IN10
i_ALUCtrl[2] => Mux23.IN10
i_ALUCtrl[2] => Mux24.IN10
i_ALUCtrl[2] => Mux25.IN10
i_ALUCtrl[2] => Mux26.IN10
i_ALUCtrl[2] => Mux27.IN10
i_ALUCtrl[2] => Mux28.IN10
i_ALUCtrl[2] => Mux29.IN10
i_ALUCtrl[2] => Mux30.IN10
i_ALUCtrl[2] => Mux31.IN10
i_ALUCtrl[2] => Mux32.IN10
i_ALUCtrl[2] => Mux33.IN10
i_ALUCtrl[2] => Mux34.IN17
i_ALUCtrl[3] => Mux0.IN16
i_ALUCtrl[3] => Mux1.IN16
i_ALUCtrl[3] => Mux2.IN9
i_ALUCtrl[3] => Mux3.IN9
i_ALUCtrl[3] => Mux4.IN9
i_ALUCtrl[3] => Mux5.IN9
i_ALUCtrl[3] => Mux6.IN9
i_ALUCtrl[3] => Mux7.IN9
i_ALUCtrl[3] => Mux8.IN9
i_ALUCtrl[3] => Mux9.IN9
i_ALUCtrl[3] => Mux10.IN9
i_ALUCtrl[3] => Mux11.IN9
i_ALUCtrl[3] => Mux12.IN9
i_ALUCtrl[3] => Mux13.IN9
i_ALUCtrl[3] => Mux14.IN9
i_ALUCtrl[3] => Mux15.IN9
i_ALUCtrl[3] => Mux16.IN9
i_ALUCtrl[3] => Mux17.IN9
i_ALUCtrl[3] => Mux18.IN9
i_ALUCtrl[3] => Mux19.IN9
i_ALUCtrl[3] => Mux20.IN9
i_ALUCtrl[3] => Mux21.IN9
i_ALUCtrl[3] => Mux22.IN9
i_ALUCtrl[3] => Mux23.IN9
i_ALUCtrl[3] => Mux24.IN9
i_ALUCtrl[3] => Mux25.IN9
i_ALUCtrl[3] => Mux26.IN9
i_ALUCtrl[3] => Mux27.IN9
i_ALUCtrl[3] => Mux28.IN9
i_ALUCtrl[3] => Mux29.IN9
i_ALUCtrl[3] => Mux30.IN9
i_ALUCtrl[3] => Mux31.IN9
i_ALUCtrl[3] => Mux32.IN9
i_ALUCtrl[3] => Mux33.IN9
i_ALUCtrl[3] => Mux34.IN16
i_A[0] => Add0.IN32
i_A[0] => Add1.IN64
i_A[0] => s_Result.IN0
i_A[0] => s_Result.IN0
i_A[0] => s_Result.IN0
i_A[0] => LessThan0.IN32
i_A[0] => LessThan1.IN32
i_A[0] => barrelshifter:u_shifter.i_data[0]
i_A[1] => Add0.IN31
i_A[1] => Add1.IN63
i_A[1] => s_Result.IN0
i_A[1] => s_Result.IN0
i_A[1] => s_Result.IN0
i_A[1] => LessThan0.IN31
i_A[1] => LessThan1.IN31
i_A[1] => barrelshifter:u_shifter.i_data[1]
i_A[2] => Add0.IN30
i_A[2] => Add1.IN62
i_A[2] => s_Result.IN0
i_A[2] => s_Result.IN0
i_A[2] => s_Result.IN0
i_A[2] => LessThan0.IN30
i_A[2] => LessThan1.IN30
i_A[2] => barrelshifter:u_shifter.i_data[2]
i_A[3] => Add0.IN29
i_A[3] => Add1.IN61
i_A[3] => s_Result.IN0
i_A[3] => s_Result.IN0
i_A[3] => s_Result.IN0
i_A[3] => LessThan0.IN29
i_A[3] => LessThan1.IN29
i_A[3] => barrelshifter:u_shifter.i_data[3]
i_A[4] => Add0.IN28
i_A[4] => Add1.IN60
i_A[4] => s_Result.IN0
i_A[4] => s_Result.IN0
i_A[4] => s_Result.IN0
i_A[4] => LessThan0.IN28
i_A[4] => LessThan1.IN28
i_A[4] => barrelshifter:u_shifter.i_data[4]
i_A[5] => Add0.IN27
i_A[5] => Add1.IN59
i_A[5] => s_Result.IN0
i_A[5] => s_Result.IN0
i_A[5] => s_Result.IN0
i_A[5] => LessThan0.IN27
i_A[5] => LessThan1.IN27
i_A[5] => barrelshifter:u_shifter.i_data[5]
i_A[6] => Add0.IN26
i_A[6] => Add1.IN58
i_A[6] => s_Result.IN0
i_A[6] => s_Result.IN0
i_A[6] => s_Result.IN0
i_A[6] => LessThan0.IN26
i_A[6] => LessThan1.IN26
i_A[6] => barrelshifter:u_shifter.i_data[6]
i_A[7] => Add0.IN25
i_A[7] => Add1.IN57
i_A[7] => s_Result.IN0
i_A[7] => s_Result.IN0
i_A[7] => s_Result.IN0
i_A[7] => LessThan0.IN25
i_A[7] => LessThan1.IN25
i_A[7] => barrelshifter:u_shifter.i_data[7]
i_A[8] => Add0.IN24
i_A[8] => Add1.IN56
i_A[8] => s_Result.IN0
i_A[8] => s_Result.IN0
i_A[8] => s_Result.IN0
i_A[8] => LessThan0.IN24
i_A[8] => LessThan1.IN24
i_A[8] => barrelshifter:u_shifter.i_data[8]
i_A[9] => Add0.IN23
i_A[9] => Add1.IN55
i_A[9] => s_Result.IN0
i_A[9] => s_Result.IN0
i_A[9] => s_Result.IN0
i_A[9] => LessThan0.IN23
i_A[9] => LessThan1.IN23
i_A[9] => barrelshifter:u_shifter.i_data[9]
i_A[10] => Add0.IN22
i_A[10] => Add1.IN54
i_A[10] => s_Result.IN0
i_A[10] => s_Result.IN0
i_A[10] => s_Result.IN0
i_A[10] => LessThan0.IN22
i_A[10] => LessThan1.IN22
i_A[10] => barrelshifter:u_shifter.i_data[10]
i_A[11] => Add0.IN21
i_A[11] => Add1.IN53
i_A[11] => s_Result.IN0
i_A[11] => s_Result.IN0
i_A[11] => s_Result.IN0
i_A[11] => LessThan0.IN21
i_A[11] => LessThan1.IN21
i_A[11] => barrelshifter:u_shifter.i_data[11]
i_A[12] => Add0.IN20
i_A[12] => Add1.IN52
i_A[12] => s_Result.IN0
i_A[12] => s_Result.IN0
i_A[12] => s_Result.IN0
i_A[12] => LessThan0.IN20
i_A[12] => LessThan1.IN20
i_A[12] => barrelshifter:u_shifter.i_data[12]
i_A[13] => Add0.IN19
i_A[13] => Add1.IN51
i_A[13] => s_Result.IN0
i_A[13] => s_Result.IN0
i_A[13] => s_Result.IN0
i_A[13] => LessThan0.IN19
i_A[13] => LessThan1.IN19
i_A[13] => barrelshifter:u_shifter.i_data[13]
i_A[14] => Add0.IN18
i_A[14] => Add1.IN50
i_A[14] => s_Result.IN0
i_A[14] => s_Result.IN0
i_A[14] => s_Result.IN0
i_A[14] => LessThan0.IN18
i_A[14] => LessThan1.IN18
i_A[14] => barrelshifter:u_shifter.i_data[14]
i_A[15] => Add0.IN17
i_A[15] => Add1.IN49
i_A[15] => s_Result.IN0
i_A[15] => s_Result.IN0
i_A[15] => s_Result.IN0
i_A[15] => LessThan0.IN17
i_A[15] => LessThan1.IN17
i_A[15] => barrelshifter:u_shifter.i_data[15]
i_A[16] => Add0.IN16
i_A[16] => Add1.IN48
i_A[16] => s_Result.IN0
i_A[16] => s_Result.IN0
i_A[16] => s_Result.IN0
i_A[16] => LessThan0.IN16
i_A[16] => LessThan1.IN16
i_A[16] => barrelshifter:u_shifter.i_data[16]
i_A[17] => Add0.IN15
i_A[17] => Add1.IN47
i_A[17] => s_Result.IN0
i_A[17] => s_Result.IN0
i_A[17] => s_Result.IN0
i_A[17] => LessThan0.IN15
i_A[17] => LessThan1.IN15
i_A[17] => barrelshifter:u_shifter.i_data[17]
i_A[18] => Add0.IN14
i_A[18] => Add1.IN46
i_A[18] => s_Result.IN0
i_A[18] => s_Result.IN0
i_A[18] => s_Result.IN0
i_A[18] => LessThan0.IN14
i_A[18] => LessThan1.IN14
i_A[18] => barrelshifter:u_shifter.i_data[18]
i_A[19] => Add0.IN13
i_A[19] => Add1.IN45
i_A[19] => s_Result.IN0
i_A[19] => s_Result.IN0
i_A[19] => s_Result.IN0
i_A[19] => LessThan0.IN13
i_A[19] => LessThan1.IN13
i_A[19] => barrelshifter:u_shifter.i_data[19]
i_A[20] => Add0.IN12
i_A[20] => Add1.IN44
i_A[20] => s_Result.IN0
i_A[20] => s_Result.IN0
i_A[20] => s_Result.IN0
i_A[20] => LessThan0.IN12
i_A[20] => LessThan1.IN12
i_A[20] => barrelshifter:u_shifter.i_data[20]
i_A[21] => Add0.IN11
i_A[21] => Add1.IN43
i_A[21] => s_Result.IN0
i_A[21] => s_Result.IN0
i_A[21] => s_Result.IN0
i_A[21] => LessThan0.IN11
i_A[21] => LessThan1.IN11
i_A[21] => barrelshifter:u_shifter.i_data[21]
i_A[22] => Add0.IN10
i_A[22] => Add1.IN42
i_A[22] => s_Result.IN0
i_A[22] => s_Result.IN0
i_A[22] => s_Result.IN0
i_A[22] => LessThan0.IN10
i_A[22] => LessThan1.IN10
i_A[22] => barrelshifter:u_shifter.i_data[22]
i_A[23] => Add0.IN9
i_A[23] => Add1.IN41
i_A[23] => s_Result.IN0
i_A[23] => s_Result.IN0
i_A[23] => s_Result.IN0
i_A[23] => LessThan0.IN9
i_A[23] => LessThan1.IN9
i_A[23] => barrelshifter:u_shifter.i_data[23]
i_A[24] => Add0.IN8
i_A[24] => Add1.IN40
i_A[24] => s_Result.IN0
i_A[24] => s_Result.IN0
i_A[24] => s_Result.IN0
i_A[24] => LessThan0.IN8
i_A[24] => LessThan1.IN8
i_A[24] => barrelshifter:u_shifter.i_data[24]
i_A[25] => Add0.IN7
i_A[25] => Add1.IN39
i_A[25] => s_Result.IN0
i_A[25] => s_Result.IN0
i_A[25] => s_Result.IN0
i_A[25] => LessThan0.IN7
i_A[25] => LessThan1.IN7
i_A[25] => barrelshifter:u_shifter.i_data[25]
i_A[26] => Add0.IN6
i_A[26] => Add1.IN38
i_A[26] => s_Result.IN0
i_A[26] => s_Result.IN0
i_A[26] => s_Result.IN0
i_A[26] => LessThan0.IN6
i_A[26] => LessThan1.IN6
i_A[26] => barrelshifter:u_shifter.i_data[26]
i_A[27] => Add0.IN5
i_A[27] => Add1.IN37
i_A[27] => s_Result.IN0
i_A[27] => s_Result.IN0
i_A[27] => s_Result.IN0
i_A[27] => LessThan0.IN5
i_A[27] => LessThan1.IN5
i_A[27] => barrelshifter:u_shifter.i_data[27]
i_A[28] => Add0.IN4
i_A[28] => Add1.IN36
i_A[28] => s_Result.IN0
i_A[28] => s_Result.IN0
i_A[28] => s_Result.IN0
i_A[28] => LessThan0.IN4
i_A[28] => LessThan1.IN4
i_A[28] => barrelshifter:u_shifter.i_data[28]
i_A[29] => Add0.IN3
i_A[29] => Add1.IN35
i_A[29] => s_Result.IN0
i_A[29] => s_Result.IN0
i_A[29] => s_Result.IN0
i_A[29] => LessThan0.IN3
i_A[29] => LessThan1.IN3
i_A[29] => barrelshifter:u_shifter.i_data[29]
i_A[30] => Add0.IN2
i_A[30] => Add1.IN34
i_A[30] => s_Result.IN0
i_A[30] => s_Result.IN0
i_A[30] => s_Result.IN0
i_A[30] => LessThan0.IN2
i_A[30] => LessThan1.IN2
i_A[30] => barrelshifter:u_shifter.i_data[30]
i_A[31] => Add0.IN1
i_A[31] => Add1.IN33
i_A[31] => process_1.IN0
i_A[31] => s_Result.IN0
i_A[31] => s_Result.IN0
i_A[31] => s_Result.IN0
i_A[31] => LessThan0.IN1
i_A[31] => LessThan1.IN1
i_A[31] => barrelshifter:u_shifter.i_data[31]
i_A[31] => process_1.IN0
i_A[31] => process_1.IN0
i_B[0] => Add0.IN64
i_B[0] => s_Result.IN1
i_B[0] => s_Result.IN1
i_B[0] => s_Result.IN1
i_B[0] => LessThan0.IN64
i_B[0] => LessThan1.IN64
i_B[0] => Mux33.IN13
i_B[0] => barrelshifter:u_shifter.i_shift[0]
i_B[0] => Add1.IN32
i_B[1] => Add0.IN63
i_B[1] => s_Result.IN1
i_B[1] => s_Result.IN1
i_B[1] => s_Result.IN1
i_B[1] => LessThan0.IN63
i_B[1] => LessThan1.IN63
i_B[1] => Mux32.IN13
i_B[1] => barrelshifter:u_shifter.i_shift[1]
i_B[1] => Add1.IN31
i_B[2] => Add0.IN62
i_B[2] => s_Result.IN1
i_B[2] => s_Result.IN1
i_B[2] => s_Result.IN1
i_B[2] => LessThan0.IN62
i_B[2] => LessThan1.IN62
i_B[2] => Mux31.IN13
i_B[2] => barrelshifter:u_shifter.i_shift[2]
i_B[2] => Add1.IN30
i_B[3] => Add0.IN61
i_B[3] => s_Result.IN1
i_B[3] => s_Result.IN1
i_B[3] => s_Result.IN1
i_B[3] => LessThan0.IN61
i_B[3] => LessThan1.IN61
i_B[3] => Mux30.IN13
i_B[3] => barrelshifter:u_shifter.i_shift[3]
i_B[3] => Add1.IN29
i_B[4] => Add0.IN60
i_B[4] => s_Result.IN1
i_B[4] => s_Result.IN1
i_B[4] => s_Result.IN1
i_B[4] => LessThan0.IN60
i_B[4] => LessThan1.IN60
i_B[4] => Mux29.IN13
i_B[4] => barrelshifter:u_shifter.i_shift[4]
i_B[4] => Add1.IN28
i_B[5] => Add0.IN59
i_B[5] => s_Result.IN1
i_B[5] => s_Result.IN1
i_B[5] => s_Result.IN1
i_B[5] => LessThan0.IN59
i_B[5] => LessThan1.IN59
i_B[5] => Mux28.IN13
i_B[5] => Add1.IN27
i_B[6] => Add0.IN58
i_B[6] => s_Result.IN1
i_B[6] => s_Result.IN1
i_B[6] => s_Result.IN1
i_B[6] => LessThan0.IN58
i_B[6] => LessThan1.IN58
i_B[6] => Mux27.IN13
i_B[6] => Add1.IN26
i_B[7] => Add0.IN57
i_B[7] => s_Result.IN1
i_B[7] => s_Result.IN1
i_B[7] => s_Result.IN1
i_B[7] => LessThan0.IN57
i_B[7] => LessThan1.IN57
i_B[7] => Mux26.IN13
i_B[7] => Add1.IN25
i_B[8] => Add0.IN56
i_B[8] => s_Result.IN1
i_B[8] => s_Result.IN1
i_B[8] => s_Result.IN1
i_B[8] => LessThan0.IN56
i_B[8] => LessThan1.IN56
i_B[8] => Mux25.IN13
i_B[8] => Add1.IN24
i_B[9] => Add0.IN55
i_B[9] => s_Result.IN1
i_B[9] => s_Result.IN1
i_B[9] => s_Result.IN1
i_B[9] => LessThan0.IN55
i_B[9] => LessThan1.IN55
i_B[9] => Mux24.IN13
i_B[9] => Add1.IN23
i_B[10] => Add0.IN54
i_B[10] => s_Result.IN1
i_B[10] => s_Result.IN1
i_B[10] => s_Result.IN1
i_B[10] => LessThan0.IN54
i_B[10] => LessThan1.IN54
i_B[10] => Mux23.IN13
i_B[10] => Add1.IN22
i_B[11] => Add0.IN53
i_B[11] => s_Result.IN1
i_B[11] => s_Result.IN1
i_B[11] => s_Result.IN1
i_B[11] => LessThan0.IN53
i_B[11] => LessThan1.IN53
i_B[11] => Mux22.IN13
i_B[11] => Add1.IN21
i_B[12] => Add0.IN52
i_B[12] => s_Result.IN1
i_B[12] => s_Result.IN1
i_B[12] => s_Result.IN1
i_B[12] => LessThan0.IN52
i_B[12] => LessThan1.IN52
i_B[12] => Mux21.IN13
i_B[12] => Add1.IN20
i_B[13] => Add0.IN51
i_B[13] => s_Result.IN1
i_B[13] => s_Result.IN1
i_B[13] => s_Result.IN1
i_B[13] => LessThan0.IN51
i_B[13] => LessThan1.IN51
i_B[13] => Mux20.IN13
i_B[13] => Add1.IN19
i_B[14] => Add0.IN50
i_B[14] => s_Result.IN1
i_B[14] => s_Result.IN1
i_B[14] => s_Result.IN1
i_B[14] => LessThan0.IN50
i_B[14] => LessThan1.IN50
i_B[14] => Mux19.IN13
i_B[14] => Add1.IN18
i_B[15] => Add0.IN49
i_B[15] => s_Result.IN1
i_B[15] => s_Result.IN1
i_B[15] => s_Result.IN1
i_B[15] => LessThan0.IN49
i_B[15] => LessThan1.IN49
i_B[15] => Mux18.IN13
i_B[15] => Add1.IN17
i_B[16] => Add0.IN48
i_B[16] => s_Result.IN1
i_B[16] => s_Result.IN1
i_B[16] => s_Result.IN1
i_B[16] => LessThan0.IN48
i_B[16] => LessThan1.IN48
i_B[16] => Mux17.IN13
i_B[16] => Add1.IN16
i_B[17] => Add0.IN47
i_B[17] => s_Result.IN1
i_B[17] => s_Result.IN1
i_B[17] => s_Result.IN1
i_B[17] => LessThan0.IN47
i_B[17] => LessThan1.IN47
i_B[17] => Mux16.IN13
i_B[17] => Add1.IN15
i_B[18] => Add0.IN46
i_B[18] => s_Result.IN1
i_B[18] => s_Result.IN1
i_B[18] => s_Result.IN1
i_B[18] => LessThan0.IN46
i_B[18] => LessThan1.IN46
i_B[18] => Mux15.IN13
i_B[18] => Add1.IN14
i_B[19] => Add0.IN45
i_B[19] => s_Result.IN1
i_B[19] => s_Result.IN1
i_B[19] => s_Result.IN1
i_B[19] => LessThan0.IN45
i_B[19] => LessThan1.IN45
i_B[19] => Mux14.IN13
i_B[19] => Add1.IN13
i_B[20] => Add0.IN44
i_B[20] => s_Result.IN1
i_B[20] => s_Result.IN1
i_B[20] => s_Result.IN1
i_B[20] => LessThan0.IN44
i_B[20] => LessThan1.IN44
i_B[20] => Mux13.IN13
i_B[20] => Add1.IN12
i_B[21] => Add0.IN43
i_B[21] => s_Result.IN1
i_B[21] => s_Result.IN1
i_B[21] => s_Result.IN1
i_B[21] => LessThan0.IN43
i_B[21] => LessThan1.IN43
i_B[21] => Mux12.IN13
i_B[21] => Add1.IN11
i_B[22] => Add0.IN42
i_B[22] => s_Result.IN1
i_B[22] => s_Result.IN1
i_B[22] => s_Result.IN1
i_B[22] => LessThan0.IN42
i_B[22] => LessThan1.IN42
i_B[22] => Mux11.IN13
i_B[22] => Add1.IN10
i_B[23] => Add0.IN41
i_B[23] => s_Result.IN1
i_B[23] => s_Result.IN1
i_B[23] => s_Result.IN1
i_B[23] => LessThan0.IN41
i_B[23] => LessThan1.IN41
i_B[23] => Mux10.IN13
i_B[23] => Add1.IN9
i_B[24] => Add0.IN40
i_B[24] => s_Result.IN1
i_B[24] => s_Result.IN1
i_B[24] => s_Result.IN1
i_B[24] => LessThan0.IN40
i_B[24] => LessThan1.IN40
i_B[24] => Mux9.IN13
i_B[24] => Add1.IN8
i_B[25] => Add0.IN39
i_B[25] => s_Result.IN1
i_B[25] => s_Result.IN1
i_B[25] => s_Result.IN1
i_B[25] => LessThan0.IN39
i_B[25] => LessThan1.IN39
i_B[25] => Mux8.IN13
i_B[25] => Add1.IN7
i_B[26] => Add0.IN38
i_B[26] => s_Result.IN1
i_B[26] => s_Result.IN1
i_B[26] => s_Result.IN1
i_B[26] => LessThan0.IN38
i_B[26] => LessThan1.IN38
i_B[26] => Mux7.IN13
i_B[26] => Add1.IN6
i_B[27] => Add0.IN37
i_B[27] => s_Result.IN1
i_B[27] => s_Result.IN1
i_B[27] => s_Result.IN1
i_B[27] => LessThan0.IN37
i_B[27] => LessThan1.IN37
i_B[27] => Mux6.IN13
i_B[27] => Add1.IN5
i_B[28] => Add0.IN36
i_B[28] => s_Result.IN1
i_B[28] => s_Result.IN1
i_B[28] => s_Result.IN1
i_B[28] => LessThan0.IN36
i_B[28] => LessThan1.IN36
i_B[28] => Mux5.IN13
i_B[28] => Add1.IN4
i_B[29] => Add0.IN35
i_B[29] => s_Result.IN1
i_B[29] => s_Result.IN1
i_B[29] => s_Result.IN1
i_B[29] => LessThan0.IN35
i_B[29] => LessThan1.IN35
i_B[29] => Mux4.IN13
i_B[29] => Add1.IN3
i_B[30] => Add0.IN34
i_B[30] => s_Result.IN1
i_B[30] => s_Result.IN1
i_B[30] => s_Result.IN1
i_B[30] => LessThan0.IN34
i_B[30] => LessThan1.IN34
i_B[30] => Mux3.IN13
i_B[30] => Add1.IN2
i_B[31] => Add0.IN33
i_B[31] => process_1.IN1
i_B[31] => s_Result.IN1
i_B[31] => s_Result.IN1
i_B[31] => s_Result.IN1
i_B[31] => LessThan0.IN33
i_B[31] => LessThan1.IN33
i_B[31] => Mux2.IN13
i_B[31] => Add1.IN1
i_B[31] => process_1.IN1
i_B[31] => process_1.IN1
o_Result[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_Result[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_Result[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Result[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Result[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Result[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Result[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Result[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Result[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Result[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Result[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Result[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Result[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Result[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Result[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Result[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Result[16] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Result[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Result[18] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Result[19] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Result[20] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Result[21] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Result[22] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Result[23] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Result[24] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Result[25] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Result[26] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Result[27] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Result[28] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Result[29] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Result[30] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Result[31] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_Overflow <= Mux34.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|alu:u_alu|barrelshifter:u_shifter
i_data[0] => ShiftLeft0.IN32
i_data[0] => ShiftRight0.IN32
i_data[0] => ShiftRight1.IN32
i_data[0] => Mux31.IN3
i_data[1] => ShiftLeft0.IN31
i_data[1] => ShiftRight0.IN31
i_data[1] => ShiftRight1.IN31
i_data[1] => Mux30.IN3
i_data[2] => ShiftLeft0.IN30
i_data[2] => ShiftRight0.IN30
i_data[2] => ShiftRight1.IN30
i_data[2] => Mux29.IN3
i_data[3] => ShiftLeft0.IN29
i_data[3] => ShiftRight0.IN29
i_data[3] => ShiftRight1.IN29
i_data[3] => Mux28.IN3
i_data[4] => ShiftLeft0.IN28
i_data[4] => ShiftRight0.IN28
i_data[4] => ShiftRight1.IN28
i_data[4] => Mux27.IN3
i_data[5] => ShiftLeft0.IN27
i_data[5] => ShiftRight0.IN27
i_data[5] => ShiftRight1.IN27
i_data[5] => Mux26.IN3
i_data[6] => ShiftLeft0.IN26
i_data[6] => ShiftRight0.IN26
i_data[6] => ShiftRight1.IN26
i_data[6] => Mux25.IN3
i_data[7] => ShiftLeft0.IN25
i_data[7] => ShiftRight0.IN25
i_data[7] => ShiftRight1.IN25
i_data[7] => Mux24.IN3
i_data[8] => ShiftLeft0.IN24
i_data[8] => ShiftRight0.IN24
i_data[8] => ShiftRight1.IN24
i_data[8] => Mux23.IN3
i_data[9] => ShiftLeft0.IN23
i_data[9] => ShiftRight0.IN23
i_data[9] => ShiftRight1.IN23
i_data[9] => Mux22.IN3
i_data[10] => ShiftLeft0.IN22
i_data[10] => ShiftRight0.IN22
i_data[10] => ShiftRight1.IN22
i_data[10] => Mux21.IN3
i_data[11] => ShiftLeft0.IN21
i_data[11] => ShiftRight0.IN21
i_data[11] => ShiftRight1.IN21
i_data[11] => Mux20.IN3
i_data[12] => ShiftLeft0.IN20
i_data[12] => ShiftRight0.IN20
i_data[12] => ShiftRight1.IN20
i_data[12] => Mux19.IN3
i_data[13] => ShiftLeft0.IN19
i_data[13] => ShiftRight0.IN19
i_data[13] => ShiftRight1.IN19
i_data[13] => Mux18.IN3
i_data[14] => ShiftLeft0.IN18
i_data[14] => ShiftRight0.IN18
i_data[14] => ShiftRight1.IN18
i_data[14] => Mux17.IN3
i_data[15] => ShiftLeft0.IN17
i_data[15] => ShiftRight0.IN17
i_data[15] => ShiftRight1.IN17
i_data[15] => Mux16.IN3
i_data[16] => ShiftLeft0.IN16
i_data[16] => ShiftRight0.IN16
i_data[16] => ShiftRight1.IN16
i_data[16] => Mux15.IN3
i_data[17] => ShiftLeft0.IN15
i_data[17] => ShiftRight0.IN15
i_data[17] => ShiftRight1.IN15
i_data[17] => Mux14.IN3
i_data[18] => ShiftLeft0.IN14
i_data[18] => ShiftRight0.IN14
i_data[18] => ShiftRight1.IN14
i_data[18] => Mux13.IN3
i_data[19] => ShiftLeft0.IN13
i_data[19] => ShiftRight0.IN13
i_data[19] => ShiftRight1.IN13
i_data[19] => Mux12.IN3
i_data[20] => ShiftLeft0.IN12
i_data[20] => ShiftRight0.IN12
i_data[20] => ShiftRight1.IN12
i_data[20] => Mux11.IN3
i_data[21] => ShiftLeft0.IN11
i_data[21] => ShiftRight0.IN11
i_data[21] => ShiftRight1.IN11
i_data[21] => Mux10.IN3
i_data[22] => ShiftLeft0.IN10
i_data[22] => ShiftRight0.IN10
i_data[22] => ShiftRight1.IN10
i_data[22] => Mux9.IN3
i_data[23] => ShiftLeft0.IN9
i_data[23] => ShiftRight0.IN9
i_data[23] => ShiftRight1.IN9
i_data[23] => Mux8.IN3
i_data[24] => ShiftLeft0.IN8
i_data[24] => ShiftRight0.IN8
i_data[24] => ShiftRight1.IN8
i_data[24] => Mux7.IN3
i_data[25] => ShiftLeft0.IN7
i_data[25] => ShiftRight0.IN7
i_data[25] => ShiftRight1.IN7
i_data[25] => Mux6.IN3
i_data[26] => ShiftLeft0.IN6
i_data[26] => ShiftRight0.IN6
i_data[26] => ShiftRight1.IN6
i_data[26] => Mux5.IN3
i_data[27] => ShiftLeft0.IN5
i_data[27] => ShiftRight0.IN5
i_data[27] => ShiftRight1.IN5
i_data[27] => Mux4.IN3
i_data[28] => ShiftLeft0.IN4
i_data[28] => ShiftRight0.IN4
i_data[28] => ShiftRight1.IN4
i_data[28] => Mux3.IN3
i_data[29] => ShiftLeft0.IN3
i_data[29] => ShiftRight0.IN3
i_data[29] => ShiftRight1.IN3
i_data[29] => Mux2.IN3
i_data[30] => ShiftLeft0.IN2
i_data[30] => ShiftRight0.IN2
i_data[30] => ShiftRight1.IN2
i_data[30] => Mux1.IN3
i_data[31] => ShiftLeft0.IN1
i_data[31] => ShiftRight0.IN1
i_data[31] => ShiftRight1.IN0
i_data[31] => ShiftRight1.IN1
i_data[31] => Mux0.IN3
i_shift[0] => ShiftLeft0.IN37
i_shift[0] => ShiftRight0.IN37
i_shift[0] => ShiftRight1.IN37
i_shift[1] => ShiftLeft0.IN36
i_shift[1] => ShiftRight0.IN36
i_shift[1] => ShiftRight1.IN36
i_shift[2] => ShiftLeft0.IN35
i_shift[2] => ShiftRight0.IN35
i_shift[2] => ShiftRight1.IN35
i_shift[3] => ShiftLeft0.IN34
i_shift[3] => ShiftRight0.IN34
i_shift[3] => ShiftRight1.IN34
i_shift[4] => ShiftLeft0.IN33
i_shift[4] => ShiftRight0.IN33
i_shift[4] => ShiftRight1.IN33
i_op[0] => Mux0.IN5
i_op[0] => Mux1.IN5
i_op[0] => Mux2.IN5
i_op[0] => Mux3.IN5
i_op[0] => Mux4.IN5
i_op[0] => Mux5.IN5
i_op[0] => Mux6.IN5
i_op[0] => Mux7.IN5
i_op[0] => Mux8.IN5
i_op[0] => Mux9.IN5
i_op[0] => Mux10.IN5
i_op[0] => Mux11.IN5
i_op[0] => Mux12.IN5
i_op[0] => Mux13.IN5
i_op[0] => Mux14.IN5
i_op[0] => Mux15.IN5
i_op[0] => Mux16.IN5
i_op[0] => Mux17.IN5
i_op[0] => Mux18.IN5
i_op[0] => Mux19.IN5
i_op[0] => Mux20.IN5
i_op[0] => Mux21.IN5
i_op[0] => Mux22.IN5
i_op[0] => Mux23.IN5
i_op[0] => Mux24.IN5
i_op[0] => Mux25.IN5
i_op[0] => Mux26.IN5
i_op[0] => Mux27.IN5
i_op[0] => Mux28.IN5
i_op[0] => Mux29.IN5
i_op[0] => Mux30.IN5
i_op[0] => Mux31.IN5
i_op[1] => Mux0.IN4
i_op[1] => Mux1.IN4
i_op[1] => Mux2.IN4
i_op[1] => Mux3.IN4
i_op[1] => Mux4.IN4
i_op[1] => Mux5.IN4
i_op[1] => Mux6.IN4
i_op[1] => Mux7.IN4
i_op[1] => Mux8.IN4
i_op[1] => Mux9.IN4
i_op[1] => Mux10.IN4
i_op[1] => Mux11.IN4
i_op[1] => Mux12.IN4
i_op[1] => Mux13.IN4
i_op[1] => Mux14.IN4
i_op[1] => Mux15.IN4
i_op[1] => Mux16.IN4
i_op[1] => Mux17.IN4
i_op[1] => Mux18.IN4
i_op[1] => Mux19.IN4
i_op[1] => Mux20.IN4
i_op[1] => Mux21.IN4
i_op[1] => Mux22.IN4
i_op[1] => Mux23.IN4
i_op[1] => Mux24.IN4
i_op[1] => Mux25.IN4
i_op[1] => Mux26.IN4
i_op[1] => Mux27.IN4
i_op[1] => Mux28.IN4
i_op[1] => Mux29.IN4
i_op[1] => Mux30.IN4
i_op[1] => Mux31.IN4
o_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|adder_n:u_branch_adder
iA[0] => Add0.IN32
iA[1] => Add0.IN31
iA[2] => Add0.IN30
iA[3] => Add0.IN29
iA[4] => Add0.IN28
iA[5] => Add0.IN27
iA[6] => Add0.IN26
iA[7] => Add0.IN25
iA[8] => Add0.IN24
iA[9] => Add0.IN23
iA[10] => Add0.IN22
iA[11] => Add0.IN21
iA[12] => Add0.IN20
iA[13] => Add0.IN19
iA[14] => Add0.IN18
iA[15] => Add0.IN17
iA[16] => Add0.IN16
iA[17] => Add0.IN15
iA[18] => Add0.IN14
iA[19] => Add0.IN13
iA[20] => Add0.IN12
iA[21] => Add0.IN11
iA[22] => Add0.IN10
iA[23] => Add0.IN9
iA[24] => Add0.IN8
iA[25] => Add0.IN7
iA[26] => Add0.IN6
iA[27] => Add0.IN5
iA[28] => Add0.IN4
iA[29] => Add0.IN3
iA[30] => Add0.IN2
iA[31] => Add0.IN1
iB[0] => Add0.IN64
iB[1] => Add0.IN63
iB[2] => Add0.IN62
iB[3] => Add0.IN61
iB[4] => Add0.IN60
iB[5] => Add0.IN59
iB[6] => Add0.IN58
iB[7] => Add0.IN57
iB[8] => Add0.IN56
iB[9] => Add0.IN55
iB[10] => Add0.IN54
iB[11] => Add0.IN53
iB[12] => Add0.IN52
iB[13] => Add0.IN51
iB[14] => Add0.IN50
iB[15] => Add0.IN49
iB[16] => Add0.IN48
iB[17] => Add0.IN47
iB[18] => Add0.IN46
iB[19] => Add0.IN45
iB[20] => Add0.IN44
iB[21] => Add0.IN43
iB[22] => Add0.IN42
iB[23] => Add0.IN41
iB[24] => Add0.IN40
iB[25] => Add0.IN39
iB[26] => Add0.IN38
iB[27] => Add0.IN37
iB[28] => Add0.IN36
iB[29] => Add0.IN35
iB[30] => Add0.IN34
iB[31] => Add0.IN33
oSum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|processor:u_processor|adder_n:u_jalr_adder
iA[0] => Add0.IN32
iA[1] => Add0.IN31
iA[2] => Add0.IN30
iA[3] => Add0.IN29
iA[4] => Add0.IN28
iA[5] => Add0.IN27
iA[6] => Add0.IN26
iA[7] => Add0.IN25
iA[8] => Add0.IN24
iA[9] => Add0.IN23
iA[10] => Add0.IN22
iA[11] => Add0.IN21
iA[12] => Add0.IN20
iA[13] => Add0.IN19
iA[14] => Add0.IN18
iA[15] => Add0.IN17
iA[16] => Add0.IN16
iA[17] => Add0.IN15
iA[18] => Add0.IN14
iA[19] => Add0.IN13
iA[20] => Add0.IN12
iA[21] => Add0.IN11
iA[22] => Add0.IN10
iA[23] => Add0.IN9
iA[24] => Add0.IN8
iA[25] => Add0.IN7
iA[26] => Add0.IN6
iA[27] => Add0.IN5
iA[28] => Add0.IN4
iA[29] => Add0.IN3
iA[30] => Add0.IN2
iA[31] => Add0.IN1
iB[0] => Add0.IN64
iB[1] => Add0.IN63
iB[2] => Add0.IN62
iB[3] => Add0.IN61
iB[4] => Add0.IN60
iB[5] => Add0.IN59
iB[6] => Add0.IN58
iB[7] => Add0.IN57
iB[8] => Add0.IN56
iB[9] => Add0.IN55
iB[10] => Add0.IN54
iB[11] => Add0.IN53
iB[12] => Add0.IN52
iB[13] => Add0.IN51
iB[14] => Add0.IN50
iB[15] => Add0.IN49
iB[16] => Add0.IN48
iB[17] => Add0.IN47
iB[18] => Add0.IN46
iB[19] => Add0.IN45
iB[20] => Add0.IN44
iB[21] => Add0.IN43
iB[22] => Add0.IN42
iB[23] => Add0.IN41
iB[24] => Add0.IN40
iB[25] => Add0.IN39
iB[26] => Add0.IN38
iB[27] => Add0.IN37
iB[28] => Add0.IN36
iB[29] => Add0.IN35
iB[30] => Add0.IN34
iB[31] => Add0.IN33
oSum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oSum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


