16Bit VSM CPU design based on Ben Easter's youtube videos.
This was my first big verilog project so the code quality is meh.