$date
	Sat Nov 14 10:49:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # enabled $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 1 % notQ $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
1"
#10
0"
#11
1%
0!
1$
#12
0$
#15
1"
#20
0"
#22
1#
#25
0%
1!
1"
#30
0"
#35
1%
0!
1"
#40
0"
#45
0%
1!
1"
#50
0"
#52
0#
#55
1"
#60
0"
#62
1#
#65
1%
0!
1"
#70
0"
#75
0%
1!
1"
#80
0"
#85
1%
0!
1"
#90
0"
#95
0%
1!
1"
#100
0"
#105
1%
0!
1"
#110
0"
#115
0%
1!
1"
#120
0"
#125
1%
0!
1"
#130
0"
#135
0%
1!
1"
#140
0"
#145
1%
0!
1"
#150
0"
