module test_clock();
wire clk;

clock c1(clk);
endmodule