#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 28 23:23:49 2022
# Process ID: 8832
# Current directory: V:/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24812 V:\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 939.734 ; gain = 251.895
update_compile_order -fileset sources_1
open_bd_design {V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:tri_io_buf:1.0 - tri_io_buf_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- Arm.com:CortexM:CORTEXM3_AXI:1.0 - Cortex_M3_0
cell handle is /Cortex_M3_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_single_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_xip_quad_spi_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding cell -- Arm.com:user:DAPLink_to_Arty_shield:1.0 - DAPLink_to_Arty_shield_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_DAPLink
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_interconnect_aresetn
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_peripheral_aresetn1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_sysresetn_or
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <m3_for_arty_a7> from BD file <V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.402 ; gain = 159.633
