<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>1023209067</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5416</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.439</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.561</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.330</twTotPathDel><twClkSkew dest = "0.588" src = "0.662">0.074</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.828</twLogDel><twRouteDel>11.502</twRouteDel><twTotDel>19.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.579</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.312</twTotPathDel><twClkSkew dest = "0.588" src = "0.662">0.074</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.856</twLogDel><twRouteDel>11.456</twRouteDel><twTotDel>19.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType="FF">boolean_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.340</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType='FF'>boolean_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>Maddsub_n0113_5_1</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_lut&lt;2&gt;</twBEL><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_cy&lt;5&gt;</twBEL><twBEL>Maddsub_n0113_5_1_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>Maddsub_n0113_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Mmux_M_adder_alufn1012</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>M_tester_ctr_q[3]_GND_21_o_add_9_OUT&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn823</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Mmux_M_adder_alufn822</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn825_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>N760</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N759</twComp><twBEL>Mmux_M_adder_alufn835_F</twBEL><twBEL>Mmux_M_adder_alufn835</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>M_adder_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105213</twComp><twBEL>Mmux_M_adder_a1052011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Mmux_M_adder_a105201</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>boolean_basic_pass/N773</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>boolean_basic_pass/N773</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_M_adder_alufn1019</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>boolean_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>M_tester_state_q_FSM_FFd1-In23</twComp><twBEL>boolean_basic_pass/_n0161_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>boolean_basic_pass/_n0161_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>M_tester_ctr_q_0_5</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>4.570</twLogDel><twRouteDel>14.770</twRouteDel><twTotDel>19.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.621</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.265</twTotPathDel><twClkSkew dest = "0.588" src = "0.667">0.079</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.786</twLogDel><twRouteDel>11.479</twRouteDel><twTotDel>19.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.622</twSlack><twSrc BELType="FF">boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType="FF">boolean_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.332</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType='FF'>boolean_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>Maddsub_n0113_5_1</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_cy&lt;5&gt;</twBEL><twBEL>Maddsub_n0113_5_1_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>Maddsub_n0113_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Mmux_M_adder_alufn1012</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>M_tester_ctr_q[3]_GND_21_o_add_9_OUT&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn823</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Mmux_M_adder_alufn822</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn825_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>N760</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N759</twComp><twBEL>Mmux_M_adder_alufn835_F</twBEL><twBEL>Mmux_M_adder_alufn835</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>M_adder_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105213</twComp><twBEL>Mmux_M_adder_a1052011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Mmux_M_adder_a105201</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>boolean_basic_pass/N773</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>boolean_basic_pass/N773</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_M_adder_alufn1019</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>boolean_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>M_tester_state_q_FSM_FFd1-In23</twComp><twBEL>boolean_basic_pass/_n0161_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>boolean_basic_pass/_n0161_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>M_tester_ctr_q_0_5</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>4.547</twLogDel><twRouteDel>14.785</twRouteDel><twTotDel>19.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.628</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.269</twTotPathDel><twClkSkew dest = "0.594" src = "0.662">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_3</twComp><twBEL>compare_basic_fail/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>compare_basic_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_compare_basic_fail_state[1]</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.877</twLogDel><twRouteDel>11.392</twRouteDel><twTotDel>19.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.635</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">shifter_fail/M_tester_state_q_FSM_FFd3</twDest><twTotPathDel>19.312</twTotPathDel><twClkSkew dest = "0.332" src = "0.350">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>shifter_fail/M_tester_state_q_FSM_FFd3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>n0027&lt;7&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;7&gt;</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>M_adder_n</twComp><twBEL>adder/Mmux_s_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>M_adder_n</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>boolean_fail/M_tester_state_q_FSM_FFd3-In10</twComp><twBEL>Mmux_io_led&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>io_led_5_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_b1814</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd3-In9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_shifter_fail_state[2]</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>M_shifter_fail_state[2]</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In10</twBEL><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3</twBEL></twPathDel><twLogDel>7.105</twLogDel><twRouteDel>12.207</twRouteDel><twTotDel>19.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.639</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.247</twTotPathDel><twClkSkew dest = "0.588" src = "0.667">0.079</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.814</twLogDel><twRouteDel>11.433</twRouteDel><twTotDel>19.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.642</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.249</twTotPathDel><twClkSkew dest = "0.588" src = "0.662">0.074</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adder_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.828</twLogDel><twRouteDel>11.421</twRouteDel><twTotDel>19.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.646</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.251</twTotPathDel><twClkSkew dest = "0.594" src = "0.662">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_3</twComp><twBEL>compare_basic_fail/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>compare_basic_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_compare_basic_fail_state[1]</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.905</twLogDel><twRouteDel>11.346</twRouteDel><twTotDel>19.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.651</twSlack><twSrc BELType="FF">shifter_fail/M_tester_state_q_FSM_FFd2_1</twSrc><twDest BELType="FF">alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twTotPathDel>19.282</twTotPathDel><twClkSkew dest = "0.315" src = "0.347">0.032</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>shifter_fail/M_tester_state_q_FSM_FFd2_1</twSrc><twDest BELType='FF'>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X7Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd2_2</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_1_9</twComp><twBEL>shifter_fail/test_b&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>M_shifter_fail_test_b[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_2_2</twComp><twBEL>Mmux_M_adder_b182</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Mmux_M_adder_b181</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_2</twComp><twBEL>Mmux_M_adder_b188</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Mmux_M_adder_b187</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_0_1_0</twComp><twBEL>Mmux_M_adder_b1814</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>M_adder_b[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out183</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out171</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174_G</twBEL><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105112</twComp><twBEL>Mmux_M_adder_a10542111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Mmux_M_adder_a1054211</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Mmux_M_adder_a10182</twComp><twBEL>Mmux_M_adder_a1024_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N398</twComp><twBEL>Mmux_M_adder_a10171_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N399</twComp><twBEL>M_adder_alufn&lt;5&gt;1451_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>N399</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>alu_basic_pass/Mcompar_n0012_lut&lt;0&gt;</twBEL><twBEL>alu_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_0</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>alu_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_alu_basic_pass_state[1]</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>alu_basic_pass/M_tester_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_2</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twBEL></twPathDel><twLogDel>4.569</twLogDel><twRouteDel>14.713</twRouteDel><twTotDel>19.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.660</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.231</twTotPathDel><twClkSkew dest = "0.588" src = "0.662">0.074</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adder_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.856</twLogDel><twRouteDel>11.375</twRouteDel><twTotDel>19.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType="FF">boolean_basic_pass/M_tester_ctr_q_2_3</twDest><twTotPathDel>19.289</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType='FF'>boolean_basic_pass/M_tester_ctr_q_2_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>Maddsub_n0113_5_1</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_lut&lt;2&gt;</twBEL><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_cy&lt;5&gt;</twBEL><twBEL>Maddsub_n0113_5_1_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>Maddsub_n0113_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Mmux_M_adder_alufn1012</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>M_tester_ctr_q[3]_GND_21_o_add_9_OUT&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn823</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Mmux_M_adder_alufn822</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn825_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>N760</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N759</twComp><twBEL>Mmux_M_adder_alufn835_F</twBEL><twBEL>Mmux_M_adder_alufn835</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>M_adder_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105213</twComp><twBEL>Mmux_M_adder_a1052011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Mmux_M_adder_a105201</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>boolean_basic_pass/N773</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>boolean_basic_pass/N773</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_M_adder_alufn1019</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>boolean_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>M_tester_state_q_FSM_FFd1-In23</twComp><twBEL>boolean_basic_pass/_n0161_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>boolean_basic_pass/_n0161_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>M_tester_ctr_q_2_3_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_2_3</twBEL></twPathDel><twLogDel>4.519</twLogDel><twRouteDel>14.770</twRouteDel><twTotDel>19.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.673</twSlack><twSrc BELType="FF">boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType="FF">boolean_basic_pass/M_tester_ctr_q_2_3</twDest><twTotPathDel>19.281</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType='FF'>boolean_basic_pass/M_tester_ctr_q_2_3</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>Maddsub_n0113_5_1</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_cy&lt;5&gt;</twBEL><twBEL>Maddsub_n0113_5_1_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>Maddsub_n0113_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Mmux_M_adder_alufn1012</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>M_tester_ctr_q[3]_GND_21_o_add_9_OUT&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn823</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Mmux_M_adder_alufn822</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn825_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>N760</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N759</twComp><twBEL>Mmux_M_adder_alufn835_F</twBEL><twBEL>Mmux_M_adder_alufn835</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>M_adder_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105213</twComp><twBEL>Mmux_M_adder_a1052011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Mmux_M_adder_a105201</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>boolean_basic_pass/N773</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>boolean_basic_pass/N773</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_M_adder_alufn1019</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>boolean_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>M_tester_state_q_FSM_FFd1-In23</twComp><twBEL>boolean_basic_pass/_n0161_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>boolean_basic_pass/_n0161_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>M_tester_ctr_q_2_3_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_2_3</twBEL></twPathDel><twLogDel>4.496</twLogDel><twRouteDel>14.785</twRouteDel><twTotDel>19.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">compare_fail/M_tester_ctr_q_2</twSrc><twDest BELType="FF">alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twTotPathDel>19.271</twTotPathDel><twClkSkew dest = "0.620" src = "0.630">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>compare_fail/M_tester_ctr_q_2</twSrc><twDest BELType='FF'>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>M_tester_ctr_q_2_4</twComp><twBEL>compare_fail/M_tester_ctr_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>M_tester_ctr_q_2_4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_tester_ctr_q_0_4</twComp><twBEL>compare_fail/test_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>M_compare_fail_test_a[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_2</twComp><twBEL>Mmux_M_adder_b2013</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Mmux_M_adder_b1612</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_2</twComp><twBEL>Mmux_M_adder_b2017_F</twBEL><twBEL>Mmux_M_adder_b2017</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>Mmux_M_adder_b2016</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_b2018</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>M_adder_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out183</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out171</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174_G</twBEL><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105112</twComp><twBEL>Mmux_M_adder_a10542111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Mmux_M_adder_a1054211</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Mmux_M_adder_a10182</twComp><twBEL>Mmux_M_adder_a1024_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N398</twComp><twBEL>Mmux_M_adder_a10171_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N399</twComp><twBEL>M_adder_alufn&lt;5&gt;1451_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>N399</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>alu_basic_pass/Mcompar_n0012_lut&lt;0&gt;</twBEL><twBEL>alu_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_0</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>alu_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_alu_basic_pass_state[1]</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>alu_basic_pass/M_tester_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_2</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twBEL></twPathDel><twLogDel>4.856</twLogDel><twRouteDel>14.415</twRouteDel><twTotDel>19.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.686</twSlack><twSrc BELType="FF">boolean_fail/M_tester_ctr_q_0</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.253</twTotPathDel><twClkSkew dest = "0.283" src = "0.309">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_fail/M_tester_ctr_q_0</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_0_6</twComp><twBEL>boolean_fail/M_tester_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>M_tester_ctr_q_0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_1</twComp><twBEL>boolean_fail/Mmux_test_a121</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>M_boolean_fail_test_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_1_2_1</twComp><twBEL>Mmux_M_adder_a323_G</twBEL><twBEL>Mmux_M_adder_a323</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Mmux_M_adder_a322</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.786</twLogDel><twRouteDel>11.467</twRouteDel><twTotDel>19.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.688</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.204</twTotPathDel><twClkSkew dest = "0.594" src = "0.667">0.073</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_3</twComp><twBEL>compare_basic_fail/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>compare_basic_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_compare_basic_fail_state[1]</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.835</twLogDel><twRouteDel>11.369</twRouteDel><twTotDel>19.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.694</twSlack><twSrc BELType="FF">boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType="FF">boolean_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.260</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_basic_pass/M_tester_ctr_q_1_1</twSrc><twDest BELType='FF'>boolean_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X20Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>boolean_basic_pass/M_tester_ctr_q_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>Maddsub_n0113_5_1</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd1_cy&lt;5&gt;</twBEL><twBEL>Maddsub_n0113_5_1_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>Maddsub_n0113_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Mmux_M_adder_alufn1012</twComp><twBEL>boolean_basic_pass/Maddsub_n0113_Madd_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>M_tester_ctr_q[3]_GND_21_o_add_9_OUT&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn823</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Mmux_M_adder_alufn822</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_alufn823</twComp><twBEL>Mmux_M_adder_alufn825_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.570</twDelInfo><twComp>N760</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N759</twComp><twBEL>Mmux_M_adder_alufn835_F</twBEL><twBEL>Mmux_M_adder_alufn835</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>M_adder_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105213</twComp><twBEL>Mmux_M_adder_a1052011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Mmux_M_adder_a105201</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>boolean_basic_pass/N773</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>boolean_basic_pass/N773</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>boolean_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Mmux_M_adder_alufn1019</twComp><twBEL>boolean_basic_pass/Mcompar_n0012_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.371</twDelInfo><twComp>boolean_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>M_tester_state_q_FSM_FFd1-In23</twComp><twBEL>boolean_basic_pass/_n0161_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>boolean_basic_pass/_n0161_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>M_tester_ctr_q_0_5</twComp><twBEL>boolean_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>4.358</twLogDel><twRouteDel>14.902</twRouteDel><twTotDel>19.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.695</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">shifter_fail/M_tester_state_q_FSM_FFd3</twDest><twTotPathDel>19.247</twTotPathDel><twClkSkew dest = "0.332" src = "0.355">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>shifter_fail/M_tester_state_q_FSM_FFd3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>n0027&lt;7&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;7&gt;</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>M_adder_n</twComp><twBEL>adder/Mmux_s_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>M_adder_n</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>boolean_fail/M_tester_state_q_FSM_FFd3-In10</twComp><twBEL>Mmux_io_led&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>io_led_5_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_b1814</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd3-In9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_shifter_fail_state[2]</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>shifter_fail/M_tester_state_q_FSM_FFd3-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>M_shifter_fail_state[2]</twComp><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3-In10</twBEL><twBEL>shifter_fail/M_tester_state_q_FSM_FFd3</twBEL></twPathDel><twLogDel>7.063</twLogDel><twRouteDel>12.184</twRouteDel><twTotDel>19.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.696</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.211</twTotPathDel><twClkSkew dest = "0.604" src = "0.662">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>M_tester_ctr_q_2_1_0</twComp><twBEL>compare_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_1</twComp><twBEL>compare_fail/M_tester_state_q_FSM_FFd1-In3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>compare_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>M_tester_ctr_q_0_4</twComp><twBEL>compare_fail/M_tester_ctr_q_0_rstpot</twBEL><twBEL>compare_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.794</twLogDel><twRouteDel>11.417</twRouteDel><twTotDel>19.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.699</twSlack><twSrc BELType="FF">compare_basic_pass/M_tester_ctr_q_1</twSrc><twDest BELType="FF">alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twTotPathDel>19.274</twTotPathDel><twClkSkew dest = "0.620" src = "0.612">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>compare_basic_pass/M_tester_ctr_q_1</twSrc><twDest BELType='FF'>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X13Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y39.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>M_tester_ctr_q_3_0</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>M_tester_ctr_q_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/test_b&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>M_compare_basic_pass_test_b[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_compare_basic_pass_state[1]</twComp><twBEL>Mmux_M_adder_b1811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>Mmux_M_adder_b1810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_0_1_0</twComp><twBEL>Mmux_M_adder_b1814</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>M_adder_b[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out183</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out171</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174_G</twBEL><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105112</twComp><twBEL>Mmux_M_adder_a10542111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Mmux_M_adder_a1054211</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Mmux_M_adder_a10182</twComp><twBEL>Mmux_M_adder_a1024_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N398</twComp><twBEL>Mmux_M_adder_a10171_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N399</twComp><twBEL>M_adder_alufn&lt;5&gt;1451_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>N399</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>alu_basic_pass/Mcompar_n0012_lut&lt;0&gt;</twBEL><twBEL>alu_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_0</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>alu_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_alu_basic_pass_state[1]</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>alu_basic_pass/M_tester_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_2</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twBEL></twPathDel><twLogDel>4.403</twLogDel><twRouteDel>14.871</twRouteDel><twTotDel>19.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.184</twTotPathDel><twClkSkew dest = "0.588" src = "0.667">0.079</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adder_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.786</twLogDel><twRouteDel>11.398</twRouteDel><twTotDel>19.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">boolean_fail/M_tester_ctr_q_0</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twTotPathDel>19.235</twTotPathDel><twClkSkew dest = "0.283" src = "0.309">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>boolean_fail/M_tester_ctr_q_0</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_state_q_FSM_FFd2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_0_6</twComp><twBEL>boolean_fail/M_tester_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>M_tester_ctr_q_0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_1</twComp><twBEL>boolean_fail/Mmux_test_a121</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>M_boolean_fail_test_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_1_2_1</twComp><twBEL>Mmux_M_adder_a323_G</twBEL><twBEL>Mmux_M_adder_a323</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Mmux_M_adder_a322</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_2</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>compare_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_compare_basic_pass_state[0]</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twLogDel>7.814</twLogDel><twRouteDel>11.421</twRouteDel><twTotDel>19.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.706</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.186</twTotPathDel><twClkSkew dest = "0.594" src = "0.667">0.073</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_3</twComp><twBEL>compare_basic_fail/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>compare_basic_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_compare_basic_fail_state[1]</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_fail/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.863</twLogDel><twRouteDel>11.323</twRouteDel><twTotDel>19.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.710</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_fail/M_tester_ctr_q_2</twDest><twTotPathDel>19.199</twTotPathDel><twClkSkew dest = "0.606" src = "0.662">0.056</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_fail/M_tester_ctr_q_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>n0027&lt;7&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;7&gt;</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>M_adder_n</twComp><twBEL>adder/Mmux_s_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>M_adder_n</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_alufn&lt;5&gt;12712</twComp><twBEL>Mmux_io_led&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>io_led_6_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a143</twComp><twBEL>compare_fail/n00181</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>compare_fail/n00181</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_tester_ctr_q_0_4</twComp><twBEL>compare_fail/_n0278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>compare_fail/_n0278_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>M_tester_ctr_q_2_4</twComp><twBEL>compare_fail/M_tester_ctr_q_2_rstpot</twBEL><twBEL>compare_fail/M_tester_ctr_q_2</twBEL></twPathDel><twLogDel>7.066</twLogDel><twRouteDel>12.133</twRouteDel><twTotDel>19.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.714</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">compare_fail/M_tester_ctr_q_0</twDest><twTotPathDel>19.193</twTotPathDel><twClkSkew dest = "0.604" src = "0.662">0.058</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>compare_fail/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>M_tester_ctr_q_2_1_0</twComp><twBEL>compare_fail/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_fail/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_fail/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_1</twComp><twBEL>compare_fail/M_tester_state_q_FSM_FFd1-In3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>compare_fail/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>M_tester_ctr_q_0_4</twComp><twBEL>compare_fail/M_tester_ctr_q_0_rstpot</twBEL><twBEL>compare_fail/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.822</twLogDel><twRouteDel>11.371</twRouteDel><twTotDel>19.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twDest><twTotPathDel>19.180</twTotPathDel><twClkSkew dest = "0.595" src = "0.662">0.067</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_s_rs_B[0]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>adder/Mmux_s_rs_lut[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>adder/Mmux_s_rs_lut[0]_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adder_basic_pass/Mmux_test_a162</twComp><twBEL>adder_basic_pass/Mcompar_n0012_lut&lt;1&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>adder_basic_pass/N712</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>adder_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>adder_basic_pass/Mcompar_n0012_lut&lt;1&gt;</twBEL><twBEL>adder_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>adder_basic_pass/_n0162_inv</twComp><twBEL>adder_basic_pass/_n0162_inv1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>adder_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_basic_pass_state[1]</twComp><twBEL>adder_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>adder_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_3</twComp><twBEL>adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twBEL></twPathDel><twLogDel>7.593</twLogDel><twRouteDel>11.587</twRouteDel><twTotDel>19.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.720</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType="FF">compare_basic_pass/M_tester_ctr_q_0</twDest><twTotPathDel>19.166</twTotPathDel><twClkSkew dest = "0.588" src = "0.667">0.079</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_5_2</twSrc><twDest BELType='FF'>compare_basic_pass/M_tester_ctr_q_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>M_tester_ctr_q_5_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>M_tester_ctr_q_3_2_0</twComp><twBEL>alu_basic_pass/Sh776831</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>alu_basic_pass/Sh77683</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_4_3</twComp><twBEL>alu_basic_pass/Mmux_test_a4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>M_alu_basic_pass_test_a[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_alu_fail_test_a[12]</twComp><twBEL>Mmux_M_adder_a85_G</twBEL><twBEL>Mmux_M_adder_a85</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B12</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>M_adder_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M0</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>n0027&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_s_rs_A&lt;9&gt;_0</twComp><twBEL>Mmux_M_adder_a102204</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Mmux_s_rs_A&lt;0&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp><twBEL>Mmux_s_rs_A&lt;0&gt;_0_rt</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>M_adder_out[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105384</twComp><twBEL>Mmux_M_adder_a105384_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N367</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_a105384</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>io_led_7_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>compare_basic_pass/Mcompar_n0012_lut&lt;0&gt;1</twBEL><twBEL>compare_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>compare_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_3</twComp><twBEL>compare_basic_pass/M_tester_state_q_FSM_FFd1-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>compare_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adder_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>compare_basic_pass/M_tester_ctr_q_0_1</twComp><twBEL>compare_basic_pass/M_tester_ctr_q_0</twBEL></twPathDel><twLogDel>7.814</twLogDel><twRouteDel>11.352</twRouteDel><twTotDel>19.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">compare_fail/M_tester_state_q_FSM_FFd2</twSrc><twDest BELType="FF">alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twTotPathDel>19.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>compare_fail/M_tester_state_q_FSM_FFd2</twSrc><twDest BELType='FF'>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X21Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_compare_fail_state[1]</twComp><twBEL>compare_fail/M_tester_state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>M_compare_fail_state[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_tester_ctr_q_0_4</twComp><twBEL>compare_fail/test_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>M_compare_fail_test_a[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_2</twComp><twBEL>Mmux_M_adder_b2013</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Mmux_M_adder_b1612</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_1_2</twComp><twBEL>Mmux_M_adder_b2017_F</twBEL><twBEL>Mmux_M_adder_b2017</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>Mmux_M_adder_b2016</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io_led_7_OBUF</twComp><twBEL>Mmux_M_adder_b2018</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>M_adder_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out183</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out171</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out176</twComp><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174_G</twBEL><twBEL>M_adder_alufn&lt;1&gt;_mmx_out174</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>M_adder_alufn&lt;1&gt;_mmx_out17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_M_adder_a105112</twComp><twBEL>Mmux_M_adder_a10542111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>Mmux_M_adder_a1054211</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Mmux_M_adder_a10182</twComp><twBEL>Mmux_M_adder_a1024_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N398</twComp><twBEL>Mmux_M_adder_a10171_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N212</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N399</twComp><twBEL>M_adder_alufn&lt;5&gt;1451_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>N399</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>alu_basic_pass/Mcompar_n0012_lut&lt;0&gt;</twBEL><twBEL>alu_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>alu_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_1_0</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd2-In1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y43.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>alu_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_alu_basic_pass_state[1]</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>alu_basic_pass/M_tester_state_q_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>M_tester_state_q_FSM_FFd1_2</twComp><twBEL>alu_basic_pass/M_tester_state_q_FSM_FFd1_2</twBEL></twPathDel><twLogDel>4.761</twLogDel><twRouteDel>14.478</twRouteDel><twTotDel>19.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType="FF">adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twDest><twTotPathDel>19.172</twTotPathDel><twClkSkew dest = "0.595" src = "0.662">0.067</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu_basic_pass/M_tester_ctr_q_4_2</twSrc><twDest BELType='FF'>adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>M_tester_ctr_q_1_3_0</twComp><twBEL>alu_basic_pass/M_tester_ctr_q_4_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>M_tester_ctr_q_4_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>M_tester_ctr_q_2_4_0</twComp><twBEL>alu_basic_pass/Sh776122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Sh77612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>shifter_basic_pass/M_tester_ctr_q_3_2</twComp><twBEL>Mmux_M_adder_a32211_F</twBEL><twBEL>Mmux_M_adder_a32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Mmux_M_adder_a3221</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Sh77672</twComp><twBEL>Mmux_M_adder_a324</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.B9</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>M_adder_a[9]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>adder/Mmult_n0027</twComp><twBEL>adder/Mmult_n0027</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.321</twDelInfo><twComp>n0027&lt;7&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp><twBEL>adder/Mmux_s_rs_lut&lt;7&gt;</twBEL><twBEL>adder/Mmux_s_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder/Mmux_s_rs_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>adder/Mmux_s_rs_cy[11]</twComp><twBEL>adder/Mmux_s_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>M_adder_out[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Mmux_M_adder_a10182</twComp><twBEL>adder_basic_pass/Mcompar_n0012_lut&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>adder_basic_pass/N598</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>adder_basic_pass/Mcompar_n0012_cy[3]</twComp><twBEL>adder_basic_pass/Mcompar_n0012_lut&lt;3&gt;</twBEL><twBEL>adder_basic_pass/Mcompar_n0012_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>adder_basic_pass/Mcompar_n0012_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>adder_basic_pass/_n0162_inv</twComp><twBEL>adder_basic_pass/_n0162_inv1_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>adder_basic_pass/n0012</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>M_adder_basic_pass_state[1]</twComp><twBEL>adder_basic_pass/M_tester_state_q_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>adder_basic_pass/M_tester_state_q_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>M_tester_state_q_FSM_FFd2_2_3</twComp><twBEL>adder_basic_pass/M_tester_state_q_FSM_FFd2_2</twBEL></twPathDel><twLogDel>7.048</twLogDel><twRouteDel>12.124</twRouteDel><twTotDel>19.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_tester_state_q_FSM_FFd2_1_3/CLK" logResource="compare_basic_fail/M_tester_state_q_FSM_FFd2_1/CK" locationPin="SLICE_X20Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_tester_state_q_FSM_FFd2_1_0/CLK" logResource="alu_basic_pass/M_tester_state_q_FSM_FFd2_1/CK" locationPin="SLICE_X4Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[3]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_0/CK" locationPin="SLICE_X8Y52.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[3]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_1/CK" locationPin="SLICE_X8Y52.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[3]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_2/CK" locationPin="SLICE_X8Y52.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[3]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_3/CK" locationPin="SLICE_X8Y52.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[7]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_4/CK" locationPin="SLICE_X8Y53.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[7]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_5/CK" locationPin="SLICE_X8Y53.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[7]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_6/CK" locationPin="SLICE_X8Y53.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[7]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_7/CK" locationPin="SLICE_X8Y53.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[11]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_8/CK" locationPin="SLICE_X8Y54.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[11]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_9/CK" locationPin="SLICE_X8Y54.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[11]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_10/CK" locationPin="SLICE_X8Y54.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[11]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_11/CK" locationPin="SLICE_X8Y54.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[15]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_12/CK" locationPin="SLICE_X8Y55.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[15]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_13/CK" locationPin="SLICE_X8Y55.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[15]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_14/CK" locationPin="SLICE_X8Y55.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="multi_seven_seg/seg_ctr/M_ctr_q[15]/CLK" logResource="multi_seven_seg/seg_ctr/M_ctr_q_15/CK" locationPin="SLICE_X8Y55.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="reset_cond/M_stage_q[2]/CLK" logResource="reset_cond/M_stage_q_3/CK" locationPin="SLICE_X0Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="reset_cond/M_stage_q[2]/SR" logResource="reset_cond/M_stage_q_3/SR" locationPin="SLICE_X0Y2.SR" clockNet="M_reset_cond_in"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="reset_cond/M_stage_q[2]/CLK" logResource="reset_cond/M_stage_q_0/CK" locationPin="SLICE_X0Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="reset_cond/M_stage_q[2]/CLK" logResource="reset_cond/M_stage_q_1/CK" locationPin="SLICE_X0Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="reset_cond/M_stage_q[2]/CLK" logResource="reset_cond/M_stage_q_2/CK" locationPin="SLICE_X0Y2.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu_fail/M_tester_state_q_FSM_FFd3-In3/CLK" logResource="alu_fail/M_display_test_timer_q_17/CK" locationPin="SLICE_X0Y32.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="alu_fail/M_tester_state_q_FSM_FFd3-In3/SR" logResource="alu_fail/M_display_test_timer_q_17/SR" locationPin="SLICE_X0Y32.SR" clockNet="M_reset_cond_out"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu_basic_pass/M_tester_ctr_q_1_1/CLK" logResource="alu_basic_pass/M_tester_ctr_q_1_1/CK" locationPin="SLICE_X0Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_tester_ctr_q_3_3/CLK" logResource="alu_basic_pass/M_tester_ctr_q_3/CK" locationPin="SLICE_X0Y40.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_tester_ctr_q_2_10/CLK" logResource="alu_basic_pass/M_tester_ctr_q_2/CK" locationPin="SLICE_X0Y41.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="M_tester_ctr_q_2_2_0/CLK" logResource="alu_basic_pass/M_tester_ctr_q_2_2/CK" locationPin="SLICE_X0Y42.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.439</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1023209067</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12064</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>19.439</twMinPer><twFootnote number="1" /><twMaxFreq>51.443</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 06 07:42:29 2019 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 268 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
