// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/22/2018 16:28:46"
                                                                                
// Verilog Test Bench template for design : p3
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module p3_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg [15:0] address;
reg [15:0] alu1;
reg [15:0] alu2;
reg clk;
reg [1:0] memwrite;
reg [3:0] opcode;
reg [2:0] regaddress;
reg [15:0] storedata;
reg writereg;
// wires                                               
wire [15:0]  Address;
wire [15:0]  aluOutput;
wire [1:0]  memWrite;
wire [2:0]  regAddress;
wire [15:0]  storeData;
wire writeReg;

// assign statements (if any)                          
p3 i1 (
// port map - connection between master ports and signals/registers   
	.Address(Address),
	.address(address),
	.alu1(alu1),
	.alu2(alu2),
	.aluOutput(aluOutput),
	.clk(clk),
	.memWrite(memWrite),
	.memwrite(memwrite),
	.opcode(opcode),
	.regAddress(regAddress),
	.regaddress(regaddress),
	.storeData(storeData),
	.storedata(storedata),
	.writeReg(writeReg),
	.writereg(writereg)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

