{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1494620984525 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494620984539 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1494620984713 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1494620984713 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494620985129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494620985162 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494620985733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494620985733 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494620985733 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494620985733 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1494620985737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494620985742 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1494620989364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1494620989384 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1494620989388 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1494620989389 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494620989390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494620989390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494620989390 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1494620989390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494620989447 ""}  } { { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 115 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494620989447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494620990530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494620990564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494620990564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494620990567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494620990569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494620990571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494620990571 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494620990573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494620990574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494620990575 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494620990575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494620990823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494620995420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494620995984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494620996083 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494620996922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494620996922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494620997991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494621000613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494621000613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494621000945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494621000950 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1494621000950 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494621000950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1494621001051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494621001245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494621001936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494621002094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494621003099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494621004332 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 140 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1494621006356 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 121 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 121 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { SW[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 124 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { SW[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 124 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { SW[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 124 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { SW[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 124 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { G_SENSOR_INT } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 146 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { ADC_SDAT } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 154 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 158 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 158 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 158 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_IN[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 162 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_IN[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 162 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_IN[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 166 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_IN[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 166 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 148 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0_D\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0_D\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0_D\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0_D\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0_D\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0_D\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0_D\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0_D\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0_D\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0_D\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0_D\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0_D\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0_D\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0_D\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0_D\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[16] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0_D\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[17] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0_D\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[18] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0_D\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[19] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0_D\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[20] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0_D\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[21] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0_D\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[22] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0_D\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[23] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0_D\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[24] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0_D\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[25] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0_D\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[26] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0_D\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[27] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0_D\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[28] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0_D\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[29] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0_D\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[30] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0_D\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[31] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0_D\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[32] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0_D\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[33] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1_D\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1_D\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1_D\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1_D\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1_D\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1_D\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1_D\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1_D\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1_D\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1_D\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[16] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[17] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[18] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[19] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[20] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[21] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[22] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[23] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[24] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1_D\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[25] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1_D\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[26] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1_D\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[27] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1_D\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[28] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1_D\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[29] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1_D\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[30] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1_D\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[31] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1_D\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[32] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1_D\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[33] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0_D\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_D\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0_D\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 115 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006356 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1494621006356 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 140 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1494621006381 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1494621006381 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 133 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 148 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 157 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently disabled " "Pin GPIO_0_D\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently disabled " "Pin GPIO_0_D\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently disabled " "Pin GPIO_0_D\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently disabled " "Pin GPIO_0_D\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently disabled " "Pin GPIO_0_D\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently disabled " "Pin GPIO_0_D\[13\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently disabled " "Pin GPIO_0_D\[15\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[16] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[17] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[18] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[19] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[20] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[21] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[22] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[23] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[24] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[25] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[26] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[27] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[28] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[29] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[30] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[31] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[32] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[33] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[0] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[1] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[2] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[3] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[4] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[5] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[6] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[8] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[10] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[11] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[12] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[13] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[14] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[15] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[16] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[17] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[18] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[19] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[20] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[21] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[22] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[23] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[24] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[25] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[26] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[27] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[28] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[29] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[30] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[31] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[32] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_1_D[33] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 165 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1_D[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently disabled " "Pin GPIO_0_D\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[7] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { GPIO_0_D[9] } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "DE0_NANO.v" "" { Text "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.v" 161 0 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/FPGA/experiments/UART/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494621006381 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1494621006381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.fit.smsg " "Generated suppressed messages file D:/PROJECTS/FPGA/experiments/UART/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494621006663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494621007315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 23:30:07 2017 " "Processing ended: Fri May 12 23:30:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494621007315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494621007315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494621007315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494621007315 ""}
