( ( nil
  version "2.1"
  mapType "incremental"
  blockName "inv03f"
  repList "auCdl schematic"
  stopList "auCdl"
  hierDelim "."
  netlistDir "/home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/LVS_run/"
 )
( model
( "ADC/inv03f/schematic" "inv03f" )
 )
( "inv03f" "ihnl/cds0/map" )
 )
