blk_mem_gen_v8_2.v,verilog,blk_mem_gen_v8_2,../../../../../Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/rom_pic/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v,
rom_pic.v,verilog,xil_defaultlib,../../../../../Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/rom_pic/sim/rom_pic.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
