$date
	Sun Sep 24 20:36:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_counter_0to7 $end
$var wire 1 ! delay $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 3 $ counter [2:0] $end
$var reg 1 ! delay $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
1"
0!
$end
#5
1#
#10
0#
0"
#15
b1 $
0#
#20
b10 $
0#
#25
b11 $
0#
#30
b100 $
1!
0#
#35
b101 $
0#
#40
b110 $
0#
#45
b111 $
0#
#50
0#
