$date
	Tue Jun 25 07:00:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regs_tb $end
$var wire 1 ! rs2_rd_data $end
$var wire 1 " rs1_rd_data $end
$var parameter 32 # CLK_PERIOD $end
$var parameter 32 $ CLK_PERIOD_HALF $end
$var parameter 32 % CLK_PERIOD_QUAR $end
$var reg 1 & clk $end
$var reg 5 ' rd [4:0] $end
$var reg 32 ( rd_wr_data [31:0] $end
$var reg 1 ) rd_wr_en $end
$var reg 5 * rs1 [4:0] $end
$var reg 5 + rs2 [4:0] $end
$var reg 1 , rs_rd_en $end
$var reg 1 - rst $end
$scope module regs_inst $end
$var wire 1 & clk $end
$var wire 1 . need_write $end
$var wire 5 / rd [4:0] $end
$var wire 32 0 rd_wr_data [31:0] $end
$var wire 1 ) rd_wr_en $end
$var wire 5 1 rs1 [4:0] $end
$var wire 5 2 rs2 [4:0] $end
$var wire 1 , rs_rd_en $end
$var wire 1 - rst $end
$var wire 1 ! rs2_rd_data $end
$var wire 1 " rs1_rd_data $end
$var reg 5 3 r_rs1 [4:0] $end
$var reg 5 4 r_rs2 [4:0] $end
$var integer 32 5 i [31:0] $end
$scope begin sync_read_process $end
$upscope $end
$scope begin sync_write_process $end
$upscope $end
$upscope $end
$scope task print_x $end
$upscope $end
$scope task read_rs $end
$upscope $end
$scope task write_rd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 %
b101 $
b1010 #
$end
#0
$dumpvars
b100000 5
bx 4
bx 3
b0 2
b0 1
b0 0
b0 /
0.
1-
0,
b0 +
b0 *
0)
b0 (
b0 '
0&
x"
x!
$end
#5000
b100000 5
1&
#10000
0&
#15000
b100000 5
1&
#20000
0&
#25000
b100000 5
1&
#30000
0&
#35000
b100000 5
1&
#40000
0&
#45000
b100000 5
1&
#50000
b1001000110100 (
b1001000110100 0
1)
0-
0&
#55000
1&
#57000
0)
#60000
1.
b1001100001110110 (
b1001100001110110 0
b1 '
b1 /
1)
0&
#65000
1&
#67000
0.
0)
#70000
b1 +
b1 2
1,
0&
#75000
0!
0"
b1 4
b0 3
1&
#77000
0,
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
0&
#125000
1&
#130000
0&
#135000
1&
#140000
0&
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#177000
