#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f5d310 .scope module, "Moore00Tester" "Moore00Tester" 2 4;
 .timescale -4 -4;
v00000000027ad630_0 .net "clk", 0 0, v0000000002712e90_0;  1 drivers
v00000000027ad590_0 .var/i "i", 31 0;
v00000000027adef0_0 .var "in", 0 0;
v00000000027ad6d0_0 .net "out", 0 0, L_00000000027adbd0;  1 drivers
v00000000027adc70_0 .var "resetn", 0 0;
v00000000027ada90_0 .var "sequence", 64 1;
E_000000000274f550 .event posedge, v0000000002712e90_0;
S_0000000002746550 .scope module, "myClock" "Clock_gen" 2 10, 3 3 0, S_0000000000f5d310;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_000000000274f010 .param/l "PERIOD" 0 3 5, +C4<00000000000000000000000000001010>;
v0000000002712e90_0 .var "clk", 0 0;
S_00000000027466d0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 10, 3 10 0, S_0000000002746550;
 .timescale -4 -4;
S_0000000002712930 .scope module, "myMoore" "Moore00" 2 11, 4 2 0, S_0000000000f5d310;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Resetn"
    .port_info 2 /INPUT 1 "w"
    .port_info 3 /OUTPUT 1 "z"
P_0000000002712ab0 .param/l "A" 0 4 7, C4<000>;
P_0000000002712ae8 .param/l "B" 0 4 7, C4<001>;
P_0000000002712b20 .param/l "C" 0 4 7, C4<010>;
P_0000000002712b58 .param/l "D" 0 4 7, C4<011>;
P_0000000002712b90 .param/l "E" 0 4 7, C4<100>;
v0000000002746850_0 .net "Clock", 0 0, v0000000002712e90_0;  alias, 1 drivers
v0000000002712bd0_0 .net "Resetn", 0 0, v00000000027adc70_0;  1 drivers
v0000000002712c70_0 .var "Y", 3 1;
L_00000000027ae198 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000000027addb0_0 .net/2u *"_s0", 2 0, L_00000000027ae198;  1 drivers
v00000000027ade50_0 .net "w", 0 0, v00000000027adef0_0;  1 drivers
v00000000027ad450_0 .var "y", 3 1;
v00000000027ad4f0_0 .net "z", 0 0, L_00000000027adbd0;  alias, 1 drivers
E_000000000274f090/0 .event negedge, v0000000002712bd0_0;
E_000000000274f090/1 .event posedge, v0000000002712e90_0;
E_000000000274f090 .event/or E_000000000274f090/0, E_000000000274f090/1;
E_000000000274f5d0 .event edge, v00000000027ad450_0, v00000000027ade50_0;
L_00000000027adbd0 .cmp/eq 3, v00000000027ad450_0, L_00000000027ae198;
    .scope S_0000000002746550;
T_0 ;
    %fork t_1, S_00000000027466d0;
    %jmp t_0;
    .scope S_00000000027466d0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002712e90_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002712e90_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0000000002746550;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002712930;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000027ad450_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0000000002712930;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0000000002712930;
T_3 ;
    %wait E_000000000274f5d0;
    %load/vec4 v00000000027ad450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v00000000027ade50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v00000000027ade50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
T_3.10 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v00000000027ade50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
T_3.12 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v00000000027ade50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
T_3.14 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v00000000027ade50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002712c70_0, 0, 3;
T_3.16 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002712930;
T_4 ;
    %wait E_000000000274f090;
    %load/vec4 v0000000002712bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000027ad450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002712c70_0;
    %assign/vec4 v00000000027ad450_0, 0;
T_4.1 ;
    %vpi_call 4 32 "$display", "y = %b %b %b", &PV<v00000000027ad450_0, 2, 1>, &PV<v00000000027ad450_0, 1, 1>, &PV<v00000000027ad450_0, 0, 1> {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f5d310;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027adef0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000f5d310;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ad590_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000f5d310;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027adc70_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0000000000f5d310;
T_8 ;
    %pushi/vec4 2740412137, 0, 32;
    %concati/vec4 3069878202, 0, 32;
    %store/vec4 v00000000027ada90_0, 0, 64;
    %delay 640, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000f5d310;
T_9 ;
    %wait E_000000000274f550;
    %load/vec4 v00000000027ad590_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz  T_9.0, 5;
    %load/vec4 v00000000027ada90_0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v00000000027ad590_0;
    %sub;
    %pad/s 34;
    %subi 1, 0, 34;
    %part/s 1;
    %assign/vec4 v00000000027adef0_0, 0;
T_9.0 ;
    %load/vec4 v00000000027ad590_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027ad590_0, 0, 32;
    %vpi_call 2 41 "$display", "i=%d, Inputs: clk=%d, resetn=%d, in=%d. Outputs: out=%d", v00000000027ad590_0, v00000000027ad630_0, v00000000027adc70_0, v00000000027adef0_0, v00000000027ad6d0_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\Moore00Tester.v";
    ".\Clock_gen.v";
    ".\Moore00.v";
