<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41a3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    61.37 --||-- Mem Ch  0: Reads (MB/s):  6219.41 --|
|--            Writes(MB/s):    22.03 --||--            Writes(MB/s):  3084.74 --|
|-- Mem Ch  1: Reads (MB/s):    60.11 --||-- Mem Ch  1: Reads (MB/s):  6222.41 --|
|--            Writes(MB/s):    26.08 --||--            Writes(MB/s):  3088.18 --|
|-- Mem Ch  2: Reads (MB/s):    57.69 --||-- Mem Ch  2: Reads (MB/s):  6220.34 --|
|--            Writes(MB/s):    21.87 --||--            Writes(MB/s):  3084.99 --|
|-- Mem Ch  3: Reads (MB/s):    60.70 --||-- Mem Ch  3: Reads (MB/s):  6223.16 --|
|--            Writes(MB/s):    25.85 --||--            Writes(MB/s):  3089.42 --|
|-- NODE 0 Mem Read (MB/s) :   239.86 --||-- NODE 1 Mem Read (MB/s) : 24885.32 --|
|-- NODE 0 Mem Write(MB/s) :    95.83 --||-- NODE 1 Mem Write(MB/s) : 12347.33 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     204533 --|
|-- NODE 0 Memory (MB/s):      335.69 --||-- NODE 1 Memory (MB/s):    37232.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25125.18                --|
            |--                System Write Throughput(MB/s):      12443.15                --|
            |--               System Memory Throughput(MB/s):      37568.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4279
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     191 M        72     991 K   466 K   1050 K    36      36  
 1     492          12      31 M   234 M    252       0    1198 K
-----------------------------------------------------------------------
 *     191 M        84      32 M   234 M   1051 K    36    1199 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 28.69        
Core2: 29.35        Core3: 29.07        
Core4: 27.66        Core5: 27.36        
Core6: 28.00        Core7: 26.13        
Core8: 27.52        Core9: 25.67        
Core10: 24.93        Core11: 27.87        
Core12: 26.58        Core13: 23.84        
Core14: 28.81        Core15: 26.13        
Core16: 29.10        Core17: 25.89        
Core18: 29.13        Core19: 29.20        
Core20: 29.99        Core21: 26.73        
Core22: 30.04        Core23: 26.49        
Core24: 29.74        Core25: 25.84        
Core26: 30.44        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.94
DDR read Latency(ns)
Socket0: 48889.52
Socket1: 415.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.13        Core1: 27.72        
Core2: 31.34        Core3: 27.47        
Core4: 31.56        Core5: 27.13        
Core6: 29.89        Core7: 26.93        
Core8: 28.62        Core9: 22.71        
Core10: 27.07        Core11: 23.15        
Core12: 29.46        Core13: 25.14        
Core14: 27.98        Core15: 29.37        
Core16: 30.14        Core17: 23.82        
Core18: 28.46        Core19: 30.29        
Core20: 29.23        Core21: 29.81        
Core22: 30.23        Core23: 27.50        
Core24: 28.51        Core25: 24.12        
Core26: 30.96        Core27: 21.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.20
Socket1: 26.05
DDR read Latency(ns)
Socket0: 49692.85
Socket1: 427.65
irq_total: 261297.244153587
cpu_total: 19.09
cpu_0: 0.93
cpu_1: 42.89
cpu_2: 0.07
cpu_3: 42.15
cpu_4: 0.07
cpu_5: 50.13
cpu_6: 0.00
cpu_7: 34.18
cpu_8: 0.00
cpu_9: 9.64
cpu_10: 0.07
cpu_11: 43.42
cpu_12: 0.00
cpu_13: 43.75
cpu_14: 0.00
cpu_15: 33.58
cpu_16: 0.07
cpu_17: 38.70
cpu_18: 0.07
cpu_19: 32.58
cpu_20: 0.07
cpu_21: 38.96
cpu_22: 0.07
cpu_23: 37.23
cpu_24: 0.00
cpu_25: 42.95
cpu_26: 0.07
cpu_27: 42.62
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 193519
Total_rx_packets: 193519
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1345258
Total_tx_packets_phy: 1345258
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1345259
Total_tx_packets: 1345259
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 13546626
Total_rx_bytes_phy: 13546626
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12126163510
Total_tx_bytes: 12126163510
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12131535484
Total_tx_bytes_phy: 12131535484
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 193523
Total_rx_packets_phy: 193523
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12772287
Total_rx_bytes: 12772287


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 29.89        
Core2: 29.75        Core3: 28.01        
Core4: 29.29        Core5: 26.75        
Core6: 32.72        Core7: 30.06        
Core8: 30.77        Core9: 22.79        
Core10: 28.50        Core11: 22.74        
Core12: 27.49        Core13: 21.88        
Core14: 29.93        Core15: 30.06        
Core16: 22.73        Core17: 24.21        
Core18: 21.96        Core19: 29.89        
Core20: 30.12        Core21: 28.71        
Core22: 20.05        Core23: 23.24        
Core24: 26.95        Core25: 24.20        
Core26: 29.71        Core27: 21.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 25.41
DDR read Latency(ns)
Socket0: 49262.71
Socket1: 434.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 30.09        
Core2: 31.03        Core3: 27.59        
Core4: 31.60        Core5: 26.50        
Core6: 27.76        Core7: 29.45        
Core8: 29.62        Core9: 23.82        
Core10: 27.55        Core11: 22.90        
Core12: 27.65        Core13: 23.78        
Core14: 29.01        Core15: 29.96        
Core16: 29.49        Core17: 23.58        
Core18: 30.81        Core19: 28.61        
Core20: 31.24        Core21: 29.22        
Core22: 29.69        Core23: 23.63        
Core24: 27.86        Core25: 22.78        
Core26: 29.95        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.69
Socket1: 25.37
DDR read Latency(ns)
Socket0: 50711.55
Socket1: 437.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 30.56        
Core2: 28.68        Core3: 28.07        
Core4: 32.37        Core5: 26.67        
Core6: 30.88        Core7: 24.45        
Core8: 29.66        Core9: 25.06        
Core10: 29.12        Core11: 25.54        
Core12: 28.54        Core13: 25.80        
Core14: 28.32        Core15: 23.46        
Core16: 28.88        Core17: 24.12        
Core18: 31.82        Core19: 28.34        
Core20: 29.82        Core21: 29.31        
Core22: 29.62        Core23: 23.05        
Core24: 28.57        Core25: 23.56        
Core26: 28.51        Core27: 21.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.65
Socket1: 25.29
DDR read Latency(ns)
Socket0: 50853.96
Socket1: 436.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 30.52        
Core2: 29.92        Core3: 28.26        
Core4: 29.37        Core5: 27.03        
Core6: 30.85        Core7: 23.90        
Core8: 29.21        Core9: 24.85        
Core10: 26.84        Core11: 25.79        
Core12: 27.55        Core13: 25.44        
Core14: 27.68        Core15: 22.61        
Core16: 28.22        Core17: 24.66        
Core18: 28.48        Core19: 24.52        
Core20: 28.71        Core21: 29.81        
Core22: 28.79        Core23: 24.70        
Core24: 28.91        Core25: 24.32        
Core26: 28.57        Core27: 23.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 25.31
DDR read Latency(ns)
Socket0: 50075.92
Socket1: 432.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17433
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409095030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409098386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204618414; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204618414; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204615731; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204615731; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204620142; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204620142; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204624138; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204624138; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003887641; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4192154; Consumed Joules: 255.87; Watts: 42.62; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2356190; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14409191826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409194666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204678879; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204678879; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204679047; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204679047; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204679167; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204679167; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204679137; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204679137; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003989558; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6127563; Consumed Joules: 374.00; Watts: 62.29; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5517084; Consumed DRAM Joules: 84.41; DRAM Watts: 14.06
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44eb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.61     340 K    834 K    0.59    0.11    0.01    0.02    12208        3       14     70
   1    1     0.05   0.17   0.27    0.75      66 M     74 M    0.11    0.22    0.15    0.16     5096    11369      126     59
   2    0     0.00   0.30   0.00    0.60    6504       26 K    0.75    0.12    0.00    0.02      112        0        0     69
   3    1     0.07   0.18   0.37    0.84      80 M     90 M    0.12    0.21    0.12    0.13     4480    13926      139     59
   4    0     0.00   0.27   0.00    0.61    4461       19 K    0.77    0.12    0.00    0.02     2184        0        0     69
   5    1     0.15   0.25   0.61    1.15      86 M    102 M    0.15    0.23    0.06    0.07     4928    15140       58     59
   6    0     0.00   0.27   0.00    0.60    3316       17 K    0.81    0.12    0.00    0.02      168        0        0     69
   7    1     0.12   0.34   0.35    0.86      48 M     58 M    0.16    0.27    0.04    0.05      168     8432       92     59
   8    0     0.00   0.29   0.00    0.61    3222       20 K    0.84    0.13    0.00    0.02      336        0        0     69
   9    1     0.07   0.74   0.10    0.60    2931 K   4132 K    0.29    0.39    0.00    0.01      168      390       39     59
  10    0     0.00   0.29   0.00    0.60    2550       18 K    0.86    0.14    0.00    0.02      168        0        0     68
  11    1     0.11   0.25   0.44    0.94      66 M     79 M    0.16    0.27    0.06    0.07     2464    11695       41     58
  12    0     0.00   0.31   0.00    0.60    4424       19 K    0.78    0.17    0.00    0.02      336        0        0     69
  13    1     0.23   0.37   0.62    1.13      61 M     77 M    0.20    0.31    0.03    0.03     3304    10829       76     58
  14    0     0.00   0.29   0.00    0.60    4259       21 K    0.81    0.18    0.00    0.02      336        0        0     69
  15    1     0.14   0.43   0.32    0.82      42 M     50 M    0.16    0.29    0.03    0.04      168     6292      181     58
  16    0     0.00   0.30   0.00    0.60      13 K     46 K    0.70    0.16    0.01    0.02      336        0        0     69
  17    1     0.05   0.15   0.30    0.76      68 M     77 M    0.12    0.26    0.15    0.17     4704    12088       29     58
  18    0     0.00   0.34   0.00    0.60      16 K     51 K    0.69    0.10    0.01    0.02      896        0        0     70
  19    1     0.10   0.42   0.25    0.69      40 M     47 M    0.14    0.26    0.04    0.05      616     7264       35     60
  20    0     0.00   0.29   0.00    0.60    3809       23 K    0.84    0.11    0.00    0.02     2800        0        0     70
  21    1     0.14   0.54   0.25    0.69      34 M     41 M    0.17    0.26    0.03    0.03      112     5812       30     60
  22    0     0.00   0.29   0.00    0.60    4331       21 K    0.80    0.11    0.00    0.02      168        0        0     70
  23    1     0.09   0.31   0.30    0.78      48 M     57 M    0.15    0.27    0.05    0.06     1792     8705       78     60
  24    0     0.00   0.27   0.00    0.60    2469       21 K    0.88    0.11    0.00    0.02      168        0        0     70
  25    1     0.12   0.27   0.45    0.94      66 M     78 M    0.16    0.27    0.06    0.07     4424    12020       43     59
  26    0     0.00   0.28   0.00    0.60    3497       19 K    0.82    0.12    0.00    0.02      616        0        0     69
  27    1     0.15   0.30   0.49    1.00      66 M     81 M    0.18    0.27    0.05    0.06     3248    12445       40     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     413 K   1161 K    0.64    0.12    0.01    0.02    20832        3       14     61
 SKT    1     0.11   0.31   0.37    0.89     781 M    921 M    0.15    0.26    0.05    0.06    35672   136407     1007     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.88     781 M    922 M    0.15    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.77 %

 C1 core residency: 26.34 %; C3 core residency: 0.38 %; C6 core residency: 52.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.18     0.47     213.65      29.91         135.17
 SKT   1    123.08    61.57     310.65      70.53         120.10
---------------------------------------------------------------------------------------------------------------
       *    124.26    62.05     524.30     100.44         120.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45cf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.11 --||-- Mem Ch  0: Reads (MB/s):  6086.62 --|
|--            Writes(MB/s):    24.54 --||--            Writes(MB/s):  3067.08 --|
|-- Mem Ch  1: Reads (MB/s):    67.26 --||-- Mem Ch  1: Reads (MB/s):  6089.78 --|
|--            Writes(MB/s):    28.44 --||--            Writes(MB/s):  3071.06 --|
|-- Mem Ch  2: Reads (MB/s):    65.30 --||-- Mem Ch  2: Reads (MB/s):  6084.32 --|
|--            Writes(MB/s):    24.34 --||--            Writes(MB/s):  3067.30 --|
|-- Mem Ch  3: Reads (MB/s):    68.14 --||-- Mem Ch  3: Reads (MB/s):  6088.74 --|
|--            Writes(MB/s):    28.14 --||--            Writes(MB/s):  3071.53 --|
|-- NODE 0 Mem Read (MB/s) :   269.81 --||-- NODE 1 Mem Read (MB/s) : 24349.46 --|
|-- NODE 0 Mem Write(MB/s) :   105.46 --||-- NODE 1 Mem Write(MB/s) : 12276.98 --|
|-- NODE 0 P. Write (T/s):     124343 --||-- NODE 1 P. Write (T/s):     200834 --|
|-- NODE 0 Memory (MB/s):      375.28 --||-- NODE 1 Memory (MB/s):    36626.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24619.27                --|
            |--                System Write Throughput(MB/s):      12382.44                --|
            |--               System Memory Throughput(MB/s):      37001.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46a5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 M        12     861 K   347 K   1189 K     0     108  
 1    1008          12      36 M   239 M    252      12    1314 K
-----------------------------------------------------------------------
 *     193 M        24      37 M   240 M   1189 K    12    1314 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 28.86        
Core2: 29.98        Core3: 27.41        
Core4: 30.30        Core5: 27.53        
Core6: 27.36        Core7: 25.47        
Core8: 26.24        Core9: 23.69        
Core10: 27.30        Core11: 30.27        
Core12: 27.06        Core13: 25.32        
Core14: 26.58        Core15: 24.49        
Core16: 29.52        Core17: 25.89        
Core18: 26.02        Core19: 29.84        
Core20: 26.75        Core21: 27.84        
Core22: 27.20        Core23: 25.69        
Core24: 27.21        Core25: 25.84        
Core26: 29.95        Core27: 27.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 26.79
DDR read Latency(ns)
Socket0: 44268.84
Socket1: 414.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 28.57        
Core2: 27.87        Core3: 28.13        
Core4: 30.65        Core5: 24.40        
Core6: 29.02        Core7: 28.11        
Core8: 28.79        Core9: 23.69        
Core10: 29.05        Core11: 29.27        
Core12: 27.32        Core13: 25.13        
Core14: 26.23        Core15: 23.27        
Core16: 28.95        Core17: 24.74        
Core18: 26.84        Core19: 28.40        
Core20: 27.57        Core21: 28.86        
Core22: 27.30        Core23: 25.04        
Core24: 28.57        Core25: 24.72        
Core26: 28.33        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 26.28
DDR read Latency(ns)
Socket0: 44969.71
Socket1: 425.70
irq_total: 297016.253212401
cpu_total: 19.50
cpu_0: 0.93
cpu_1: 46.41
cpu_2: 0.07
cpu_3: 43.15
cpu_4: 0.07
cpu_5: 42.22
cpu_6: 0.07
cpu_7: 44.75
cpu_8: 0.00
cpu_9: 17.62
cpu_10: 0.00
cpu_11: 31.91
cpu_12: 0.07
cpu_13: 32.18
cpu_14: 0.00
cpu_15: 52.86
cpu_16: 0.00
cpu_17: 33.05
cpu_18: 0.07
cpu_19: 32.91
cpu_20: 0.07
cpu_21: 44.61
cpu_22: 0.07
cpu_23: 41.36
cpu_24: 0.00
cpu_25: 40.69
cpu_26: 0.13
cpu_27: 40.69
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 220955
Total_rx_packets_phy: 220955
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1349873
Total_tx_packets_phy: 1349873
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 220960
Total_rx_packets: 220960
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 15466908
Total_rx_bytes_phy: 15466908
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12173158479
Total_tx_bytes_phy: 12173158479
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1349868
Total_tx_packets: 1349868
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 14583422
Total_rx_bytes: 14583422
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12167715230
Total_tx_bytes: 12167715230


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.11        Core1: 28.54        
Core2: 30.80        Core3: 29.76        
Core4: 30.72        Core5: 24.54        
Core6: 31.83        Core7: 24.77        
Core8: 21.69        Core9: 23.75        
Core10: 30.79        Core11: 28.84        
Core12: 20.99        Core13: 30.84        
Core14: 27.50        Core15: 23.80        
Core16: 28.77        Core17: 25.04        
Core18: 21.68        Core19: 24.77        
Core20: 26.27        Core21: 25.98        
Core22: 22.63        Core23: 29.91        
Core24: 27.21        Core25: 25.23        
Core26: 28.93        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.91
Socket1: 26.12
DDR read Latency(ns)
Socket0: 42531.16
Socket1: 426.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 29.24        
Core2: 28.58        Core3: 27.06        
Core4: 29.79        Core5: 26.08        
Core6: 30.26        Core7: 25.73        
Core8: 27.95        Core9: 23.75        
Core10: 26.08        Core11: 30.26        
Core12: 27.83        Core13: 30.77        
Core14: 26.16        Core15: 24.41        
Core16: 27.77        Core17: 26.26        
Core18: 28.42        Core19: 27.06        
Core20: 29.27        Core21: 27.04        
Core22: 26.89        Core23: 26.04        
Core24: 27.15        Core25: 26.40        
Core26: 27.39        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 26.83
DDR read Latency(ns)
Socket0: 43603.28
Socket1: 414.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.32        Core1: 28.45        
Core2: 29.80        Core3: 27.47        
Core4: 26.33        Core5: 28.95        
Core6: 32.20        Core7: 23.91        
Core8: 27.75        Core9: 23.36        
Core10: 30.74        Core11: 30.07        
Core12: 27.45        Core13: 24.25        
Core14: 27.11        Core15: 25.77        
Core16: 27.18        Core17: 24.07        
Core18: 28.10        Core19: 31.64        
Core20: 30.38        Core21: 24.22        
Core22: 26.32        Core23: 27.55        
Core24: 27.22        Core25: 23.81        
Core26: 28.48        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.29
Socket1: 26.42
DDR read Latency(ns)
Socket0: 43970.91
Socket1: 420.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 28.93        
Core2: 29.74        Core3: 28.64        
Core4: 28.09        Core5: 29.47        
Core6: 30.07        Core7: 24.62        
Core8: 29.79        Core9: 23.59        
Core10: 30.32        Core11: 29.73        
Core12: 27.29        Core13: 24.43        
Core14: 29.62        Core15: 23.58        
Core16: 29.73        Core17: 25.22        
Core18: 29.84        Core19: 31.92        
Core20: 28.47        Core21: 25.07        
Core22: 27.72        Core23: 30.08        
Core24: 28.67        Core25: 24.68        
Core26: 28.98        Core27: 26.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 26.57
DDR read Latency(ns)
Socket0: 44233.57
Socket1: 419.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18501
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411679354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411683182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205908586; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205908586; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205908970; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205908970; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205913556; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205913556; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205917279; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205917279; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004956399; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4184730; Consumed Joules: 255.42; Watts: 42.54; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2351337; Consumed DRAM Joules: 35.98; DRAM Watts: 5.99
S1P0; QPIClocks: 14411756758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411759270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205961552; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205961552; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205961426; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205961426; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205961456; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205961456; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205961468; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205961468; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005097164; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6289582; Consumed Joules: 383.89; Watts: 63.94; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5525066; Consumed DRAM Joules: 84.53; DRAM Watts: 14.08
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4917
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     318 K    891 K    0.64    0.07    0.01    0.02    10584        1       10     70
   1    1     0.07   0.17   0.42    0.93      78 M     90 M    0.13    0.22    0.11    0.13     2744    13556      133     58
   2    0     0.00   0.29   0.00    0.60    5196       27 K    0.81    0.12    0.00    0.02       56        0        0     68
   3    1     0.18   0.29   0.60    1.12      78 M     94 M    0.17    0.25    0.04    0.05     3024    14014      131     58
   4    0     0.00   0.32   0.00    0.60    5526       26 K    0.79    0.13    0.00    0.02     1288        0        1     69
   5    1     0.10   0.21   0.48    0.99      83 M     96 M    0.13    0.22    0.08    0.10     3192    14869       42     59
   6    0     0.00   0.35   0.00    0.60    3729       23 K    0.84    0.17    0.00    0.01      392        1        0     69
   7    1     0.18   0.37   0.48    1.03      57 M     69 M    0.18    0.27    0.03    0.04     3696     9249      163     58
   8    0     0.00   0.35   0.00    0.60    4133       25 K    0.84    0.17    0.00    0.01      392        0        0     68
   9    1     0.13   0.75   0.18    0.63    4442 K   7407 K    0.40    0.46    0.00    0.01       56      345       46     58
  10    0     0.00   0.56   0.00    0.60      37 K     70 K    0.47    0.41    0.01    0.01     2968        3        0     68
  11    1     0.11   0.39   0.28    0.76      43 M     51 M    0.15    0.26    0.04    0.05        0     6909       98     58
  12    0     0.00   0.28   0.00    0.60    4570       24 K    0.81    0.16    0.00    0.02      224        0        0     69
  13    1     0.09   0.33   0.28    0.76      45 M     52 M    0.14    0.27    0.05    0.06      392     7628       85     58
  14    0     0.00   0.29   0.00    0.60    5525       29 K    0.81    0.16    0.00    0.02      336        0        0     70
  15    1     0.23   0.36   0.64    1.16      67 M     84 M    0.20    0.28    0.03    0.04     3136    11166      298     57
  16    0     0.00   0.30   0.00    0.60    6799       32 K    0.79    0.19    0.00    0.01      392        0        0     69
  17    1     0.09   0.30   0.29    0.76      59 M     68 M    0.14    0.24    0.07    0.08     2464    10541       37     58
  18    0     0.00   0.32   0.00    0.60    5092       25 K    0.80    0.16    0.00    0.01     1344        0        0     70
  19    1     0.13   0.27   0.48    1.01      64 M     78 M    0.17    0.27    0.05    0.06     4312    12007       44     59
  20    0     0.00   0.31   0.00    0.60    4124       26 K    0.85    0.14    0.00    0.01     1176        0        0     70
  21    1     0.10   0.30   0.35    0.85      57 M     67 M    0.15    0.26    0.05    0.06     3864    10305       78     59
  22    0     0.00   0.30   0.00    0.60    4829       23 K    0.80    0.13    0.00    0.02      560        0        0     70
  23    1     0.12   0.33   0.38    0.91      46 M     56 M    0.18    0.28    0.04    0.05     2800     7837       98     60
  24    0     0.00   0.29   0.00    0.60    3256       26 K    0.88    0.12    0.00    0.02      224        0        0     70
  25    1     0.11   0.29   0.37    0.90      57 M     68 M    0.16    0.27    0.05    0.06     4256    10240       37     59
  26    0     0.00   0.28   0.00    0.60    3271       20 K    0.84    0.13    0.00    0.02     1512        0        0     69
  27    1     0.13   0.32   0.42    0.93      57 M     69 M    0.17    0.26    0.04    0.05     2912     9570       87     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     412 K   1275 K    0.68    0.12    0.01    0.02    21448        5       10     61
 SKT    1     0.13   0.32   0.40    0.93     801 M    955 M    0.16    0.26    0.05    0.05    36848   138236     1377     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.20    0.93     802 M    956 M    0.16    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.69 %

 C1 core residency: 29.37 %; C3 core residency: 0.28 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.34     0.52     215.07      30.07         135.20
 SKT   1    125.08    62.11     321.07      70.65         120.33
---------------------------------------------------------------------------------------------------------------
       *    126.42    62.63     536.14     100.72         120.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49fa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.60 --||-- Mem Ch  0: Reads (MB/s):  6266.67 --|
|--            Writes(MB/s):    26.45 --||--            Writes(MB/s):  2951.74 --|
|-- Mem Ch  1: Reads (MB/s):    73.04 --||-- Mem Ch  1: Reads (MB/s):  6270.85 --|
|--            Writes(MB/s):    30.52 --||--            Writes(MB/s):  2955.71 --|
|-- Mem Ch  2: Reads (MB/s):    69.66 --||-- Mem Ch  2: Reads (MB/s):  6265.74 --|
|--            Writes(MB/s):    26.17 --||--            Writes(MB/s):  2951.47 --|
|-- Mem Ch  3: Reads (MB/s):    73.74 --||-- Mem Ch  3: Reads (MB/s):  6270.05 --|
|--            Writes(MB/s):    30.58 --||--            Writes(MB/s):  2956.69 --|
|-- NODE 0 Mem Read (MB/s) :   291.04 --||-- NODE 1 Mem Read (MB/s) : 25073.31 --|
|-- NODE 0 Mem Write(MB/s) :   113.72 --||-- NODE 1 Mem Write(MB/s) : 11815.61 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     203281 --|
|-- NODE 0 Memory (MB/s):      404.76 --||-- NODE 1 Memory (MB/s):    36888.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25364.35                --|
            |--                System Write Throughput(MB/s):      11929.32                --|
            |--               System Memory Throughput(MB/s):      37293.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ad0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     191 M        24    1026 K   391 K   1179 K     0     144  
 1     984          24      38 M   241 M      0      12    1437 K
-----------------------------------------------------------------------
 *     191 M        48      39 M   241 M   1179 K    12    1437 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 27.39        
Core2: 26.37        Core3: 28.54        
Core4: 28.05        Core5: 27.77        
Core6: 26.74        Core7: 28.66        
Core8: 31.27        Core9: 22.74        
Core10: 28.04        Core11: 25.94        
Core12: 28.65        Core13: 25.29        
Core14: 26.52        Core15: 28.00        
Core16: 27.28        Core17: 25.32        
Core18: 27.32        Core19: 25.53        
Core20: 27.63        Core21: 25.19        
Core22: 30.70        Core23: 26.10        
Core24: 31.26        Core25: 23.81        
Core26: 29.73        Core27: 25.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 26.19
DDR read Latency(ns)
Socket0: 41156.89
Socket1: 419.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 27.64        
Core2: 26.59        Core3: 28.55        
Core4: 28.81        Core5: 28.36        
Core6: 25.42        Core7: 28.52        
Core8: 28.67        Core9: 22.57        
Core10: 25.62        Core11: 24.14        
Core12: 26.58        Core13: 25.41        
Core14: 27.11        Core15: 28.00        
Core16: 27.81        Core17: 25.92        
Core18: 30.36        Core19: 23.66        
Core20: 27.33        Core21: 25.07        
Core22: 29.56        Core23: 25.54        
Core24: 26.98        Core25: 27.21        
Core26: 28.78        Core27: 25.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 26.15
DDR read Latency(ns)
Socket0: 41429.06
Socket1: 423.43
irq_total: 318850.598990496
cpu_total: 20.03
cpu_0: 0.93
cpu_1: 46.81
cpu_2: 0.07
cpu_3: 40.76
cpu_4: 0.07
cpu_5: 43.22
cpu_6: 0.00
cpu_7: 38.23
cpu_8: 0.07
cpu_9: 19.28
cpu_10: 0.07
cpu_11: 44.02
cpu_12: 0.07
cpu_13: 42.89
cpu_14: 0.00
cpu_15: 37.03
cpu_16: 0.07
cpu_17: 34.71
cpu_18: 0.07
cpu_19: 42.22
cpu_20: 0.07
cpu_21: 43.88
cpu_22: 0.07
cpu_23: 39.36
cpu_24: 0.07
cpu_25: 45.74
cpu_26: 0.07
cpu_27: 41.09
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 253941
Total_rx_packets: 253941
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1347987
Total_tx_packets_phy: 1347987
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1347974
Total_tx_packets: 1347974
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12156154075
Total_tx_bytes_phy: 12156154075
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12150643268
Total_tx_bytes: 12150643268
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 17776394
Total_rx_bytes_phy: 17776394
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 16760131
Total_rx_bytes: 16760131
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 253948
Total_rx_packets_phy: 253948


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 26.76        
Core2: 26.27        Core3: 29.57        
Core4: 28.92        Core5: 29.81        
Core6: 28.59        Core7: 28.07        
Core8: 29.12        Core9: 22.17        
Core10: 25.43        Core11: 23.85        
Core12: 25.92        Core13: 24.03        
Core14: 27.81        Core15: 27.76        
Core16: 27.36        Core17: 23.78        
Core18: 22.44        Core19: 22.50        
Core20: 26.44        Core21: 23.74        
Core22: 27.46        Core23: 26.41        
Core24: 27.30        Core25: 27.14        
Core26: 30.93        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 25.43
DDR read Latency(ns)
Socket0: 40816.06
Socket1: 434.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 27.30        
Core2: 26.93        Core3: 27.91        
Core4: 29.55        Core5: 30.00        
Core6: 28.41        Core7: 28.68        
Core8: 32.23        Core9: 22.64        
Core10: 27.66        Core11: 25.08        
Core12: 28.11        Core13: 25.60        
Core14: 28.20        Core15: 27.90        
Core16: 27.66        Core17: 24.77        
Core18: 28.08        Core19: 23.58        
Core20: 29.57        Core21: 25.64        
Core22: 28.96        Core23: 23.81        
Core24: 28.86        Core25: 26.81        
Core26: 30.42        Core27: 25.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 26.01
DDR read Latency(ns)
Socket0: 42026.41
Socket1: 423.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 27.20        
Core2: 27.57        Core3: 28.26        
Core4: 32.77        Core5: 29.93        
Core6: 28.43        Core7: 28.13        
Core8: 30.28        Core9: 22.09        
Core10: 28.02        Core11: 24.97        
Core12: 29.68        Core13: 25.57        
Core14: 27.91        Core15: 25.26        
Core16: 26.30        Core17: 26.16        
Core18: 29.21        Core19: 23.68        
Core20: 28.15        Core21: 25.43        
Core22: 28.61        Core23: 24.21        
Core24: 27.49        Core25: 27.20        
Core26: 29.06        Core27: 25.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 26.00
DDR read Latency(ns)
Socket0: 41748.21
Socket1: 423.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.86        Core1: 27.09        
Core2: 30.54        Core3: 28.71        
Core4: 28.19        Core5: 29.67        
Core6: 28.44        Core7: 28.32        
Core8: 29.35        Core9: 22.45        
Core10: 29.56        Core11: 24.39        
Core12: 28.63        Core13: 24.69        
Core14: 26.31        Core15: 28.03        
Core16: 28.89        Core17: 24.21        
Core18: 29.62        Core19: 23.12        
Core20: 29.00        Core21: 24.35        
Core22: 28.14        Core23: 25.10        
Core24: 27.34        Core25: 26.99        
Core26: 30.53        Core27: 24.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 25.71
DDR read Latency(ns)
Socket0: 42152.65
Socket1: 428.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19569
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409450898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409454622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204789140; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204789140; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204794227; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204794227; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204798811; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204798811; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204803020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204803020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004035710; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4195711; Consumed Joules: 256.09; Watts: 42.65; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354689; Consumed DRAM Joules: 36.03; DRAM Watts: 6.00
S1P0; QPIClocks: 14409542886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409545594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204855076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204855076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204855416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204855416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204855518; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204855518; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204855930; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204855930; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004063418; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6226263; Consumed Joules: 380.02; Watts: 63.29; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5510634; Consumed DRAM Joules: 84.31; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d44
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.61     361 K    979 K    0.63    0.08    0.01    0.02    10696        1       13     70
   1    1     0.09   0.26   0.35    0.84      67 M     77 M    0.13    0.22    0.08    0.09     3136    11203       58     59
   2    0     0.00   0.34   0.00    0.60    6156       25 K    0.76    0.19    0.00    0.01      112        0        0     68
   3    1     0.11   0.22   0.52    1.06      82 M     96 M    0.14    0.23    0.07    0.09     2520    14561      147     59
   4    0     0.00   0.35   0.00    0.60    6217       32 K    0.81    0.18    0.00    0.01     1008        0        0     70
   5    1     0.09   0.28   0.32    0.79      66 M     75 M    0.13    0.22    0.08    0.09      840    11194      129     60
   6    0     0.00   0.36   0.00    0.60    5845       28 K    0.79    0.19    0.00    0.01      392        0        0     69
   7    1     0.14   0.39   0.37    0.88      56 M     67 M    0.16    0.24    0.04    0.05     1792     8939       99     59
   8    0     0.00   0.30   0.00    0.60    3654       26 K    0.86    0.15    0.00    0.02      280        0        0     68
   9    1     0.12   0.73   0.16    0.60    4184 K   6855 K    0.39    0.50    0.00    0.01      392      385      268     59
  10    0     0.00   0.31   0.00    0.60    2785       22 K    0.88    0.16    0.00    0.01     1176        0        0     67
  11    1     0.16   0.26   0.60    1.15      64 M     81 M    0.21    0.30    0.04    0.05     3640    11685       65     57
  12    0     0.00   0.28   0.00    0.60    3333       21 K    0.85    0.17    0.00    0.01      168        0        0     69
  13    1     0.12   0.25   0.47    0.97      65 M     81 M    0.19    0.29    0.06    0.07     3416    12499       40     57
  14    0     0.00   0.31   0.00    0.60    4711       29 K    0.84    0.18    0.00    0.02      448        0        0     69
  15    1     0.22   0.40   0.55    1.04      60 M     75 M    0.20    0.31    0.03    0.03     2632     9851      230     58
  16    0     0.00   0.31   0.00    0.60    6311       32 K    0.80    0.17    0.00    0.02      280        0        0     69
  17    1     0.04   0.16   0.26    0.74      60 M     69 M    0.12    0.26    0.14    0.16     3360    11058      107     58
  18    0     0.00   0.29   0.00    0.60    3815       21 K    0.82    0.13    0.00    0.02      784        0        1     70
  19    1     0.16   0.36   0.43    0.94      55 M     66 M    0.17    0.27    0.04    0.04     4816     9932       44     59
  20    0     0.00   0.29   0.00    0.60    4003       22 K    0.83    0.13    0.00    0.02     1120        1        0     70
  21    1     0.08   0.36   0.23    0.69      38 M     43 M    0.13    0.26    0.05    0.05      784     6695       36     59
  22    0     0.00   0.27   0.00    0.60    4206       19 K    0.78    0.12    0.00    0.02      280        0        0     70
  23    1     0.19   0.34   0.55    1.07      55 M     70 M    0.21    0.32    0.03    0.04     2576     9415      187     59
  24    0     0.00   0.29   0.00    0.60    3410       22 K    0.85    0.13    0.00    0.02      224        0        0     70
  25    1     0.10   0.39   0.25    0.72      38 M     45 M    0.15    0.27    0.04    0.05     3080     6893       32     59
  26    0     0.00   0.33   0.00    0.60    3626       24 K    0.85    0.16    0.00    0.01     2856        1        0     69
  27    1     0.12   0.33   0.35    0.83      53 M     63 M    0.15    0.27    0.05    0.05     3864     8600       38     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     419 K   1309 K    0.68    0.10    0.01    0.02    19824        3       13     61
 SKT    1     0.12   0.32   0.39    0.91     769 M    921 M    0.16    0.27    0.04    0.05    36848   132910     1480     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.19    0.91     770 M    922 M    0.17    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.37 %

 C1 core residency: 27.31 %; C3 core residency: 0.33 %; C6 core residency: 51.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.43     0.53     213.83      30.07         135.00
 SKT   1    121.57    61.02     315.90      69.98         119.97
---------------------------------------------------------------------------------------------------------------
       *    123.01    61.55     529.73     100.05         119.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e28
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.70 --||-- Mem Ch  0: Reads (MB/s):  6112.72 --|
|--            Writes(MB/s):    23.93 --||--            Writes(MB/s):  3052.34 --|
|-- Mem Ch  1: Reads (MB/s):    72.07 --||-- Mem Ch  1: Reads (MB/s):  6117.51 --|
|--            Writes(MB/s):    27.91 --||--            Writes(MB/s):  3056.17 --|
|-- Mem Ch  2: Reads (MB/s):    69.28 --||-- Mem Ch  2: Reads (MB/s):  6111.17 --|
|--            Writes(MB/s):    23.87 --||--            Writes(MB/s):  3052.17 --|
|-- Mem Ch  3: Reads (MB/s):    71.47 --||-- Mem Ch  3: Reads (MB/s):  6116.15 --|
|--            Writes(MB/s):    27.56 --||--            Writes(MB/s):  3057.05 --|
|-- NODE 0 Mem Read (MB/s) :   285.52 --||-- NODE 1 Mem Read (MB/s) : 24457.56 --|
|-- NODE 0 Mem Write(MB/s) :   103.27 --||-- NODE 1 Mem Write(MB/s) : 12217.73 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     201322 --|
|-- NODE 0 Memory (MB/s):      388.79 --||-- NODE 1 Memory (MB/s):    36675.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24743.08                --|
            |--                System Write Throughput(MB/s):      12321.00                --|
            |--               System Memory Throughput(MB/s):      37064.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4efd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     192 M        72    1163 K   425 K   1265 K     0       0  
 1     504          24      35 M   241 M      0      12    1389 K
-----------------------------------------------------------------------
 *     192 M        96      36 M   241 M   1265 K    12    1389 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 25.83        
Core2: 29.97        Core3: 28.57        
Core4: 29.47        Core5: 26.11        
Core6: 29.30        Core7: 30.20        
Core8: 30.33        Core9: 21.00        
Core10: 28.61        Core11: 29.38        
Core12: 27.02        Core13: 27.14        
Core14: 27.13        Core15: 18.73        
Core16: 27.82        Core17: 29.11        
Core18: 28.34        Core19: 30.08        
Core20: 29.63        Core21: 26.85        
Core22: 28.69        Core23: 28.30        
Core24: 29.74        Core25: 18.57        
Core26: 29.53        Core27: 19.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 24.73
DDR read Latency(ns)
Socket0: 42401.62
Socket1: 441.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 27.48        
Core2: 27.09        Core3: 29.11        
Core4: 28.40        Core5: 26.63        
Core6: 29.42        Core7: 31.47        
Core8: 27.87        Core9: 20.33        
Core10: 26.79        Core11: 25.65        
Core12: 27.89        Core13: 27.91        
Core14: 27.33        Core15: 21.96        
Core16: 27.22        Core17: 30.02        
Core18: 28.31        Core19: 24.93        
Core20: 30.62        Core21: 24.00        
Core22: 28.76        Core23: 28.67        
Core24: 27.08        Core25: 23.54        
Core26: 28.82        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.31
Socket1: 25.67
DDR read Latency(ns)
Socket0: 43142.25
Socket1: 431.68
irq_total: 287468.652419741
cpu_total: 19.34
cpu_0: 0.93
cpu_1: 45.88
cpu_2: 0.07
cpu_3: 32.51
cpu_4: 0.00
cpu_5: 55.39
cpu_6: 0.07
cpu_7: 21.08
cpu_8: 0.00
cpu_9: 23.74
cpu_10: 0.00
cpu_11: 38.03
cpu_12: 0.00
cpu_13: 40.49
cpu_14: 0.07
cpu_15: 47.47
cpu_16: 0.07
cpu_17: 35.64
cpu_18: 0.07
cpu_19: 40.03
cpu_20: 0.07
cpu_21: 41.16
cpu_22: 0.07
cpu_23: 28.26
cpu_24: 0.07
cpu_25: 43.15
cpu_26: 0.07
cpu_27: 46.94
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 14521140
Total_rx_bytes: 14521140
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12196378583
Total_tx_bytes_phy: 12196378583
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1352448
Total_tx_packets_phy: 1352448
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1352451
Total_tx_packets: 1352451
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 220017
Total_rx_packets: 220017
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 220011
Total_rx_packets_phy: 220011
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 15400818
Total_rx_bytes_phy: 15400818
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12190993926
Total_tx_bytes: 12190993926


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 27.50        
Core2: 27.00        Core3: 29.57        
Core4: 28.60        Core5: 26.81        
Core6: 32.18        Core7: 31.37        
Core8: 32.00        Core9: 20.04        
Core10: 30.21        Core11: 25.05        
Core12: 28.16        Core13: 28.01        
Core14: 28.92        Core15: 21.92        
Core16: 29.80        Core17: 30.54        
Core18: 21.40        Core19: 27.17        
Core20: 24.91        Core21: 23.82        
Core22: 23.31        Core23: 28.51        
Core24: 26.60        Core25: 23.83        
Core26: 21.04        Core27: 22.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 25.78
DDR read Latency(ns)
Socket0: 40147.12
Socket1: 429.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 27.18        
Core2: 26.48        Core3: 30.07        
Core4: 27.67        Core5: 26.39        
Core6: 27.89        Core7: 31.55        
Core8: 29.24        Core9: 21.98        
Core10: 28.45        Core11: 22.83        
Core12: 33.15        Core13: 24.47        
Core14: 27.41        Core15: 24.52        
Core16: 26.97        Core17: 25.30        
Core18: 22.28        Core19: 24.17        
Core20: 21.13        Core21: 24.17        
Core22: 19.56        Core23: 29.37        
Core24: 19.19        Core25: 24.61        
Core26: 21.07        Core27: 22.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.62
Socket1: 25.19
DDR read Latency(ns)
Socket0: 42790.14
Socket1: 438.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.90        Core1: 26.54        
Core2: 25.91        Core3: 28.71        
Core4: 28.53        Core5: 26.72        
Core6: 28.01        Core7: 29.53        
Core8: 30.79        Core9: 22.32        
Core10: 29.16        Core11: 22.93        
Core12: 28.32        Core13: 25.23        
Core14: 25.57        Core15: 21.44        
Core16: 27.29        Core17: 28.93        
Core18: 27.33        Core19: 22.82        
Core20: 29.56        Core21: 27.32        
Core22: 27.72        Core23: 28.20        
Core24: 26.43        Core25: 23.19        
Core26: 25.01        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.32
Socket1: 24.98
DDR read Latency(ns)
Socket0: 42647.38
Socket1: 443.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.11        Core1: 26.64        
Core2: 26.02        Core3: 28.78        
Core4: 27.36        Core5: 25.96        
Core6: 27.72        Core7: 30.60        
Core8: 28.38        Core9: 21.59        
Core10: 28.23        Core11: 20.67        
Core12: 28.41        Core13: 27.12        
Core14: 28.04        Core15: 19.93        
Core16: 27.11        Core17: 28.93        
Core18: 26.07        Core19: 23.82        
Core20: 26.72        Core21: 27.59        
Core22: 26.33        Core23: 27.92        
Core24: 26.58        Core25: 21.03        
Core26: 27.21        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 24.72
DDR read Latency(ns)
Socket0: 42490.67
Socket1: 443.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20642
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411142782; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411147534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205639074; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205639074; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205644160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205644160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205648743; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205648743; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205648789; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205648789; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004748745; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4180166; Consumed Joules: 255.14; Watts: 42.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355857; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14411256990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411259042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205710705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205710705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205710665; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205710665; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205710950; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205710950; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205710958; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205710958; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004819382; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6183966; Consumed Joules: 377.44; Watts: 62.85; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5501910; Consumed DRAM Joules: 84.18; DRAM Watts: 14.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5174
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     349 K    978 K    0.64    0.07    0.01    0.02     8120        1       12     69
   1    1     0.05   0.19   0.25    0.69      65 M     73 M    0.10    0.22    0.14    0.15     3920    10682       95     59
   2    0     0.00   0.27   0.00    0.60    4519       23 K    0.81    0.13    0.00    0.02       56        0        0     69
   3    1     0.10   0.35   0.28    0.75      53 M     61 M    0.13    0.25    0.05    0.06     1232     8602       63     59
   4    0     0.00   0.31   0.00    0.61    6024       31 K    0.81    0.15    0.00    0.02      616        0        0     70
   5    1     0.14   0.22   0.65    1.18      93 M    109 M    0.14    0.23    0.07    0.08     4312    15476      174     60
   6    0     0.00   0.35   0.00    0.60    6660       31 K    0.79    0.18    0.00    0.01     1680        0        0     69
   7    1     0.08   0.45   0.17    0.60      28 M     31 M    0.11    0.24    0.04    0.04      224     4385       30     59
   8    0     0.00   0.37   0.00    0.60    3932       30 K    0.87    0.18    0.00    0.01      280        0        0     68
   9    1     0.16   0.79   0.20    0.61    5732 K   8556 K    0.33    0.55    0.00    0.01      280      407       82     59
  10    0     0.00   0.30   0.00    0.60    2661       23 K    0.89    0.15    0.00    0.01      504        0        0     68
  11    1     0.13   0.25   0.51    1.03      67 M     82 M    0.18    0.29    0.05    0.07     3248    11879       40     58
  12    0     0.00   0.33   0.00    0.60    7601       32 K    0.76    0.16    0.00    0.02      448        1        0     69
  13    1     0.15   0.52   0.29    0.74      37 M     44 M    0.16    0.28    0.02    0.03     4256     5665      113     57
  14    0     0.00   0.34   0.00    0.60    6173       36 K    0.83    0.17    0.00    0.01      336        0        0     69
  15    1     0.14   0.28   0.49    1.01      67 M     82 M    0.19    0.29    0.05    0.06     4480    11798       34     58
  16    0     0.00   0.29   0.00    0.60    5771       33 K    0.83    0.16    0.00    0.02      280        0        0     69
  17    1     0.10   0.29   0.36    0.85      60 M     72 M    0.16    0.28    0.06    0.07      224    11331       37     58
  18    0     0.00   0.46   0.00    0.60    5580       32 K    0.83    0.21    0.00    0.01     1064        0        0     70
  19    1     0.17   0.37   0.46    0.96      56 M     69 M    0.18    0.28    0.03    0.04     3752     9739       64     59
  20    0     0.00   0.45   0.00    0.60    3512       33 K    0.89    0.21    0.00    0.01     1792        0        1     70
  21    1     0.14   0.44   0.32    0.79      51 M     61 M    0.16    0.25    0.04    0.04     3304     8225       92     59
  22    0     0.00   0.47   0.00    0.60    5326       33 K    0.84    0.20    0.00    0.01     4200        0        0     70
  23    1     0.13   0.49   0.28    0.73      31 M     37 M    0.17    0.30    0.02    0.03      616     4709      120     60
  24    0     0.00   0.46   0.00    0.60    3957       30 K    0.87    0.21    0.00    0.01      224        0        0     71
  25    1     0.09   0.22   0.40    0.90      65 M     76 M    0.15    0.28    0.07    0.09     3248    11653       48     59
  26    0     0.00   0.46   0.00    0.60    4180       31 K    0.87    0.20    0.00    0.01     2016        0        0     70
  27    1     0.13   0.22   0.57    1.14      66 M     82 M    0.19    0.30    0.05    0.06     3192    12138       44     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     415 K   1382 K    0.70    0.11    0.01    0.02    21616        2       12     61
 SKT    1     0.12   0.33   0.37    0.89     750 M    894 M    0.16    0.27    0.04    0.05    36288   126689     1036     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.33   0.19    0.88     751 M    895 M    0.16    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.24 %

 C1 core residency: 28.54 %; C3 core residency: 0.39 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.15 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    11%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.37     0.51     213.95      29.97         135.60
 SKT   1    119.85    60.49     313.69      69.90         118.65
---------------------------------------------------------------------------------------------------------------
       *    121.22    61.00     527.65      99.87         118.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5262
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.06 --||-- Mem Ch  0: Reads (MB/s):  5830.90 --|
|--            Writes(MB/s):    24.99 --||--            Writes(MB/s):  2904.76 --|
|-- Mem Ch  1: Reads (MB/s):    73.35 --||-- Mem Ch  1: Reads (MB/s):  5838.75 --|
|--            Writes(MB/s):    28.80 --||--            Writes(MB/s):  2908.08 --|
|-- Mem Ch  2: Reads (MB/s):    71.60 --||-- Mem Ch  2: Reads (MB/s):  5833.46 --|
|--            Writes(MB/s):    24.90 --||--            Writes(MB/s):  2904.87 --|
|-- Mem Ch  3: Reads (MB/s):    74.99 --||-- Mem Ch  3: Reads (MB/s):  5840.81 --|
|--            Writes(MB/s):    28.72 --||--            Writes(MB/s):  2909.40 --|
|-- NODE 0 Mem Read (MB/s) :   294.00 --||-- NODE 1 Mem Read (MB/s) : 23343.92 --|
|-- NODE 0 Mem Write(MB/s) :   107.40 --||-- NODE 1 Mem Write(MB/s) : 11627.11 --|
|-- NODE 0 P. Write (T/s):     124339 --||-- NODE 1 P. Write (T/s):     193024 --|
|-- NODE 0 Memory (MB/s):      401.40 --||-- NODE 1 Memory (MB/s):    34971.03 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23637.92                --|
            |--                System Write Throughput(MB/s):      11734.51                --|
            |--               System Memory Throughput(MB/s):      35372.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5337
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     194 M        24     634 K   453 K   1125 K     0      36  
 1       0          12      35 M   236 M      0       0    1315 K
-----------------------------------------------------------------------
 *     194 M        36      36 M   237 M   1125 K     0    1315 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 26.04        
Core2: 27.67        Core3: 27.27        
Core4: 28.45        Core5: 25.95        
Core6: 27.44        Core7: 26.26        
Core8: 28.92        Core9: 28.27        
Core10: 28.86        Core11: 19.78        
Core12: 28.57        Core13: 23.52        
Core14: 26.99        Core15: 30.15        
Core16: 29.33        Core17: 20.83        
Core18: 28.85        Core19: 26.43        
Core20: 28.73        Core21: 21.49        
Core22: 31.49        Core23: 30.76        
Core24: 30.26        Core25: 27.94        
Core26: 30.71        Core27: 27.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 24.82
DDR read Latency(ns)
Socket0: 40258.62
Socket1: 442.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 27.09        
Core2: 30.01        Core3: 27.29        
Core4: 28.38        Core5: 25.23        
Core6: 26.96        Core7: 26.48        
Core8: 26.46        Core9: 26.15        
Core10: 26.79        Core11: 22.18        
Core12: 28.35        Core13: 23.95        
Core14: 27.28        Core15: 29.33        
Core16: 27.83        Core17: 23.58        
Core18: 29.70        Core19: 25.07        
Core20: 29.06        Core21: 22.89        
Core22: 30.21        Core23: 28.58        
Core24: 26.54        Core25: 27.57        
Core26: 28.81        Core27: 27.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.48
DDR read Latency(ns)
Socket0: 40555.39
Socket1: 435.35
irq_total: 299452.785251578
cpu_total: 18.69
cpu_0: 0.93
cpu_1: 51.99
cpu_2: 0.07
cpu_3: 41.62
cpu_4: 0.07
cpu_5: 49.60
cpu_6: 0.07
cpu_7: 36.97
cpu_8: 0.07
cpu_9: 13.10
cpu_10: 0.07
cpu_11: 44.48
cpu_12: 0.07
cpu_13: 45.15
cpu_14: 0.07
cpu_15: 23.54
cpu_16: 0.13
cpu_17: 45.61
cpu_18: 0.13
cpu_19: 36.37
cpu_20: 0.07
cpu_21: 48.87
cpu_22: 0.07
cpu_23: 23.47
cpu_24: 0.07
cpu_25: 32.45
cpu_26: 0.13
cpu_27: 28.19
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12255631694
Total_tx_bytes_phy: 12255631694
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12784502
Total_rx_bytes_phy: 12784502
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 182635
Total_rx_packets_phy: 182635
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 182637
Total_rx_packets: 182637
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1359018
Total_tx_packets: 1359018
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12250186319
Total_tx_bytes: 12250186319
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1359019
Total_tx_packets_phy: 1359019
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12054104
Total_rx_bytes: 12054104


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 26.45        
Core2: 20.80        Core3: 26.95        
Core4: 23.86        Core5: 24.94        
Core6: 22.64        Core7: 26.78        
Core8: 28.01        Core9: 26.00        
Core10: 26.23        Core11: 23.74        
Core12: 28.09        Core13: 27.09        
Core14: 29.67        Core15: 27.51        
Core16: 29.60        Core17: 21.39        
Core18: 28.93        Core19: 24.10        
Core20: 29.61        Core21: 22.18        
Core22: 30.51        Core23: 26.68        
Core24: 28.06        Core25: 29.84        
Core26: 29.39        Core27: 26.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 25.31
DDR read Latency(ns)
Socket0: 38836.04
Socket1: 435.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 25.60        
Core2: 29.36        Core3: 26.09        
Core4: 26.60        Core5: 26.54        
Core6: 28.45        Core7: 27.19        
Core8: 28.30        Core9: 25.76        
Core10: 28.73        Core11: 16.97        
Core12: 31.17        Core13: 28.02        
Core14: 29.32        Core15: 28.92        
Core16: 33.16        Core17: 17.12        
Core18: 35.93        Core19: 26.63        
Core20: 30.57        Core21: 20.62        
Core22: 31.10        Core23: 29.65        
Core24: 30.32        Core25: 27.38        
Core26: 32.57        Core27: 30.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.99
Socket1: 24.16
DDR read Latency(ns)
Socket0: 41366.08
Socket1: 458.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 25.73        
Core2: 26.44        Core3: 26.85        
Core4: 28.86        Core5: 26.85        
Core6: 26.21        Core7: 27.18        
Core8: 26.61        Core9: 24.56        
Core10: 26.19        Core11: 17.69        
Core12: 27.22        Core13: 26.68        
Core14: 28.08        Core15: 29.88        
Core16: 29.26        Core17: 18.09        
Core18: 31.81        Core19: 27.19        
Core20: 29.50        Core21: 20.40        
Core22: 29.72        Core23: 29.73        
Core24: 26.64        Core25: 28.22        
Core26: 30.59        Core27: 30.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.76
Socket1: 24.49
DDR read Latency(ns)
Socket0: 40923.97
Socket1: 449.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 26.27        
Core2: 26.14        Core3: 27.44        
Core4: 30.74        Core5: 25.53        
Core6: 27.69        Core7: 27.92        
Core8: 26.39        Core9: 25.11        
Core10: 26.58        Core11: 19.20        
Core12: 28.10        Core13: 25.09        
Core14: 29.90        Core15: 30.33        
Core16: 27.85        Core17: 18.87        
Core18: 28.36        Core19: 27.71        
Core20: 29.14        Core21: 21.40        
Core22: 27.30        Core23: 31.32        
Core24: 28.51        Core25: 28.05        
Core26: 29.03        Core27: 31.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.37
Socket1: 24.90
DDR read Latency(ns)
Socket0: 40956.08
Socket1: 439.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21722
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409416918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409420510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204770695; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204770695; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204775707; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204775707; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204780399; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204780399; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204784684; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204784684; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003993508; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4211289; Consumed Joules: 257.04; Watts: 42.82; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2362673; Consumed DRAM Joules: 36.15; DRAM Watts: 6.02
S1P0; QPIClocks: 14409437562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409439630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204801339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204801339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204801459; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204801459; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204801541; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204801541; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204801596; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204801596; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004012778; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6219302; Consumed Joules: 379.60; Watts: 63.23; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5501263; Consumed DRAM Joules: 84.17; DRAM Watts: 14.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55ab
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     330 K    951 K    0.65    0.07    0.01    0.02    10360        1       13     70
   1    1     0.14   0.21   0.66    1.14      99 M    117 M    0.15    0.23    0.07    0.09     2464    16630      115     58
   2    0     0.00   0.32   0.00    0.60    7412       35 K    0.79    0.14    0.00    0.01      672        0        1     68
   3    1     0.18   0.39   0.47    0.98      64 M     77 M    0.17    0.24    0.04    0.04     4536    10429      214     58
   4    0     0.00   0.26   0.00    0.60    5212       26 K    0.81    0.13    0.00    0.02     2128        0        0     69
   5    1     0.09   0.16   0.55    1.08      87 M    103 M    0.16    0.25    0.10    0.11     2016    15859      232     60
   6    0     0.00   0.28   0.00    0.60    4525       24 K    0.82    0.14    0.00    0.02      728        0        0     69
   7    1     0.15   0.40   0.38    0.85      49 M     58 M    0.16    0.29    0.03    0.04     1456     7416       61     59
   8    0     0.00   0.31   0.00    0.60    3112       23 K    0.87    0.14    0.00    0.01      336        0        0     67
   9    1     0.09   0.72   0.13    0.60    3608 K   5401 K    0.33    0.37    0.00    0.01       56      309       84     59
  10    0     0.00   0.30   0.00    0.60      45 K     73 K    0.38    0.23    0.02    0.03     2856        1        2     68
  11    1     0.13   0.39   0.33    0.84      43 M     52 M    0.16    0.29    0.03    0.04     3416     6614       40     58
  12    0     0.00   0.28   0.00    0.60    4002       23 K    0.83    0.17    0.00    0.02      112        0        0     69
  13    1     0.15   0.40   0.37    0.87      47 M     56 M    0.17    0.30    0.03    0.04     3360     7517       94     57
  14    0     0.00   0.59   0.00    0.60      25 K     55 K    0.53    0.17    0.01    0.01     2352        0        2     69
  15    1     0.08   0.34   0.25    0.78      40 M     47 M    0.16    0.27    0.05    0.06     2968     6645      117     57
  16    0     0.00   0.36   0.00    0.60    7184       25 K    0.72    0.19    0.00    0.01      840        0        0     69
  17    1     0.07   0.17   0.44    0.93      59 M     73 M    0.19    0.35    0.08    0.10     4984    13180       97     58
  18    0     0.00   0.28   0.00    0.60    4880       27 K    0.82    0.12    0.00    0.02      952        0        0     70
  19    1     0.13   0.35   0.36    0.88      50 M     61 M    0.17    0.28    0.04    0.05     1568     9065       46     59
  20    0     0.00   0.29   0.00    0.60    5658       35 K    0.84    0.13    0.00    0.02      784        0        1     69
  21    1     0.18   0.31   0.59    1.11      60 M     76 M    0.21    0.32    0.03    0.04     3584    11408      156     59
  22    0     0.00   0.32   0.00    0.60    8124       34 K    0.76    0.13    0.00    0.02      896        0        0     70
  23    1     0.09   0.34   0.27    0.82      40 M     48 M    0.16    0.27    0.04    0.05     3752     6603      119     60
  24    0     0.00   0.30   0.00    0.60    3011       25 K    0.88    0.12    0.00    0.02      112        0        0     70
  25    1     0.09   0.36   0.25    0.71      43 M     49 M    0.12    0.26    0.05    0.05     2520     7246       29     60
  26    0     0.00   0.33   0.00    0.60    5148       29 K    0.82    0.12    0.00    0.02     1568        0        0     70
  27    1     0.09   0.33   0.26    0.75      48 M     56 M    0.14    0.25    0.06    0.07       56     7259       27     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     459 K   1391 K    0.67    0.10    0.01    0.02    24696        2       19     61
 SKT    1     0.12   0.31   0.38    0.91     739 M    886 M    0.17    0.28    0.04    0.05    36736   126180     1431     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.91     739 M    887 M    0.17    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.87 %

 C1 core residency: 29.98 %; C3 core residency: 0.45 %; C6 core residency: 48.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    11%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.44     0.54     214.04      30.04         138.80
 SKT   1    119.30    59.09     314.47      69.55         118.43
---------------------------------------------------------------------------------------------------------------
       *    120.74    59.63     528.51      99.59         118.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 568f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.00 --||-- Mem Ch  0: Reads (MB/s):  5998.20 --|
|--            Writes(MB/s):    23.59 --||--            Writes(MB/s):  2993.04 --|
|-- Mem Ch  1: Reads (MB/s):    71.15 --||-- Mem Ch  1: Reads (MB/s):  6003.71 --|
|--            Writes(MB/s):    27.86 --||--            Writes(MB/s):  2996.81 --|
|-- Mem Ch  2: Reads (MB/s):    67.67 --||-- Mem Ch  2: Reads (MB/s):  6000.57 --|
|--            Writes(MB/s):    23.52 --||--            Writes(MB/s):  2993.23 --|
|-- Mem Ch  3: Reads (MB/s):    71.10 --||-- Mem Ch  3: Reads (MB/s):  6007.30 --|
|--            Writes(MB/s):    27.69 --||--            Writes(MB/s):  2997.73 --|
|-- NODE 0 Mem Read (MB/s) :   280.93 --||-- NODE 1 Mem Read (MB/s) : 24009.79 --|
|-- NODE 0 Mem Write(MB/s) :   102.66 --||-- NODE 1 Mem Write(MB/s) : 11980.80 --|
|-- NODE 0 P. Write (T/s):     124349 --||-- NODE 1 P. Write (T/s):     197522 --|
|-- NODE 0 Memory (MB/s):      383.59 --||-- NODE 1 Memory (MB/s):    35990.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24290.71                --|
            |--                System Write Throughput(MB/s):      12083.46                --|
            |--               System Memory Throughput(MB/s):      36374.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5764
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 M        48     782 K   374 K   1011 K     0       0  
 1       0          12      33 M   237 M      0     372    1277 K
-----------------------------------------------------------------------
 *     193 M        60      34 M   237 M   1011 K   372    1277 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 28.36        
Core2: 30.62        Core3: 28.41        
Core4: 28.25        Core5: 28.19        
Core6: 29.49        Core7: 30.83        
Core8: 29.46        Core9: 22.13        
Core10: 27.83        Core11: 23.42        
Core12: 27.63        Core13: 25.32        
Core14: 27.10        Core15: 23.22        
Core16: 26.41        Core17: 29.48        
Core18: 27.16        Core19: 27.30        
Core20: 29.28        Core21: 24.27        
Core22: 28.29        Core23: 24.14        
Core24: 27.71        Core25: 29.44        
Core26: 29.79        Core27: 24.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 25.95
DDR read Latency(ns)
Socket0: 43003.01
Socket1: 427.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 27.76        
Core2: 27.07        Core3: 28.02        
Core4: 28.30        Core5: 28.02        
Core6: 28.59        Core7: 30.51        
Core8: 28.52        Core9: 21.87        
Core10: 27.96        Core11: 22.59        
Core12: 29.76        Core13: 23.85        
Core14: 27.51        Core15: 25.75        
Core16: 27.98        Core17: 28.54        
Core18: 29.37        Core19: 26.86        
Core20: 27.71        Core21: 23.31        
Core22: 28.79        Core23: 27.23        
Core24: 28.18        Core25: 29.25        
Core26: 29.94        Core27: 23.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 25.96
DDR read Latency(ns)
Socket0: 42865.97
Socket1: 427.61
irq_total: 289068.751023941
cpu_total: 19.23
cpu_0: 0.93
cpu_1: 43.28
cpu_2: 0.07
cpu_3: 45.74
cpu_4: 0.13
cpu_5: 47.61
cpu_6: 0.07
cpu_7: 28.59
cpu_8: 0.07
cpu_9: 25.00
cpu_10: 0.07
cpu_11: 43.48
cpu_12: 0.07
cpu_13: 46.34
cpu_14: 0.13
cpu_15: 42.15
cpu_16: 0.07
cpu_17: 28.12
cpu_18: 0.07
cpu_19: 34.64
cpu_20: 0.07
cpu_21: 41.16
cpu_22: 0.07
cpu_23: 46.08
cpu_24: 0.07
cpu_25: 28.39
cpu_26: 0.13
cpu_27: 36.24
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12192393420
Total_tx_bytes_phy: 12192393420
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1352004
Total_tx_packets: 1352004
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 209409
Total_rx_packets: 209409
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12186958879
Total_tx_bytes: 12186958879
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 13821012
Total_rx_bytes: 13821012
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1352007
Total_tx_packets_phy: 1352007
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 14658416
Total_rx_bytes_phy: 14658416
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 209406
Total_rx_packets_phy: 209406


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 28.23        
Core2: 21.18        Core3: 28.24        
Core4: 21.70        Core5: 28.13        
Core6: 19.96        Core7: 30.57        
Core8: 31.41        Core9: 20.74        
Core10: 32.89        Core11: 23.39        
Core12: 30.01        Core13: 24.39        
Core14: 29.62        Core15: 24.17        
Core16: 27.74        Core17: 31.70        
Core18: 28.66        Core19: 25.65        
Core20: 30.81        Core21: 23.84        
Core22: 29.60        Core23: 25.27        
Core24: 30.64        Core25: 29.96        
Core26: 31.25        Core27: 26.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 26.19
DDR read Latency(ns)
Socket0: 40984.41
Socket1: 421.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.54        
Core2: 28.78        Core3: 28.73        
Core4: 31.70        Core5: 29.66        
Core6: 27.33        Core7: 27.92        
Core8: 28.43        Core9: 21.44        
Core10: 29.33        Core11: 23.65        
Core12: 29.23        Core13: 25.46        
Core14: 30.81        Core15: 23.65        
Core16: 29.85        Core17: 31.42        
Core18: 30.39        Core19: 26.32        
Core20: 28.08        Core21: 24.66        
Core22: 30.27        Core23: 25.02        
Core24: 28.43        Core25: 29.29        
Core26: 31.01        Core27: 30.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.94
Socket1: 26.69
DDR read Latency(ns)
Socket0: 41642.58
Socket1: 418.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 28.96        
Core2: 30.30        Core3: 29.07        
Core4: 27.17        Core5: 29.31        
Core6: 29.74        Core7: 27.34        
Core8: 33.68        Core9: 21.84        
Core10: 30.64        Core11: 24.11        
Core12: 30.75        Core13: 25.93        
Core14: 27.73        Core15: 26.00        
Core16: 30.23        Core17: 31.91        
Core18: 29.70        Core19: 26.47        
Core20: 29.11        Core21: 24.99        
Core22: 30.34        Core23: 25.43        
Core24: 33.46        Core25: 29.41        
Core26: 28.94        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.10
Socket1: 27.06
DDR read Latency(ns)
Socket0: 41526.81
Socket1: 414.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 28.49        
Core2: 27.58        Core3: 28.39        
Core4: 28.94        Core5: 28.21        
Core6: 28.97        Core7: 29.65        
Core8: 30.79        Core9: 20.83        
Core10: 28.57        Core11: 22.50        
Core12: 31.31        Core13: 24.54        
Core14: 27.80        Core15: 28.59        
Core16: 29.95        Core17: 31.74        
Core18: 29.23        Core19: 26.93        
Core20: 30.95        Core21: 23.60        
Core22: 29.53        Core23: 23.56        
Core24: 30.01        Core25: 29.07        
Core26: 29.61        Core27: 30.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 26.62
DDR read Latency(ns)
Socket0: 40963.38
Socket1: 417.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22788
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408929242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408932130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204526477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204526477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204531703; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204531703; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204536370; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204536370; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204540565; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204540565; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003823518; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4179995; Consumed Joules: 255.13; Watts: 42.50; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2358318; Consumed DRAM Joules: 36.08; DRAM Watts: 6.01
S1P0; QPIClocks: 14409035526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409038018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204599304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204599304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204599410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204599410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204599747; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204599747; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204599880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204599880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003851932; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6238444; Consumed Joules: 380.76; Watts: 63.43; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5562532; Consumed DRAM Joules: 85.11; DRAM Watts: 14.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59d5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     322 K    914 K    0.65    0.08    0.01    0.02    11928        0       14     69
   1    1     0.10   0.20   0.48    0.98      84 M     97 M    0.13    0.21    0.09    0.10     3136    14771       53     59
   2    0     0.00   0.30   0.00    0.60    6081       30 K    0.80    0.15    0.00    0.02      560        0        0     68
   3    1     0.10   0.20   0.48    0.99      84 M     97 M    0.13    0.22    0.09    0.10     3472    14613      228     59
   4    0     0.00   0.29   0.00    0.60    4070       22 K    0.82    0.14    0.00    0.01     1400        0        0     70
   5    1     0.10   0.21   0.50    1.01      84 M     98 M    0.14    0.22    0.08    0.09     3192    14658       45     59
   6    0     0.00   0.27   0.00    0.60    3986       22 K    0.82    0.13    0.00    0.02      504        0        0     69
   7    1     0.11   0.50   0.22    0.64      31 M     36 M    0.14    0.27    0.03    0.03     3416     5091       35     58
   8    0     0.00   0.28   0.00    0.60    3538       22 K    0.84    0.14    0.00    0.02      224        0        0     68
   9    1     0.17   0.82   0.21    0.63    6328 K   9573 K    0.34    0.55    0.00    0.01      784      458      115     58
  10    0     0.00   0.31   0.00    0.60    3364       24 K    0.86    0.15    0.00    0.02      616        0        0     68
  11    1     0.18   0.30   0.61    1.17      68 M     85 M    0.20    0.28    0.04    0.05     3360    12211       65     57
  12    0     0.00   0.29   0.00    0.60    4567       24 K    0.81    0.16    0.00    0.02      392        0        0     69
  13    1     0.11   0.25   0.45    0.94      68 M     81 M    0.16    0.27    0.06    0.07     5096    12594       46     57
  14    0     0.00   0.31   0.00    0.60    6287       35 K    0.83    0.17    0.00    0.02      784        0        0     69
  15    1     0.16   0.32   0.51    1.04      66 M     80 M    0.18    0.27    0.04    0.05     5432    12142      120     57
  16    0     0.00   0.31   0.00    0.60    5971       29 K    0.79    0.17    0.00    0.02      392        0        0     69
  17    1     0.02   0.15   0.10    0.60      30 M     33 M    0.09    0.21    0.20    0.22     3416     5209      156     58
  18    0     0.00   0.27   0.00    0.60    5019       24 K    0.79    0.13    0.00    0.02     1064        0        0     70
  19    1     0.18   0.43   0.42    0.93      48 M     59 M    0.18    0.28    0.03    0.03      448     8559      186     59
  20    0     0.00   0.28   0.00    0.61    4230       27 K    0.85    0.12    0.00    0.02      784        0        0     69
  21    1     0.17   0.29   0.59    1.12      70 M     85 M    0.18    0.29    0.04    0.05     3976    13287       38     59
  22    0     0.00   0.29   0.00    0.60    4932       26 K    0.82    0.15    0.00    0.01     1456        0        0     70
  23    1     0.14   0.28   0.49    1.05      63 M     76 M    0.17    0.26    0.05    0.06      280    10360      191     60
  24    0     0.00   0.32   0.00    0.60    5274       30 K    0.83    0.16    0.00    0.01      168        1        0     70
  25    1     0.10   0.52   0.19    0.62      30 M     35 M    0.15    0.26    0.03    0.04      280     5219       95     59
  26    0     0.00   0.34   0.00    0.60    5758       35 K    0.84    0.15    0.00    0.01     2632        0        0     70
  27    1     0.10   0.31   0.31    0.79      54 M     63 M    0.15    0.26    0.06    0.07     4088     9156       29     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     385 K   1269 K    0.70    0.10    0.01    0.02    22904        1       13     61
 SKT    1     0.12   0.31   0.40    0.94     793 M    943 M    0.16    0.26    0.05    0.05    40376   138328     1402     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.20    0.93     794 M    944 M    0.16    0.26    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.31 %

 C1 core residency: 27.20 %; C3 core residency: 0.10 %; C6 core residency: 51.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.39     0.52     213.24      30.00         135.13
 SKT   1    124.38    61.64     319.61      70.49         120.18
---------------------------------------------------------------------------------------------------------------
       *    125.78    62.15     532.85     100.49         120.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5aba
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.18 --||-- Mem Ch  0: Reads (MB/s):  6187.30 --|
|--            Writes(MB/s):    23.84 --||--            Writes(MB/s):  3064.68 --|
|-- Mem Ch  1: Reads (MB/s):    70.98 --||-- Mem Ch  1: Reads (MB/s):  6191.00 --|
|--            Writes(MB/s):    27.86 --||--            Writes(MB/s):  3068.64 --|
|-- Mem Ch  2: Reads (MB/s):    67.98 --||-- Mem Ch  2: Reads (MB/s):  6188.65 --|
|--            Writes(MB/s):    23.84 --||--            Writes(MB/s):  3064.99 --|
|-- Mem Ch  3: Reads (MB/s):    71.55 --||-- Mem Ch  3: Reads (MB/s):  6193.06 --|
|--            Writes(MB/s):    27.76 --||--            Writes(MB/s):  3070.21 --|
|-- NODE 0 Mem Read (MB/s) :   282.70 --||-- NODE 1 Mem Read (MB/s) : 24760.02 --|
|-- NODE 0 Mem Write(MB/s) :   103.30 --||-- NODE 1 Mem Write(MB/s) : 12268.52 --|
|-- NODE 0 P. Write (T/s):     124348 --||-- NODE 1 P. Write (T/s):     203008 --|
|-- NODE 0 Memory (MB/s):      385.99 --||-- NODE 1 Memory (MB/s):    37028.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25042.71                --|
            |--                System Write Throughput(MB/s):      12371.82                --|
            |--               System Memory Throughput(MB/s):      37414.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b8f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     191 M         0     680 K   483 K   1055 K     0     180  
 1       0           0      33 M   235 M    252       0    1358 K
-----------------------------------------------------------------------
 *     191 M         0      33 M   236 M   1055 K     0    1358 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 29.91        
Core2: 29.12        Core3: 27.47        
Core4: 30.06        Core5: 27.44        
Core6: 27.30        Core7: 27.33        
Core8: 26.84        Core9: 24.35        
Core10: 25.05        Core11: 22.04        
Core12: 25.42        Core13: 28.03        
Core14: 26.30        Core15: 24.13        
Core16: 28.28        Core17: 20.24        
Core18: 28.38        Core19: 22.23        
Core20: 26.90        Core21: 31.30        
Core22: 27.74        Core23: 23.67        
Core24: 27.26        Core25: 25.97        
Core26: 29.12        Core27: 19.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.87
Socket1: 24.46
DDR read Latency(ns)
Socket0: 41940.62
Socket1: 450.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 29.77        
Core2: 27.35        Core3: 26.31        
Core4: 29.25        Core5: 28.35        
Core6: 29.65        Core7: 28.10        
Core8: 27.06        Core9: 24.73        
Core10: 27.19        Core11: 22.09        
Core12: 27.65        Core13: 28.27        
Core14: 24.89        Core15: 24.33        
Core16: 27.49        Core17: 22.29        
Core18: 30.55        Core19: 23.46        
Core20: 30.66        Core21: 30.84        
Core22: 29.16        Core23: 23.36        
Core24: 28.84        Core25: 26.43        
Core26: 28.31        Core27: 22.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 25.09
DDR read Latency(ns)
Socket0: 42916.10
Socket1: 440.76
irq_total: 294365.637507707
cpu_total: 19.26
cpu_0: 0.86
cpu_1: 40.03
cpu_2: 0.07
cpu_3: 45.08
cpu_4: 0.07
cpu_5: 37.30
cpu_6: 0.07
cpu_7: 38.10
cpu_8: 0.07
cpu_9: 16.56
cpu_10: 0.07
cpu_11: 45.41
cpu_12: 0.07
cpu_13: 40.76
cpu_14: 0.00
cpu_15: 49.27
cpu_16: 0.00
cpu_17: 43.28
cpu_18: 0.07
cpu_19: 34.44
cpu_20: 0.07
cpu_21: 27.59
cpu_22: 0.00
cpu_23: 43.95
cpu_24: 0.00
cpu_25: 35.70
cpu_26: 0.07
cpu_27: 40.16
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12786923
Total_rx_bytes: 12786923
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12164390812
Total_tx_bytes_phy: 12164390812
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 193744
Total_rx_packets_phy: 193744
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12158956894
Total_tx_bytes: 12158956894
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 13562125
Total_rx_bytes_phy: 13562125
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1348901
Total_tx_packets_phy: 1348901
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 193741
Total_rx_packets: 193741
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1348896
Total_tx_packets: 1348896


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 29.91        
Core2: 24.18        Core3: 27.41        
Core4: 22.86        Core5: 28.01        
Core6: 20.61        Core7: 31.34        
Core8: 25.19        Core9: 23.53        
Core10: 24.88        Core11: 22.01        
Core12: 27.16        Core13: 29.01        
Core14: 25.70        Core15: 22.22        
Core16: 27.46        Core17: 24.13        
Core18: 31.37        Core19: 24.10        
Core20: 28.93        Core21: 31.15        
Core22: 27.38        Core23: 24.87        
Core24: 26.59        Core25: 23.12        
Core26: 30.92        Core27: 30.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 25.56
DDR read Latency(ns)
Socket0: 40848.88
Socket1: 431.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 30.45        
Core2: 26.87        Core3: 26.89        
Core4: 29.69        Core5: 28.18        
Core6: 26.79        Core7: 31.17        
Core8: 26.73        Core9: 24.98        
Core10: 26.43        Core11: 22.35        
Core12: 27.75        Core13: 29.25        
Core14: 24.57        Core15: 22.97        
Core16: 26.53        Core17: 24.40        
Core18: 28.84        Core19: 24.05        
Core20: 29.37        Core21: 31.51        
Core22: 26.76        Core23: 24.19        
Core24: 28.87        Core25: 23.51        
Core26: 30.36        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 25.74
DDR read Latency(ns)
Socket0: 42195.36
Socket1: 429.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 29.29        
Core2: 27.03        Core3: 26.49        
Core4: 27.66        Core5: 29.28        
Core6: 26.35        Core7: 31.35        
Core8: 27.84        Core9: 24.51        
Core10: 26.33        Core11: 25.37        
Core12: 28.77        Core13: 20.47        
Core14: 24.11        Core15: 21.63        
Core16: 29.45        Core17: 22.14        
Core18: 27.42        Core19: 30.80        
Core20: 28.52        Core21: 30.50        
Core22: 29.36        Core23: 23.05        
Core24: 29.78        Core25: 27.84        
Core26: 30.16        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 25.68
DDR read Latency(ns)
Socket0: 42731.41
Socket1: 431.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 28.80        
Core2: 28.19        Core3: 26.57        
Core4: 30.56        Core5: 29.98        
Core6: 28.54        Core7: 28.12        
Core8: 27.42        Core9: 24.30        
Core10: 26.98        Core11: 25.58        
Core12: 29.26        Core13: 20.17        
Core14: 26.20        Core15: 21.81        
Core16: 27.06        Core17: 22.10        
Core18: 29.41        Core19: 30.55        
Core20: 28.87        Core21: 29.98        
Core22: 28.48        Core23: 23.34        
Core24: 28.82        Core25: 28.05        
Core26: 30.64        Core27: 26.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 25.38
DDR read Latency(ns)
Socket0: 42227.70
Socket1: 434.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23854
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410840206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410843738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205484006; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205484006; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205489212; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205489212; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494297; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494297; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205496981; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205496981; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004621941; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4179760; Consumed Joules: 255.11; Watts: 42.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2357289; Consumed DRAM Joules: 36.07; DRAM Watts: 6.01
S1P0; QPIClocks: 14410954034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410956002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205558961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205558961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205558849; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205558849; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558848; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558848; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205558940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205558940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005123573; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6233696; Consumed Joules: 380.47; Watts: 63.37; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5551812; Consumed DRAM Joules: 84.94; DRAM Watts: 14.15
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e01
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     336 K    924 K    0.64    0.07    0.01    0.02     9632        1       15     69
   1    1     0.11   0.32   0.35    0.82      60 M     69 M    0.13    0.25    0.05    0.06     1848    10284       58     58
   2    0     0.00   0.29   0.00    0.60    6088       33 K    0.82    0.13    0.00    0.02      448        0        0     69
   3    1     0.12   0.24   0.49    1.00      81 M     94 M    0.14    0.23    0.07    0.08     3472    14915      195     58
   4    0     0.00   0.32   0.00    0.60    5065       30 K    0.83    0.16    0.00    0.01     3976        0        0     69
   5    1     0.08   0.21   0.39    0.88      77 M     88 M    0.13    0.21    0.10    0.11     2016    12761       62     59
   6    0     0.00   0.33   0.00    0.60    4093       30 K    0.87    0.15    0.00    0.01      504        0        0     69
   7    1     0.09   0.26   0.36    0.83      58 M     69 M    0.15    0.26    0.06    0.08     1736    11278      103     59
   8    0     0.00   0.31   0.00    0.60    4708       32 K    0.85    0.18    0.00    0.01      560        0        0     68
   9    1     0.12   0.75   0.16    0.60    4210 K   6563 K    0.36    0.49    0.00    0.01      504      365       40     58
  10    0     0.00   0.33   0.00    0.60    4727       26 K    0.82    0.21    0.00    0.01      112        0        0     68
  11    1     0.26   0.47   0.55    1.08      47 M     59 M    0.21    0.31    0.02    0.02     1960     6915       75     57
  12    0     0.00   0.29   0.00    0.60    3794       24 K    0.85    0.18    0.00    0.01      168        0        0     69
  13    1     0.17   0.29   0.57    1.11      69 M     84 M    0.18    0.28    0.04    0.05     4144    12829       53     57
  14    0     0.00   0.36   0.00    0.60    6555       33 K    0.80    0.20    0.00    0.01      448        0        0     70
  15    1     0.17   0.33   0.51    1.06      63 M     77 M    0.18    0.27    0.04    0.05     3808    10998      190     57
  16    0     0.00   0.30   0.00    0.60    4781       25 K    0.81    0.17    0.00    0.02      224        0        0     69
  17    1     0.08   0.23   0.36    0.83      70 M     82 M    0.15    0.25    0.08    0.10     4480    13397       47     58
  18    0     0.00   0.29   0.00    0.60    3857       26 K    0.85    0.14    0.00    0.02      560        0        0     70
  19    1     0.06   0.34   0.18    0.61      42 M     48 M    0.13    0.23    0.07    0.08      952     7222       26     60
  20    0     0.00   0.26   0.00    0.60    2878       23 K    0.88    0.13    0.00    0.02      560        0        0     70
  21    1     0.07   0.40   0.18    0.61      33 M     37 M    0.12    0.25    0.05    0.05     2240     5576       62     60
  22    0     0.00   0.29   0.00    0.60    4635       28 K    0.83    0.12    0.00    0.02      392        0        0     70
  23    1     0.15   0.30   0.49    1.02      64 M     77 M    0.17    0.27    0.04    0.05     3472    10599      163     60
  24    0     0.00   0.27   0.00    0.60    2386       21 K    0.89    0.13    0.00    0.01      280        0        0     70
  25    1     0.16   0.30   0.54    1.11      63 M     77 M    0.19    0.28    0.04    0.05     3528    11461       45     58
  26    0     0.00   0.29   0.00    0.60    3517       24 K    0.86    0.13    0.00    0.02     2240        0        0     70
  27    1     0.12   0.25   0.47    0.96      69 M     83 M    0.17    0.27    0.06    0.07     2352    12135       37     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     393 K   1283 K    0.69    0.10    0.01    0.02    20104        1       15     61
 SKT    1     0.13   0.31   0.40    0.93     805 M    956 M    0.16    0.26    0.05    0.05    36512   140735     1156     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.20    0.93     805 M    958 M    0.16    0.26    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.64 %

 C1 core residency: 29.59 %; C3 core residency: 0.40 %; C6 core residency: 48.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  109 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.37     0.53     214.85      30.02         135.64
 SKT   1    125.58    62.12     323.40      71.31         120.24
---------------------------------------------------------------------------------------------------------------
       *    126.94    62.65     538.25     101.33         120.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ee4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    68.04 --||-- Mem Ch  0: Reads (MB/s):  6125.09 --|
|--            Writes(MB/s):    24.94 --||--            Writes(MB/s):  3044.56 --|
|-- Mem Ch  1: Reads (MB/s):    68.25 --||-- Mem Ch  1: Reads (MB/s):  6130.21 --|
|--            Writes(MB/s):    28.94 --||--            Writes(MB/s):  3048.58 --|
|-- Mem Ch  2: Reads (MB/s):    65.32 --||-- Mem Ch  2: Reads (MB/s):  6126.72 --|
|--            Writes(MB/s):    24.70 --||--            Writes(MB/s):  3044.85 --|
|-- Mem Ch  3: Reads (MB/s):    68.84 --||-- Mem Ch  3: Reads (MB/s):  6132.16 --|
|--            Writes(MB/s):    28.87 --||--            Writes(MB/s):  3049.58 --|
|-- NODE 0 Mem Read (MB/s) :   270.45 --||-- NODE 1 Mem Read (MB/s) : 24514.18 --|
|-- NODE 0 Mem Write(MB/s) :   107.44 --||-- NODE 1 Mem Write(MB/s) : 12187.56 --|
|-- NODE 0 P. Write (T/s):     124351 --||-- NODE 1 P. Write (T/s):     201466 --|
|-- NODE 0 Memory (MB/s):      377.89 --||-- NODE 1 Memory (MB/s):    36701.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24784.62                --|
            |--                System Write Throughput(MB/s):      12295.01                --|
            |--               System Memory Throughput(MB/s):      37079.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fb9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     194 M        12     872 K   459 K   1026 K     0      36  
 1       0           0      34 M   238 M    504       0    1308 K
-----------------------------------------------------------------------
 *     194 M        12      35 M   239 M   1026 K     0    1308 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 30.90        
Core2: 29.96        Core3: 26.30        
Core4: 26.57        Core5: 27.19        
Core6: 26.18        Core7: 22.93        
Core8: 26.59        Core9: 27.47        
Core10: 25.00        Core11: 29.59        
Core12: 26.42        Core13: 23.45        
Core14: 27.79        Core15: 27.23        
Core16: 26.75        Core17: 21.87        
Core18: 27.65        Core19: 22.78        
Core20: 27.93        Core21: 30.45        
Core22: 27.33        Core23: 30.76        
Core24: 27.70        Core25: 24.71        
Core26: 29.54        Core27: 22.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 25.29
DDR read Latency(ns)
Socket0: 45940.73
Socket1: 440.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 30.34        
Core2: 30.05        Core3: 28.08        
Core4: 29.82        Core5: 28.00        
Core6: 29.34        Core7: 24.31        
Core8: 31.20        Core9: 26.91        
Core10: 29.97        Core11: 28.13        
Core12: 28.84        Core13: 22.98        
Core14: 29.06        Core15: 27.30        
Core16: 28.76        Core17: 23.71        
Core18: 29.27        Core19: 24.08        
Core20: 32.23        Core21: 30.31        
Core22: 27.74        Core23: 29.97        
Core24: 29.04        Core25: 25.85        
Core26: 30.62        Core27: 24.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.93
Socket1: 26.18
DDR read Latency(ns)
Socket0: 45947.75
Socket1: 430.48
irq_total: 280822.620655335
cpu_total: 19.23
cpu_0: 1.00
cpu_1: 41.09
cpu_2: 0.07
cpu_3: 42.55
cpu_4: 0.07
cpu_5: 46.28
cpu_6: 0.13
cpu_7: 41.49
cpu_8: 0.07
cpu_9: 14.96
cpu_10: 0.07
cpu_11: 32.11
cpu_12: 0.07
cpu_13: 47.34
cpu_14: 0.07
cpu_15: 36.77
cpu_16: 0.07
cpu_17: 41.56
cpu_18: 0.07
cpu_19: 38.16
cpu_20: 0.07
cpu_21: 33.51
cpu_22: 0.07
cpu_23: 37.43
cpu_24: 0.07
cpu_25: 39.23
cpu_26: 0.07
cpu_27: 43.88
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 13832607
Total_rx_bytes_phy: 13832607
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12171586591
Total_tx_bytes_phy: 12171586591
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 197608
Total_rx_packets_phy: 197608
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1349716
Total_tx_packets: 1349716
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1349699
Total_tx_packets_phy: 1349699
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 197614
Total_rx_packets: 197614
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12166339758
Total_tx_bytes: 12166339758
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 13042532
Total_rx_bytes: 13042532


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.51        Core1: 29.98        
Core2: 20.51        Core3: 28.79        
Core4: 26.99        Core5: 27.91        
Core6: 21.15        Core7: 27.09        
Core8: 22.32        Core9: 25.78        
Core10: 25.47        Core11: 25.39        
Core12: 27.48        Core13: 24.69        
Core14: 29.68        Core15: 27.60        
Core16: 27.27        Core17: 24.42        
Core18: 28.84        Core19: 24.22        
Core20: 22.57        Core21: 30.82        
Core22: 27.97        Core23: 30.49        
Core24: 28.05        Core25: 25.77        
Core26: 30.21        Core27: 27.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.37
Socket1: 26.82
DDR read Latency(ns)
Socket0: 44153.53
Socket1: 421.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.11        Core1: 27.80        
Core2: 26.74        Core3: 28.84        
Core4: 28.99        Core5: 27.65        
Core6: 26.36        Core7: 29.80        
Core8: 25.48        Core9: 26.12        
Core10: 26.74        Core11: 25.63        
Core12: 25.77        Core13: 24.85        
Core14: 29.59        Core15: 27.68        
Core16: 27.95        Core17: 24.37        
Core18: 30.60        Core19: 24.77        
Core20: 31.34        Core21: 26.57        
Core22: 29.12        Core23: 31.52        
Core24: 28.01        Core25: 25.47        
Core26: 28.86        Core27: 29.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.34
Socket1: 26.92
DDR read Latency(ns)
Socket0: 46275.02
Socket1: 418.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 27.86        
Core2: 31.19        Core3: 28.61        
Core4: 33.23        Core5: 28.45        
Core6: 31.19        Core7: 26.22        
Core8: 28.29        Core9: 25.25        
Core10: 27.54        Core11: 25.18        
Core12: 28.90        Core13: 24.93        
Core14: 29.35        Core15: 27.82        
Core16: 28.93        Core17: 27.77        
Core18: 29.92        Core19: 26.08        
Core20: 27.90        Core21: 27.23        
Core22: 28.37        Core23: 30.86        
Core24: 27.25        Core25: 28.40        
Core26: 29.33        Core27: 26.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.66
Socket1: 27.20
DDR read Latency(ns)
Socket0: 45247.75
Socket1: 413.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 28.01        
Core2: 28.40        Core3: 29.36        
Core4: 28.94        Core5: 27.97        
Core6: 29.50        Core7: 26.65        
Core8: 27.38        Core9: 25.84        
Core10: 27.68        Core11: 26.69        
Core12: 26.92        Core13: 25.87        
Core14: 29.27        Core15: 28.53        
Core16: 27.37        Core17: 25.98        
Core18: 30.39        Core19: 26.18        
Core20: 28.57        Core21: 27.56        
Core22: 28.77        Core23: 31.62        
Core24: 28.69        Core25: 27.16        
Core26: 28.51        Core27: 26.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.36
Socket1: 27.40
DDR read Latency(ns)
Socket0: 43410.32
Socket1: 413.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24920
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411073838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411077262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205604332; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205604332; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205609342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205609342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205613851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205613851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205613436; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205613436; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004716331; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4170492; Consumed Joules: 254.55; Watts: 42.40; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2357417; Consumed DRAM Joules: 36.07; DRAM Watts: 6.01
S1P0; QPIClocks: 14411178522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411180630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205671706; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205671706; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205671590; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205671590; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205671760; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205671760; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205672144; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205672144; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004737384; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6211696; Consumed Joules: 379.13; Watts: 63.15; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5495357; Consumed DRAM Joules: 84.08; DRAM Watts: 14.00
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6229
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     311 K    862 K    0.64    0.07    0.01    0.02     8960        1       12     70
   1    1     0.12   0.20   0.62    1.11      96 M    113 M    0.15    0.23    0.08    0.09     2968    17446       77     59
   2    0     0.00   0.30   0.00    0.60    5804       28 K    0.80    0.11    0.00    0.02      224        0        0     68
   3    1     0.06   0.17   0.37    0.86      80 M     91 M    0.12    0.21    0.13    0.15     4872    14217      165     59
   4    0     0.00   0.27   0.00    0.60    4187       17 K    0.76    0.12    0.00    0.02     2016        0        0     70
   5    1     0.13   0.24   0.52    1.07      78 M     92 M    0.15    0.23    0.06    0.07     4648    13286      139     59
   6    0     0.00   0.29   0.00    0.60    3350       20 K    0.83    0.12    0.00    0.02     1176        0        0     69
   7    1     0.13   0.28   0.45    0.99      60 M     73 M    0.17    0.26    0.05    0.06      112    11195      122     58
   8    0     0.00   0.30   0.00    0.60    4572       27 K    0.84    0.13    0.00    0.02      168        0        0     68
   9    1     0.09   0.74   0.12    0.60    3968 K   6240 K    0.36    0.36    0.00    0.01      448      332       30     59
  10    0     0.00   0.29   0.00    0.60    3678       22 K    0.84    0.15    0.00    0.02     2912        0        0     68
  11    1     0.12   0.38   0.31    0.79      46 M     54 M    0.15    0.27    0.04    0.05      840     7069       47     58
  12    0     0.00   0.30   0.00    0.60    4137       24 K    0.83    0.17    0.00    0.02       56        0        0     69
  13    1     0.13   0.34   0.39    0.88      56 M     66 M    0.16    0.27    0.04    0.05     4424     9590       44     57
  14    0     0.00   0.30   0.00    0.60    5258       29 K    0.82    0.18    0.00    0.02      392        0        0     69
  15    1     0.15   0.33   0.46    0.98      58 M     71 M    0.18    0.27    0.04    0.05      728     9933      291     57
  16    0     0.00   0.26   0.00    0.60    4143       18 K    0.78    0.16    0.00    0.02      168        0        0     69
  17    1     0.14   0.35   0.40    0.89      60 M     72 M    0.17    0.27    0.04    0.05     5712    11633       34     58
  18    0     0.00   0.28   0.00    0.60    4708       24 K    0.80    0.13    0.00    0.02      504        0        0     70
  19    1     0.11   0.41   0.26    0.74      43 M     51 M    0.15    0.24    0.04    0.05      448     7333       48     60
  20    0     0.00   0.31   0.00    0.60    3717       24 K    0.85    0.13    0.00    0.02      504        0        1     70
  21    1     0.14   0.39   0.35    0.84      45 M     55 M    0.17    0.28    0.03    0.04     1624     7621       33     59
  22    0     0.00   0.28   0.00    0.62    5589       25 K    0.78    0.12    0.00    0.02       56        0        0     70
  23    1     0.11   0.37   0.30    0.78      46 M     54 M    0.15    0.27    0.04    0.05     2016     7229       87     60
  24    0     0.00   0.57   0.00    0.60      44 K     74 K    0.41    0.39    0.01    0.01     3976        3        2     70
  25    1     0.14   0.32   0.42    0.96      53 M     64 M    0.17    0.27    0.04    0.05     3080     8926       35     58
  26    0     0.00   0.30   0.00    0.60    3705       21 K    0.83    0.12    0.00    0.02     1288        0        0     69
  27    1     0.13   0.29   0.45    0.96      63 M     76 M    0.16    0.27    0.05    0.06     5152    10860       42     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     408 K   1222 K    0.67    0.12    0.01    0.02    22400        4       15     61
 SKT    1     0.12   0.31   0.39    0.91     796 M    945 M    0.16    0.25    0.05    0.06    37072   136670     1194     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.19    0.91     796 M    946 M    0.16    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.35 %

 C1 core residency: 28.51 %; C3 core residency: 0.67 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.37     0.53     213.84      30.10         137.17
 SKT   1    124.50    61.53     317.87      70.62         120.38
---------------------------------------------------------------------------------------------------------------
       *    125.87    62.06     531.71     100.72         120.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 630e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.32 --||-- Mem Ch  0: Reads (MB/s):  6257.68 --|
|--            Writes(MB/s):    24.06 --||--            Writes(MB/s):  3079.66 --|
|-- Mem Ch  1: Reads (MB/s):    72.72 --||-- Mem Ch  1: Reads (MB/s):  6263.46 --|
|--            Writes(MB/s):    28.10 --||--            Writes(MB/s):  3083.09 --|
|-- Mem Ch  2: Reads (MB/s):    70.17 --||-- Mem Ch  2: Reads (MB/s):  6255.00 --|
|--            Writes(MB/s):    24.20 --||--            Writes(MB/s):  3079.39 --|
|-- Mem Ch  3: Reads (MB/s):    73.12 --||-- Mem Ch  3: Reads (MB/s):  6261.22 --|
|--            Writes(MB/s):    27.80 --||--            Writes(MB/s):  3083.72 --|
|-- NODE 0 Mem Read (MB/s) :   288.34 --||-- NODE 1 Mem Read (MB/s) : 25037.36 --|
|-- NODE 0 Mem Write(MB/s) :   104.17 --||-- NODE 1 Mem Write(MB/s) : 12325.87 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     205663 --|
|-- NODE 0 Memory (MB/s):      392.50 --||-- NODE 1 Memory (MB/s):    37363.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25325.70                --|
            |--                System Write Throughput(MB/s):      12430.03                --|
            |--               System Memory Throughput(MB/s):      37755.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63e6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     192 M        12     783 K   507 K   1052 K     0      36  
 1       0           0      34 M   239 M    504      36    1384 K
-----------------------------------------------------------------------
 *     192 M        12      35 M   239 M   1053 K    36    1384 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 29.10        
Core2: 27.61        Core3: 26.33        
Core4: 28.26        Core5: 27.56        
Core6: 27.99        Core7: 20.74        
Core8: 27.33        Core9: 23.08        
Core10: 27.56        Core11: 25.20        
Core12: 28.15        Core13: 26.37        
Core14: 29.13        Core15: 19.34        
Core16: 28.95        Core17: 30.85        
Core18: 27.89        Core19: 22.73        
Core20: 31.04        Core21: 30.65        
Core22: 29.20        Core23: 24.80        
Core24: 27.27        Core25: 25.65        
Core26: 29.12        Core27: 26.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 25.03
DDR read Latency(ns)
Socket0: 42150.33
Socket1: 436.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 29.64        
Core2: 28.82        Core3: 26.76        
Core4: 26.75        Core5: 26.78        
Core6: 29.14        Core7: 21.98        
Core8: 29.40        Core9: 22.79        
Core10: 26.82        Core11: 23.74        
Core12: 27.67        Core13: 27.19        
Core14: 27.39        Core15: 20.30        
Core16: 28.61        Core17: 27.10        
Core18: 26.48        Core19: 25.33        
Core20: 28.22        Core21: 30.28        
Core22: 26.60        Core23: 23.75        
Core24: 26.27        Core25: 25.44        
Core26: 28.79        Core27: 26.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 25.21
DDR read Latency(ns)
Socket0: 42786.73
Socket1: 436.92
irq_total: 283393.772543318
cpu_total: 19.25
cpu_0: 0.93
cpu_1: 41.36
cpu_2: 0.07
cpu_3: 44.15
cpu_4: 0.07
cpu_5: 44.81
cpu_6: 0.07
cpu_7: 43.42
cpu_8: 0.07
cpu_9: 15.29
cpu_10: 0.07
cpu_11: 42.09
cpu_12: 0.07
cpu_13: 39.96
cpu_14: 0.07
cpu_15: 48.94
cpu_16: 0.13
cpu_17: 27.39
cpu_18: 0.07
cpu_19: 39.10
cpu_20: 0.07
cpu_21: 32.38
cpu_22: 0.07
cpu_23: 40.96
cpu_24: 0.07
cpu_25: 34.04
cpu_26: 0.13
cpu_27: 43.35
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12495207
Total_rx_bytes: 12495207
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12156987178
Total_tx_bytes: 12156987178
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 189321
Total_rx_packets_phy: 189321
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 189321
Total_rx_packets: 189321
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12162387449
Total_tx_bytes_phy: 12162387449
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1348679
Total_tx_packets_phy: 1348679
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1348678
Total_tx_packets: 1348678
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 13252477
Total_rx_bytes_phy: 13252477


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 29.73        
Core2: 24.33        Core3: 25.92        
Core4: 24.34        Core5: 25.91        
Core6: 21.80        Core7: 21.62        
Core8: 27.59        Core9: 22.84        
Core10: 29.03        Core11: 20.67        
Core12: 28.87        Core13: 26.90        
Core14: 33.90        Core15: 21.40        
Core16: 27.51        Core17: 31.04        
Core18: 31.21        Core19: 27.36        
Core20: 27.95        Core21: 29.90        
Core22: 28.37        Core23: 23.55        
Core24: 28.69        Core25: 23.07        
Core26: 29.82        Core27: 28.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 24.78
DDR read Latency(ns)
Socket0: 40981.63
Socket1: 442.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 26.98        
Core2: 26.22        Core3: 27.47        
Core4: 29.37        Core5: 26.56        
Core6: 27.55        Core7: 24.96        
Core8: 30.41        Core9: 23.89        
Core10: 29.93        Core11: 23.70        
Core12: 28.23        Core13: 27.64        
Core14: 28.90        Core15: 23.87        
Core16: 27.07        Core17: 31.27        
Core18: 30.70        Core19: 26.42        
Core20: 27.38        Core21: 23.22        
Core22: 29.98        Core23: 27.08        
Core24: 26.79        Core25: 25.37        
Core26: 28.62        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.62
Socket1: 25.98
DDR read Latency(ns)
Socket0: 41230.74
Socket1: 425.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.50        Core1: 28.06        
Core2: 27.85        Core3: 28.04        
Core4: 27.93        Core5: 26.61        
Core6: 30.14        Core7: 25.45        
Core8: 34.37        Core9: 24.81        
Core10: 28.61        Core11: 24.46        
Core12: 32.26        Core13: 28.21        
Core14: 29.25        Core15: 26.31        
Core16: 31.93        Core17: 31.61        
Core18: 28.55        Core19: 25.34        
Core20: 30.23        Core21: 30.73        
Core22: 31.53        Core23: 27.89        
Core24: 27.39        Core25: 25.86        
Core26: 29.86        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 27.06
DDR read Latency(ns)
Socket0: 40147.52
Socket1: 413.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 27.83        
Core2: 28.11        Core3: 25.06        
Core4: 25.75        Core5: 27.23        
Core6: 28.06        Core7: 25.51        
Core8: 28.72        Core9: 23.17        
Core10: 26.66        Core11: 24.80        
Core12: 27.90        Core13: 27.21        
Core14: 27.32        Core15: 24.17        
Core16: 26.83        Core17: 31.50        
Core18: 27.23        Core19: 25.14        
Core20: 27.36        Core21: 30.73        
Core22: 26.50        Core23: 29.31        
Core24: 27.99        Core25: 26.82        
Core26: 29.81        Core27: 26.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 26.61
DDR read Latency(ns)
Socket0: 40114.24
Socket1: 418.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25991
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411314854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411318666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205720916; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205720916; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205726450; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205726450; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205731003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205731003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205735721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205735721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004794520; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4195708; Consumed Joules: 256.09; Watts: 42.65; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354407; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14411367510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411369750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205766210; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205766210; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205766023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205766023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205766123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205766123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205766105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205766105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004817424; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6239959; Consumed Joules: 380.86; Watts: 63.42; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5559376; Consumed DRAM Joules: 85.06; DRAM Watts: 14.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6658
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     320 K    870 K    0.63    0.07    0.01    0.02     8512        1       11     70
   1    1     0.11   0.19   0.57    1.10      90 M    105 M    0.14    0.22    0.08    0.10     5488    15704       53     58
   2    0     0.00   0.28   0.00    0.60    7316       35 K    0.80    0.12    0.00    0.02      448        0        0     68
   3    1     0.08   0.19   0.42    0.95      79 M     90 M    0.13    0.22    0.10    0.12     3584    14618      208     58
   4    0     0.00   0.28   0.00    0.60    4306       22 K    0.81    0.12    0.00    0.02     2352        0        0     70
   5    1     0.16   0.28   0.55    1.08      79 M     93 M    0.15    0.24    0.05    0.06     2800    13347      152     58
   6    0     0.00   0.26   0.00    0.60    3702       20 K    0.82    0.13    0.00    0.02     1848        0        0     69
   7    1     0.08   0.20   0.38    0.87      67 M     78 M    0.14    0.27    0.09    0.10     3472    12863      148     58
   8    0     0.00   0.28   0.00    0.60    4448       28 K    0.85    0.13    0.00    0.02      112        0        0     68
   9    1     0.11   0.76   0.15    0.60    4430 K   6533 K    0.32    0.47    0.00    0.01      168      397      156     59
  10    0     0.00   0.64   0.00    0.60      33 K     64 K    0.48    0.23    0.01    0.01     2968        1        1     67
  11    1     0.17   0.38   0.44    0.97      52 M     64 M    0.19    0.29    0.03    0.04     3360     9154       48     57
  12    0     0.00   0.29   0.00    0.60    4175       22 K    0.81    0.17    0.00    0.01      448        0        0     69
  13    1     0.16   0.36   0.44    0.94      56 M     68 M    0.17    0.28    0.04    0.04     2016     9571       51     57
  14    0     0.00   0.27   0.00    0.60    4146       22 K    0.81    0.18    0.00    0.02     1568        0        1     69
  15    1     0.17   0.33   0.51    1.04      60 M     74 M    0.19    0.28    0.04    0.04     2240    10778      321     58
  16    0     0.00   0.28   0.00    0.60    4525       19 K    0.77    0.16    0.00    0.02      448        0        0     69
  17    1     0.04   0.16   0.25    0.75      57 M     65 M    0.12    0.26    0.14    0.16      840    11215       68     59
  18    0     0.00   0.29   0.00    0.60    4493       20 K    0.78    0.12    0.00    0.02      672        0        0     69
  19    1     0.09   0.33   0.29    0.81      46 M     53 M    0.14    0.25    0.05    0.06     5040     7977       32     59
  20    0     0.00   0.28   0.00    0.60    3234       18 K    0.83    0.11    0.00    0.02       56        0        0     69
  21    1     0.09   0.29   0.30    0.80      54 M     64 M    0.15    0.24    0.06    0.07     2744     9236       34     60
  22    0     0.00   0.28   0.00    0.60    4261       18 K    0.77    0.11    0.00    0.02       56        0        0     70
  23    1     0.11   0.37   0.28    0.75      46 M     54 M    0.14    0.26    0.04    0.05      448     7455       40     61
  24    0     0.00   0.29   0.00    0.60    3479       22 K    0.84    0.11    0.00    0.02      560        0        0     70
  25    1     0.11   0.30   0.38    0.91      54 M     65 M    0.16    0.27    0.05    0.06     3360     9345       36     59
  26    0     0.00   0.30   0.00    0.60    3833       20 K    0.81    0.11    0.00    0.02     2632        0        1     70
  27    1     0.16   0.40   0.40    0.91      48 M     58 M    0.18    0.29    0.03    0.04     2576     7643      116     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     406 K   1207 K    0.66    0.10    0.01    0.02    22680        2       14     61
 SKT    1     0.12   0.30   0.38    0.91     799 M    944 M    0.15    0.26    0.05    0.06    38136   139303     1463     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.30   0.19    0.91     799 M    945 M    0.15    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.10 %

 C1 core residency: 26.02 %; C3 core residency: 0.61 %; C6 core residency: 52.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.46 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.40     0.52     214.26      30.12         135.72
 SKT   1    124.71    61.36     316.06      70.38         120.01
---------------------------------------------------------------------------------------------------------------
       *    126.11    61.88     530.32     100.50         120.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 673b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.43 --||-- Mem Ch  0: Reads (MB/s):  6024.02 --|
|--            Writes(MB/s):    25.71 --||--            Writes(MB/s):  3017.71 --|
|-- Mem Ch  1: Reads (MB/s):    72.99 --||-- Mem Ch  1: Reads (MB/s):  6030.56 --|
|--            Writes(MB/s):    29.56 --||--            Writes(MB/s):  3021.34 --|
|-- Mem Ch  2: Reads (MB/s):    69.63 --||-- Mem Ch  2: Reads (MB/s):  6023.61 --|
|--            Writes(MB/s):    25.56 --||--            Writes(MB/s):  3017.35 --|
|-- Mem Ch  3: Reads (MB/s):    74.06 --||-- Mem Ch  3: Reads (MB/s):  6028.92 --|
|--            Writes(MB/s):    29.64 --||--            Writes(MB/s):  3022.18 --|
|-- NODE 0 Mem Read (MB/s) :   290.10 --||-- NODE 1 Mem Read (MB/s) : 24107.11 --|
|-- NODE 0 Mem Write(MB/s) :   110.47 --||-- NODE 1 Mem Write(MB/s) : 12078.58 --|
|-- NODE 0 P. Write (T/s):     124365 --||-- NODE 1 P. Write (T/s):     198502 --|
|-- NODE 0 Memory (MB/s):      400.57 --||-- NODE 1 Memory (MB/s):    36185.69 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      24397.21                --|
            |--                System Write Throughput(MB/s):      12189.05                --|
            |--               System Memory Throughput(MB/s):      36586.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6811
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     194 M       168     608 K   401 K   1083 K     0       0  
 1    1008           0      35 M   236 M    252       0    1288 K
-----------------------------------------------------------------------
 *     194 M       168      35 M   236 M   1083 K     0    1288 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 28.14        
Core2: 26.42        Core3: 28.31        
Core4: 23.93        Core5: 25.49        
Core6: 26.26        Core7: 26.44        
Core8: 25.86        Core9: 23.90        
Core10: 25.55        Core11: 24.73        
Core12: 25.83        Core13: 30.03        
Core14: 25.59        Core15: 29.30        
Core16: 25.09        Core17: 25.96        
Core18: 25.64        Core19: 24.51        
Core20: 26.55        Core21: 27.80        
Core22: 28.50        Core23: 26.89        
Core24: 27.48        Core25: 24.80        
Core26: 29.80        Core27: 25.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 26.37
DDR read Latency(ns)
Socket0: 40022.40
Socket1: 421.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 28.82        
Core2: 29.76        Core3: 28.17        
Core4: 28.55        Core5: 26.76        
Core6: 30.25        Core7: 27.52        
Core8: 24.98        Core9: 23.60        
Core10: 23.76        Core11: 24.27        
Core12: 25.53        Core13: 28.67        
Core14: 25.15        Core15: 27.84        
Core16: 26.64        Core17: 26.37        
Core18: 26.12        Core19: 25.04        
Core20: 29.50        Core21: 29.40        
Core22: 31.53        Core23: 25.39        
Core24: 28.53        Core25: 25.05        
Core26: 30.45        Core27: 27.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 26.67
DDR read Latency(ns)
Socket0: 40892.86
Socket1: 422.00
irq_total: 279227.95787728
cpu_total: 19.19
cpu_0: 0.93
cpu_1: 43.09
cpu_2: 0.07
cpu_3: 36.37
cpu_4: 0.07
cpu_5: 54.52
cpu_6: 0.13
cpu_7: 40.82
cpu_8: 0.13
cpu_9: 14.63
cpu_10: 0.07
cpu_11: 38.36
cpu_12: 0.07
cpu_13: 37.37
cpu_14: 0.07
cpu_15: 33.91
cpu_16: 0.00
cpu_17: 40.29
cpu_18: 0.07
cpu_19: 47.21
cpu_20: 0.07
cpu_21: 28.46
cpu_22: 0.00
cpu_23: 34.44
cpu_24: 0.07
cpu_25: 45.08
cpu_26: 0.13
cpu_27: 41.16
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 14705845
Total_rx_bytes: 14705845
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1351123
Total_tx_packets: 1351123
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1351124
Total_tx_packets_phy: 1351124
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 222814
Total_rx_packets_phy: 222814
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 15597039
Total_rx_bytes_phy: 15597039
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 222815
Total_rx_packets: 222815
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12184440643
Total_tx_bytes_phy: 12184440643
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 12179024897
Total_tx_bytes: 12179024897


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 27.66        
Core2: 28.59        Core3: 30.35        
Core4: 23.99        Core5: 26.55        
Core6: 15.80        Core7: 31.14        
Core8: 24.56        Core9: 23.75        
Core10: 18.88        Core11: 22.81        
Core12: 22.50        Core13: 24.50        
Core14: 25.23        Core15: 24.01        
Core16: 27.47        Core17: 24.75        
Core18: 26.93        Core19: 23.36        
Core20: 27.33        Core21: 29.83        
Core22: 29.62        Core23: 29.42        
Core24: 26.25        Core25: 23.40        
Core26: 29.15        Core27: 29.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 25.84
DDR read Latency(ns)
Socket0: 40236.72
Socket1: 432.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 27.40        
Core2: 29.59        Core3: 31.16        
Core4: 28.18        Core5: 26.43        
Core6: 30.19        Core7: 30.31        
Core8: 25.97        Core9: 23.58        
Core10: 24.84        Core11: 22.26        
Core12: 24.59        Core13: 25.14        
Core14: 24.66        Core15: 25.08        
Core16: 25.91        Core17: 23.76        
Core18: 26.79        Core19: 22.42        
Core20: 30.53        Core21: 28.94        
Core22: 30.54        Core23: 29.50        
Core24: 27.75        Core25: 23.90        
Core26: 31.48        Core27: 28.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.10
Socket1: 25.72
DDR read Latency(ns)
Socket0: 41172.53
Socket1: 434.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 27.81        
Core2: 26.59        Core3: 29.74        
Core4: 30.08        Core5: 26.31        
Core6: 30.88        Core7: 28.37        
Core8: 27.27        Core9: 23.89        
Core10: 23.38        Core11: 24.29        
Core12: 24.93        Core13: 25.45        
Core14: 24.72        Core15: 25.51        
Core16: 27.15        Core17: 25.34        
Core18: 26.78        Core19: 23.80        
Core20: 30.71        Core21: 29.73        
Core22: 28.47        Core23: 28.45        
Core24: 27.68        Core25: 23.91        
Core26: 29.76        Core27: 27.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 26.24
DDR read Latency(ns)
Socket0: 40935.55
Socket1: 424.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.06        
Core2: 26.06        Core3: 29.51        
Core4: 30.33        Core5: 26.03        
Core6: 28.36        Core7: 25.27        
Core8: 27.90        Core9: 24.30        
Core10: 24.57        Core11: 27.21        
Core12: 26.36        Core13: 26.66        
Core14: 26.05        Core15: 27.20        
Core16: 25.15        Core17: 25.88        
Core18: 24.29        Core19: 24.49        
Core20: 26.56        Core21: 28.98        
Core22: 29.48        Core23: 29.76        
Core24: 27.39        Core25: 24.26        
Core26: 28.59        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 26.44
DDR read Latency(ns)
Socket0: 40345.44
Socket1: 420.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27058
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412009814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412013934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206068023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206068023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206073304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206073304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206078156; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206078156; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206082851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206082851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005103487; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4184695; Consumed Joules: 255.41; Watts: 42.53; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2360231; Consumed DRAM Joules: 36.11; DRAM Watts: 6.01
S1P0; QPIClocks: 14412109530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412111958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206137660; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206137660; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206137572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206137572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206137658; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206137658; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206137718; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206137718; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005135394; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6250881; Consumed Joules: 381.52; Watts: 63.53; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5523566; Consumed DRAM Joules: 84.51; DRAM Watts: 14.07
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a84
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     309 K    832 K    0.63    0.07    0.01    0.02     9968        2        8     69
   1    1     0.09   0.23   0.39    0.88      77 M     89 M    0.13    0.22    0.09    0.10     2744    12747       46     58
   2    0     0.00   0.59   0.00    0.60      40 K     69 K    0.42    0.18    0.01    0.01     3192        1        3     68
   3    1     0.11   0.27   0.39    0.89      65 M     76 M    0.14    0.24    0.06    0.07     2744    11784      159     59
   4    0     0.00   0.30   0.00    0.60    5544       26 K    0.79    0.11    0.00    0.02      840        0        0     69
   5    1     0.22   0.35   0.62    1.12      79 M     96 M    0.17    0.24    0.04    0.04     2240    12856      211     59
   6    0     0.00   0.31   0.00    0.60    4215       23 K    0.82    0.11    0.00    0.02     3864        0        1     69
   7    1     0.14   0.25   0.57    1.11      65 M     81 M    0.20    0.29    0.04    0.06     3024    13039      138     58
   8    0     0.00   0.27   0.00    0.60    3799       23 K    0.84    0.13    0.00    0.02     1512        0        0     68
   9    1     0.11   0.75   0.15    0.60    3899 K   5860 K    0.33    0.48    0.00    0.01      168      297       34     59
  10    0     0.00   0.29   0.00    0.60    3286       20 K    0.84    0.14    0.00    0.02      560        0        0     68
  11    1     0.12   0.40   0.29    0.83      42 M     51 M    0.17    0.25    0.04    0.04     3976     6557       29     57
  12    0     0.00   0.29   0.00    0.60    4746       23 K    0.80    0.16    0.00    0.02       56        0        0     69
  13    1     0.13   0.37   0.35    0.83      49 M     59 M    0.16    0.27    0.04    0.05     3360     8237       43     57
  14    0     0.00   0.28   0.00    0.60    4390       23 K    0.82    0.17    0.00    0.02      224        0        0     69
  15    1     0.09   0.34   0.25    0.71      46 M     53 M    0.12    0.25    0.05    0.06     2576     7723      231     58
  16    0     0.00   0.28   0.00    0.60    4640       19 K    0.76    0.17    0.00    0.01      448        0        0     69
  17    1     0.05   0.16   0.33    0.80      68 M     78 M    0.13    0.26    0.13    0.15     4984    12996      215     58
  18    0     0.00   0.24   0.00    0.60    3481       17 K    0.80    0.13    0.00    0.02      336        0        0     70
  19    1     0.16   0.32   0.51    1.05      59 M     73 M    0.19    0.28    0.04    0.05     4200    11234       51     59
  20    0     0.00   0.29   0.00    0.60    3680       24 K    0.85    0.11    0.00    0.02     1008        0        0     70
  21    1     0.13   0.50   0.25    0.70      34 M     40 M    0.16    0.28    0.03    0.03     1064     5427       31     59
  22    0     0.00   0.25   0.00    0.60    5051       20 K    0.75    0.11    0.00    0.02      280        0        0     70
  23    1     0.11   0.29   0.38    0.90      59 M     70 M    0.17    0.26    0.05    0.06     2576     9893      176     60
  24    0     0.00   0.28   0.00    0.60    3002       19 K    0.85    0.11    0.00    0.02      112        0        0     70
  25    1     0.15   0.35   0.43    0.96      54 M     66 M    0.17    0.27    0.04    0.04     2688     9817       33     59
  26    0     0.00   0.29   0.00    0.60    3847       19 K    0.80    0.12    0.00    0.02     1344        0        0     70
  27    1     0.14   0.26   0.53    1.07      66 M     82 M    0.19    0.28    0.05    0.06     1456    12546       46     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     399 K   1163 K    0.66    0.09    0.01    0.02    23744        3       12     61
 SKT    1     0.12   0.32   0.39    0.92     774 M    925 M    0.16    0.26    0.04    0.05    37800   135153     1443     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.20    0.91     774 M    927 M    0.16    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.32 %

 C1 core residency: 27.40 %; C3 core residency: 0.24 %; C6 core residency: 51.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.45     0.54     213.61      30.20         135.75
 SKT   1    122.37    61.09     318.38      70.55         119.67
---------------------------------------------------------------------------------------------------------------
       *    123.81    61.64     531.99     100.75         119.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
