{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738946074961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738946074962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 19:34:34 2025 " "Processing started: Fri Feb  7 19:34:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738946074962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1738946074962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1738946074962 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1738946075361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082701 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDISS " "Found entity 2: IDISS" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082701 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082701 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082703 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(24) " "Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1738946082707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rat.v 1 1 " "Found 1 design units, including 1 entities, in source file rat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAT " "Found entity 1: RAT" {  } { { "RAT.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "reservation_station.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstructionQueue.v(27) " "Verilog HDL information at InstructionQueue.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1738946082761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(1) " "Verilog HDL Declaration information at processor.v(1): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1738946082772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station_ls.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station_ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station_LS " "Found entity 1: reservation_station_LS" {  } { { "reservation_station_LS.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station_LS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_buffer " "Found entity 1: store_buffer" {  } { { "store_buffer.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/store_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file double_datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_dataMemory " "Found entity 1: double_dataMemory" {  } { { "double_dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946082790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946082790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1738946082836 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1738946082842 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1738946082843 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:uut " "Elaborating entity \"processor\" for hierarchy \"processor:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946082878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:uut\|adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"processor:uut\|adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946082910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter processor:uut\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"processor:uut\|programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946082917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory processor:uut\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"processor:uut\|instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946082931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1738946083075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083076 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1738946083076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946083130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946083130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue processor:uut\|InstructionQueue:IQ " "Elaborating entity \"InstructionQueue\" for hierarchy \"processor:uut\|InstructionQueue:IQ\"" {  } { { "processor.v" "IQ" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit processor:uut\|controlUnit:cu " "Elaborating entity \"controlUnit\" for hierarchy \"processor:uut\|controlUnit:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 processor:uut\|mux2x1:immMux " "Elaborating entity \"mux2x1\" for hierarchy \"processor:uut\|mux2x1:immMux\"" {  } { { "processor.v" "immMux" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender processor:uut\|SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"processor:uut\|SignExtender:se\"" {  } { { "processor.v" "se" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB processor:uut\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"processor:uut\|ROB:rob\"" {  } { { "processor.v" "rob" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAT processor:uut\|RAT:rat " "Elaborating entity \"RAT\" for hierarchy \"processor:uut\|RAT:rat\"" {  } { { "processor.v" "rat" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile processor:uut\|registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"processor:uut\|registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 processor:uut\|mux2x1:immVal " "Elaborating entity \"mux2x1\" for hierarchy \"processor:uut\|mux2x1:immVal\"" {  } { { "processor.v" "immVal" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station processor:uut\|reservation_station:rs_arithmetic " "Elaborating entity \"reservation_station\" for hierarchy \"processor:uut\|reservation_station:rs_arithmetic\"" {  } { { "processor.v" "rs_arithmetic" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946083960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station_LS processor:uut\|reservation_station_LS:RS_LS " "Elaborating entity \"reservation_station_LS\" for hierarchy \"processor:uut\|reservation_station_LS:RS_LS\"" {  } { { "processor.v" "RS_LS" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_buffer processor:uut\|store_buffer:SW_buffer " "Elaborating entity \"store_buffer\" for hierarchy \"processor:uut\|store_buffer:SW_buffer\"" {  } { { "processor.v" "SW_buffer" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dataMemory processor:uut\|double_dataMemory:DM " "Elaborating entity \"double_dataMemory\" for hierarchy \"processor:uut\|double_dataMemory:DM\"" {  } { { "processor.v" "DM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "double_dataMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "double_dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084688 ""}  } { { "double_dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1738946084688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7l2 " "Found entity 1: altsyncram_q7l2" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738946084734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738946084734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7l2 processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated " "Elaborating entity \"altsyncram_q7l2\" for hierarchy \"processor:uut\|double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:uut\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"processor:uut\|ALU:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738946084784 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738946085158 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1738946085158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1738946085517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1738946085581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738946085614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 19:34:45 2025 " "Processing ended: Fri Feb  7 19:34:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738946085614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738946085614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738946085614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1738946085614 ""}
