// Seed: 568481999
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4
);
  logic id_6;
  assign module_1.id_0 = 0;
endmodule
program module_1 (
    output supply0 id_0,
    input wire id_1
);
  logic id_3 = -1;
  tri0  id_4 = id_1 == ~|{id_3{-1'b0}};
  wire  id_5 = id_3;
  wire  id_6 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endprogram
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
  supply0 id_6 = 1'b0;
endmodule
