// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiKfY_H__
#define __myip_v1_0_HLS_weiKfY_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiKfY_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiKfY_ram) {
        ram[0] = "0b10111110001001011111101010001101";
        ram[1] = "0b10111110001101000011000100111111";
        ram[2] = "0b10111101011110110100111010001101";
        ram[3] = "0b00111101100100011010001001110110";
        ram[4] = "0b00111101010010001010011110000011";
        ram[5] = "0b00111101110100010111001110101111";
        ram[6] = "0b00111101000100110000001111010011";
        ram[7] = "0b10111101110111111111111010100100";
        ram[8] = "0b00111101110000111001011101010010";
        ram[9] = "0b10111101101010111111111100100111";
        ram[10] = "0b10111101010101110101010111000000";
        ram[11] = "0b10111110010101100100000111111110";
        ram[12] = "0b00111101100101011001001101100111";
        ram[13] = "0b00111100110110011110100011100100";
        ram[14] = "0b00111101101000011000010100011000";
        ram[15] = "0b00111100001111110011101010110100";
        ram[16] = "0b00111101010001001010100101101001";
        ram[17] = "0b00111110010010011100101010010011";
        ram[18] = "0b00111110001100101101001111011111";
        ram[19] = "0b00111101001001101000110001001000";
        ram[20] = "0b10111101110100001100011110000101";
        ram[21] = "0b00111110001011010000000001011001";
        ram[22] = "0b00111101101011010111110100011000";
        ram[23] = "0b10111110001000101110110000011110";
        ram[24] = "0b10111101111111110111000000000001";
        ram[25] = "0b00111110001000010001001001101000";
        ram[26] = "0b00111110010001100001000001010011";
        ram[27] = "0b00111101110100011000100100010011";
        ram[28] = "0b00111101001010101010001101101011";
        ram[29] = "0b00111101110100001101110101010111";
        ram[30] = "0b00111101101010000111111110111100";
        ram[31] = "0b10111110000100111110111000101100";
        ram[32] = "0b10111101001101101010100111011111";
        ram[33] = "0b10111110011001000001010011101011";
        ram[34] = "0b10111101111111111111101110101100";
        ram[35] = "0b00111110000001110010111011101101";
        ram[36] = "0b10111110001111000110011000000111";
        ram[37] = "0b10111110000100100100110000111110";
        ram[38] = "0b10111110001110001000010111001011";
        ram[39] = "0b00111101110100010100011101010010";
        ram[40] = "0b00111100001111011111010011101101";
        ram[41] = "0b10111110000101101101111011000011";
        ram[42] = "0b10111101100101101100001011010001";
        ram[43] = "0b10111110000110011001100010111011";
        ram[44] = "0b00111101100101110111010010101000";
        ram[45] = "0b00111101101101111111111011111100";
        ram[46] = "0b00111101110100000010110010110011";
        ram[47] = "0b00111110000000101101000001111010";
        ram[48] = "0b00111110001100010110011010111000";
        ram[49] = "0b10111110001110010111001110110100";
        ram[50] = "0b10111110001011110101011101000110";
        ram[51] = "0b00111100111101101011101111100000";
        ram[52] = "0b10111110000101100001010100000011";
        ram[53] = "0b10111110001111101010110110010101";
        ram[54] = "0b00111110010000110110011100011011";
        ram[55] = "0b10111110011110000000111111011101";
        ram[56] = "0b10111110001000101010110011011111";
        ram[57] = "0b10111101000111101001010111001000";
        ram[58] = "0b10111100101110011100001100111100";
        ram[59] = "0b10111101110011111101100001100001";
        ram[60] = "0b00111101100111010100100000111111";
        ram[61] = "0b00111110000111011000010011010011";
        ram[62] = "0b10111100100011111011010001010001";
        ram[63] = "0b00111101001101110000001111010011";
        ram[64] = "0b10111110001100011111101001101010";
        ram[65] = "0b00111101110001110111000110101101";
        ram[66] = "0b00111101111101011101110110000000";
        ram[67] = "0b10111101111001010111101001000010";
        ram[68] = "0b00111100101100111101011100000010";
        ram[69] = "0b10111101000000011011011011010000";
        ram[70] = "0b10111110010100101100000010001010";
        ram[71] = "0b10111101010011010010011110101001";
        ram[72] = "0b10111101101110100101111111011011";
        ram[73] = "0b00111100111011100001110110010110";
        ram[74] = "0b00111101000011101101101011101011";
        ram[75] = "0b00111101011100001010010100000000";
        ram[76] = "0b10111101010001011111100001011011";
        ram[77] = "0b00111100111010111100101000010010";
        ram[78] = "0b10111101010011110110001010110100";
        ram[79] = "0b00111110001111111100110010111110";
        ram[80] = "0b10111101001100100111111110011000";
        ram[81] = "0b00111101111100101110000000000001";
        ram[82] = "0b10111101110010010101111101001100";
        ram[83] = "0b00111110000100100000101110001110";
        ram[84] = "0b10111100010010111000011101000101";
        ram[85] = "0b00111101110110000100011000001100";
        ram[86] = "0b00111110000001000000011111011011";
        ram[87] = "0b00111101000011100101111000010100";
        ram[88] = "0b00111101011011000111000111010000";
        ram[89] = "0b10111100111110000001111100111100";
        ram[90] = "0b00111100101111010001100010011100";
        ram[91] = "0b10111100100101011110111010000011";
        ram[92] = "0b00111101001111111101000110010100";
        ram[93] = "0b10111101111000111001011010010000";
        ram[94] = "0b10111110000101110101111100010111";
        ram[95] = "0b00111101100001100101011001100111";
        ram[96] = "0b00111101111010001110111110001010";
        ram[97] = "0b00111110000101100100001001110100";
        ram[98] = "0b10111110000010011110111001111111";
        ram[99] = "0b00111101011010110110011101101101";
        ram[100] = "0b10111101001010110110111101000101";
        ram[101] = "0b10111101001010001010001101111100";
        ram[102] = "0b10111101010001111100110111011000";
        ram[103] = "0b00111101010111011111001111100001";
        ram[104] = "0b10111110000011101110110011111001";
        ram[105] = "0b10111100000001100101001001101110";
        ram[106] = "0b00111100110111000001101101101000";
        ram[107] = "0b10111101100111000011000001101111";
        ram[108] = "0b00111101110010001110011001001011";
        ram[109] = "0b10111101010000110111011101111101";
        ram[110] = "0b00111101100110110000110101011110";
        ram[111] = "0b00111101001110001011111011111011";
        ram[112] = "0b00111110000001000111010110110011";
        ram[113] = "0b10111101001111001000100111010010";
        ram[114] = "0b10111110001001111001000011001100";
        ram[115] = "0b10111101110111110000000101011001";
        ram[116] = "0b00111110001001011001100101011101";
        ram[117] = "0b10111110010101000100011100110111";
        ram[118] = "0b10111101011011010110101111000001";
        ram[119] = "0b00111101000011000011011000100101";
        ram[120] = "0b10111101101010110100010111111011";
        ram[121] = "0b00111110000100001111100100111110";
        ram[122] = "0b00111110001100010101000011010001";
        ram[123] = "0b10111110001111001010101100010001";
        ram[124] = "0b10111000101110111110100000101011";
        ram[125] = "0b00111110000110100101110100010111";
        ram[126] = "0b10111101111100010111111011010101";
        ram[127] = "0b00111101010101011111100101010110";
        ram[128] = "0b00111110010001010011111000010110";
        ram[129] = "0b00111100001110101101001110001110";
        ram[130] = "0b00111110011100100010110010010001";
        ram[131] = "0b10111101100010000110110100111101";
        ram[132] = "0b00111011100111001010110101010110";
        ram[133] = "0b00111110001011001111001111100111";
        ram[134] = "0b00111110000000101111011000010111";
        ram[135] = "0b10111101010101011000111011111101";
        ram[136] = "0b10111101011100110000001100000001";
        ram[137] = "0b10111100010001111100010101100000";
        ram[138] = "0b10111011100001111100110011001011";
        ram[139] = "0b10111101110110011101010100000010";
        ram[140] = "0b10111101111111111100110000110111";
        ram[141] = "0b10111110010000111000110000100011";
        ram[142] = "0b10111101111011011010101001111111";
        ram[143] = "0b00111010100000011001100010100101";
        ram[144] = "0b00111100100000011000010001011011";
        ram[145] = "0b00111100010011101000111001011100";
        ram[146] = "0b10111101011000011111111001111010";
        ram[147] = "0b00111101100010010110010000101101";
        ram[148] = "0b10111100001110011100110011111100";
        ram[149] = "0b10111100110101100011110010000101";
        ram[150] = "0b10111100001110000100111000000101";
        ram[151] = "0b10111101100100100011101100111111";
        ram[152] = "0b00111101101110100101111110101111";
        ram[153] = "0b10111110010010001100110111001100";
        ram[154] = "0b00111101100000100001010010110101";
        ram[155] = "0b00111110000101011100110000110010";
        ram[156] = "0b00111101100100010101111100001011";
        ram[157] = "0b10111101111100001000101100100010";
        ram[158] = "0b10111101001110010100110100000001";
        ram[159] = "0b00111101101001111101011111011111";
        ram[160] = "0b10111101100000001110111100010011";
        ram[161] = "0b00111110001101011010111010000000";
        ram[162] = "0b10111100001010011000001111111010";
        ram[163] = "0b10111100010001001101011010001000";
        ram[164] = "0b10111100000010011010001111010101";
        ram[165] = "0b00111101011010000111010011000110";
        ram[166] = "0b10111100000100101010000011001100";
        ram[167] = "0b10111101100011101010111101010011";
        ram[168] = "0b00111101000001110000011011111011";
        ram[169] = "0b10111100110001001111000100011010";
        ram[170] = "0b00111110000101011001001111010100";
        ram[171] = "0b00111110001000100000110110001101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiKfY) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiKfY_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiKfY) {
meminst = new myip_v1_0_HLS_weiKfY_ram("myip_v1_0_HLS_weiKfY_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiKfY() {
    delete meminst;
}


};//endmodule
#endif
