#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Mon Mar 17 15:51:56 2014
# Process ID: 3160
# Log file: D:/work/GitHub/KIKS/Gen5/FPGA/planAhead.log
# Journal file: D:/work/GitHub/KIKS/Gen5/FPGA\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/app/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/app/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/app/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\work\GitHub\KIKS\Gen5\FPGA\FPGA.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/app/Xilinx/14.6/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:26 . Memory (MB): peak = 464.711 ; gain = 118.102
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 17 15:53:01 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
