INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/new/theta_data_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta_data_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/new/max_min_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_min_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/new/max_min_calculator_vout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_min_calculator_vout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/projects/4_frequency_counter/signal_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_split
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_theta_data_test_0_0/sim/system_theta_data_test_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_theta_data_test_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_max_min_calculator_0_1/sim/system_max_min_calculator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_max_min_calculator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a
INFO: [VRFC 10-311] analyzing module clk_map_imp_1ESA9AA
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_M3NP7D
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_8RDJLH
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_OKM6JD
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_108O9HF
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1KR8Y8Q
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1O9PSU8
INFO: [VRFC 10-311] analyzing module switchboards_imp_1DLISLW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_919a_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_919a_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_919a_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_919a_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_919a_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_919a_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_919a_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_919a_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_919a_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_919a_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_919a_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_919a_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_919a_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_919a_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_919a_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_919a_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_919a_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_919a_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_919a_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_919a_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_919a_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_919a_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_919a_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_919a_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_919a_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_919a_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_919a_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_919a_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_919a_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_919a_m01e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/sim/system_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_max_min_calculator_v_0_0/sim/system_max_min_calculator_v_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_max_min_calculator_v_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ipshared/d32c/src/axis_red_pitaya_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_signal_split_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
