

================================================================
== Vivado HLS Report for 'convolution1'
================================================================
* Date:           Wed Nov  7 23:47:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     894|    396|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    224|
|Register         |        -|      -|     577|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1819|   1331|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenet_wrapper_fadbkb_U21  |lenet_wrapper_fadbkb  |        0|      2|  205|  390|
    |lenet_wrapper_fmucud_U22  |lenet_wrapper_fmucud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |co_3_fu_265_p2       |     +    |      0|   14|   9|           3|           1|
    |h_fu_324_p2          |     +    |      0|   20|  10|           1|           5|
    |i_20_fu_479_p2       |     +    |      0|  101|  37|          32|           1|
    |j_15_fu_473_p2       |     +    |      0|  101|  37|          32|           1|
    |m_2_fu_428_p2        |     +    |      0|  101|  37|           1|          32|
    |n_2_fu_467_p2        |     +    |      0|  101|  37|           1|          32|
    |tmp_175_fu_227_p2    |     +    |      0|   23|  11|           6|           6|
    |tmp_178_fu_279_p2    |     +    |      0|   35|  15|          10|          10|
    |tmp_180_fu_348_p2    |     +    |      0|   47|  19|          14|          14|
    |tmp_182_fu_396_p2    |     +    |      0|  101|  37|          32|          32|
    |tmp_185_fu_417_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_188_fu_442_p2    |     +    |      0|   41|  17|          12|          12|
    |tmp_189_fu_452_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_fu_330_p2        |     +    |      0|   23|  11|           6|           3|
    |tmp_s_fu_374_p2      |     +    |      0|   23|  11|           6|           3|
    |w_fu_368_p2          |     +    |      0|   20|  10|           5|           1|
    |tmp_177_fu_249_p2    |     -    |      0|   32|  14|           9|           9|
    |tmp_179_fu_308_p2    |     -    |      0|   47|  19|          14|          14|
    |exitcond1_fu_318_p2  |   icmp   |      0|    0|   2|           5|           4|
    |exitcond2_fu_259_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond_fu_362_p2   |   icmp   |      0|    0|   2|           5|           4|
    |tmp_23_fu_423_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_25_fu_462_p2     |   icmp   |      0|    0|  16|          32|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0|  894| 396|         279|         269|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |co_reg_94      |    9|          2|    3|          6|
    |grp_fu_192_p0  |   15|          3|   32|         96|
    |grp_fu_192_p1  |   15|          3|   32|         96|
    |i19_reg_127    |    9|          2|   32|         64|
    |i_reg_105      |    9|          2|    5|         10|
    |j14_reg_160    |    9|          2|   32|         64|
    |j_reg_116      |    9|          2|    5|         10|
    |m_reg_137      |    9|          2|   32|         64|
    |n_reg_169      |    9|          2|   32|         64|
    |sum_1_reg_180  |    9|          2|   32|         64|
    |sum_reg_148    |    9|          2|   32|         64|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  224|         48|  270|        626|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  23|   0|   23|          0|
    |co_3_reg_498            |   3|   0|    3|          0|
    |co_reg_94               |   3|   0|    3|          0|
    |conv1_b_addr_reg_503    |   3|   0|    3|          0|
    |conv1_b_load_reg_620    |  32|   0|   32|          0|
    |conv1_w_0_load_reg_600  |  32|   0|   32|          0|
    |h_reg_521               |   5|   0|    5|          0|
    |i19_reg_127             |  32|   0|   32|          0|
    |i_cast2_reg_508         |   5|   0|   32|         27|
    |i_reg_105               |   5|   0|    5|          0|
    |input_0_load_reg_605    |  32|   0|   32|          0|
    |j14_reg_160             |  32|   0|   32|          0|
    |j_15_reg_590            |  32|   0|   32|          0|
    |j_cast1_reg_531         |   5|   0|   32|         27|
    |j_reg_116               |   5|   0|    5|          0|
    |m_2_reg_567             |  32|   0|   32|          0|
    |m_reg_137               |  32|   0|   32|          0|
    |n_2_reg_585             |  32|   0|   32|          0|
    |n_reg_169               |  32|   0|   32|          0|
    |output_addr_reg_536     |  13|   0|   13|          0|
    |sum_1_reg_180           |  32|   0|   32|          0|
    |sum_reg_148             |  32|   0|   32|          0|
    |tmp_179_reg_513         |  12|   0|   14|          2|
    |tmp_185_reg_559         |   9|   0|    9|          0|
    |tmp_191_cast_reg_485    |   6|   0|   32|         26|
    |tmp_194_cast_reg_490    |   8|   0|   10|          2|
    |tmp_201_cast_reg_554    |   7|   0|   12|          5|
    |tmp_24_reg_625          |  32|   0|   32|          0|
    |tmp_26_reg_610          |  32|   0|   32|          0|
    |tmp_cast_85_reg_549     |   6|   0|   32|         26|
    |tmp_cast_reg_526        |   6|   0|   32|         26|
    |w_reg_544               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 577|   0|  718|        141|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | convolution1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | convolution1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | convolution1 | return value |
|input_0_address0    | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0          |  in |   32|  ap_memory |    input_0   |     array    |
|conv1_w_0_address0  | out |    8|  ap_memory |   conv1_w_0  |     array    |
|conv1_w_0_ce0       | out |    1|  ap_memory |   conv1_w_0  |     array    |
|conv1_w_0_q0        |  in |   32|  ap_memory |   conv1_w_0  |     array    |
|conv1_b_address0    | out |    3|  ap_memory |    conv1_b   |     array    |
|conv1_b_ce0         | out |    1|  ap_memory |    conv1_b   |     array    |
|conv1_b_q0          |  in |   32|  ap_memory |    conv1_b   |     array    |
|output_r_address0   | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |   output_r   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	17  / (!tmp_23)
	6  / (tmp_23)
6 --> 
	7  / (tmp_25)
	5  / (!tmp_25)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:131
:0  br label %.loopexit


 <State 2>: 2.33ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i3 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

ST_2: co_cast3 (8)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:131
.loopexit:1  %co_cast3 = zext i3 %co to i32

ST_2: co_cast3_cast (9)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:131
.loopexit:2  %co_cast3_cast = zext i3 %co to i6

ST_2: tmp_174 (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:131
.loopexit:3  %tmp_174 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %co, i2 0)

ST_2: p_shl2_cast1 (11)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.loopexit:4  %p_shl2_cast1 = zext i5 %tmp_174 to i6

ST_2: p_shl2_cast (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.loopexit:5  %p_shl2_cast = zext i5 %tmp_174 to i9

ST_2: tmp_175 (13)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:137
.loopexit:6  %tmp_175 = add i6 %co_cast3_cast, %p_shl2_cast1

ST_2: tmp_191_cast (14)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.loopexit:7  %tmp_191_cast = zext i6 %tmp_175 to i32

ST_2: tmp_176 (15)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:131
.loopexit:8  %tmp_176 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %co, i5 0)

ST_2: p_shl_cast (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.loopexit:9  %p_shl_cast = zext i8 %tmp_176 to i9

ST_2: tmp_177 (17)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:140
.loopexit:10  %tmp_177 = sub i9 %p_shl_cast, %p_shl2_cast

ST_2: tmp_194_cast (18)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.loopexit:11  %tmp_194_cast = sext i9 %tmp_177 to i10

ST_2: exitcond2 (19)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:131
.loopexit:12  %exitcond2 = icmp eq i3 %co, -2

ST_2: empty (20)  [1/1] 0.00ns
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: co_3 (21)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:131
.loopexit:14  %co_3 = add i3 %co, 1

ST_2: StgValue_40 (22)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:131
.loopexit:15  br i1 %exitcond2, label %4, label %.preheader5.preheader

ST_2: conv1_b_addr (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5.preheader:0  %conv1_b_addr = getelementptr [6 x float]* %conv1_b, i32 0, i32 %co_cast3

ST_2: StgValue_42 (25)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:135
.preheader5.preheader:1  br label %.preheader5

ST_2: StgValue_43 (112)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:144
:0  ret void


 <State 3>: 4.67ns
ST_3: i (27)  [1/1] 0.00ns
.preheader5:0  %i = phi i5 [ 0, %.preheader5.preheader ], [ %h, %.preheader5.loopexit ]

ST_3: i_cast2 (28)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
.preheader5:1  %i_cast2 = zext i5 %i to i32

ST_3: i_cast2_cast (29)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5:2  %i_cast2_cast = zext i5 %i to i10

ST_3: tmp_178 (30)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:140
.preheader5:3  %tmp_178 = add i10 %tmp_194_cast, %i_cast2_cast

ST_3: tmp_172 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5:4  %tmp_172 = trunc i10 %tmp_178 to i9

ST_3: p_shl3_cast (32)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5:5  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_172, i5 0)

ST_3: tmp_173 (33)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5:6  %tmp_173 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_178, i2 0)

ST_3: p_shl4_cast (34)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader5:7  %p_shl4_cast = sext i12 %tmp_173 to i14

ST_3: tmp_179 (35)  [1/1] 2.34ns  loc: lenet/lenet_hls.c:140
.preheader5:8  %tmp_179 = sub i14 %p_shl3_cast, %p_shl4_cast

ST_3: i_cast (36)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
.preheader5:9  %i_cast = zext i5 %i to i6

ST_3: exitcond1 (37)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:132
.preheader5:10  %exitcond1 = icmp eq i5 %i, -4

ST_3: empty_83 (38)  [1/1] 0.00ns
.preheader5:11  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_3: h (39)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:132
.preheader5:12  %h = add i5 1, %i

ST_3: StgValue_57 (40)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:132
.preheader5:13  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp (42)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:135
.preheader4.preheader:0  %tmp = add i6 %i_cast, 5

ST_3: tmp_cast (43)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
.preheader4.preheader:1  %tmp_cast = zext i6 %tmp to i32

ST_3: StgValue_60 (44)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:136
.preheader4.preheader:2  br label %.preheader4

ST_3: StgValue_61 (110)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: j (46)  [1/1] 0.00ns
.preheader4:0  %j = phi i5 [ %w, %3 ], [ 0, %.preheader4.preheader ]

ST_4: j_cast1 (47)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:136
.preheader4:1  %j_cast1 = zext i5 %j to i32

ST_4: j_cast1_cast (48)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader4:2  %j_cast1_cast = zext i5 %j to i14

ST_4: tmp_180 (49)  [1/1] 2.34ns  loc: lenet/lenet_hls.c:140
.preheader4:3  %tmp_180 = add i14 %tmp_179, %j_cast1_cast

ST_4: tmp_199_cast (50)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader4:4  %tmp_199_cast = zext i14 %tmp_180 to i32

ST_4: output_addr (51)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:140
.preheader4:5  %output_addr = getelementptr [4704 x float]* %output_r, i32 0, i32 %tmp_199_cast

ST_4: j_cast (52)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:136
.preheader4:6  %j_cast = zext i5 %j to i6

ST_4: exitcond (53)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:133
.preheader4:7  %exitcond = icmp eq i5 %j, -4

ST_4: empty_84 (54)  [1/1] 0.00ns
.preheader4:8  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_4: w (55)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:133
.preheader4:9  %w = add i5 %j, 1

ST_4: StgValue_72 (56)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:133
.preheader4:10  br i1 %exitcond, label %.preheader5.loopexit, label %.preheader3.preheader

ST_4: tmp_s (58)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:136
.preheader3.preheader:0  %tmp_s = add i6 %j_cast, 5

ST_4: tmp_cast_85 (59)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:136
.preheader3.preheader:1  %tmp_cast_85 = zext i6 %tmp_s to i32

ST_4: StgValue_75 (60)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:135
.preheader3.preheader:2  br label %.preheader3

ST_4: StgValue_76 (108)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 5.22ns
ST_5: i19 (62)  [1/1] 0.00ns
.preheader3:0  %i19 = phi i32 [ %i_20, %2 ], [ %i_cast2, %.preheader3.preheader ]

ST_5: m (63)  [1/1] 0.00ns
.preheader3:1  %m = phi i32 [ %m_2, %2 ], [ 0, %.preheader3.preheader ]

ST_5: sum (64)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader3:2  %sum = phi float [ %sum_1, %2 ], [ 0.000000e+00, %.preheader3.preheader ]

ST_5: tmp_181 (65)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
.preheader3:3  %tmp_181 = trunc i32 %i19 to i7

ST_5: tmp_201_cast (66)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader3:4  %tmp_201_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_181, i5 0)

ST_5: tmp_182 (67)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:137
.preheader3:5  %tmp_182 = add i32 %tmp_191_cast, %m

ST_5: tmp_183 (68)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader3:6  %tmp_183 = trunc i32 %tmp_182 to i9

ST_5: tmp_184 (69)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader3:7  %tmp_184 = trunc i32 %tmp_182 to i7

ST_5: p_shl5_cast (70)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader3:8  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_184, i2 0)

ST_5: tmp_185 (71)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:137
.preheader3:9  %tmp_185 = add i9 %tmp_183, %p_shl5_cast

ST_5: tmp_23 (72)  [1/1] 3.26ns  loc: lenet/lenet_hls.c:135
.preheader3:10  %tmp_23 = icmp slt i32 %i19, %tmp_cast

ST_5: m_2 (73)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:135
.preheader3:11  %m_2 = add nsw i32 1, %m

ST_5: StgValue_89 (74)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
.preheader3:12  br i1 %tmp_23, label %.preheader.preheader, label %3

ST_5: StgValue_90 (76)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:137
.preheader.preheader:0  br label %.preheader

ST_5: conv1_b_load (103)  [2/2] 2.32ns  loc: lenet/lenet_hls.c:140
:0  %conv1_b_load = load float* %conv1_b_addr, align 4


 <State 6>: 5.58ns
ST_6: j14 (78)  [1/1] 0.00ns
.preheader:0  %j14 = phi i32 [ %j_15, %1 ], [ %j_cast1, %.preheader.preheader ]

ST_6: n (79)  [1/1] 0.00ns
.preheader:1  %n = phi i32 [ %n_2, %1 ], [ 0, %.preheader.preheader ]

ST_6: sum_1 (80)  [1/1] 0.00ns
.preheader:2  %sum_1 = phi float [ %sum_5, %1 ], [ %sum, %.preheader.preheader ]

ST_6: tmp_186 (81)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:3  %tmp_186 = trunc i32 %j14 to i12

ST_6: tmp_187 (82)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:4  %tmp_187 = trunc i32 %n to i9

ST_6: tmp_188 (83)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:137
.preheader:5  %tmp_188 = add i12 %tmp_186, %tmp_201_cast

ST_6: tmp_205_cast (84)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:6  %tmp_205_cast = zext i12 %tmp_188 to i32

ST_6: input_0_addr (85)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:7  %input_0_addr = getelementptr [1024 x float]* %input_0, i32 0, i32 %tmp_205_cast

ST_6: tmp_189 (86)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:137
.preheader:8  %tmp_189 = add i9 %tmp_187, %tmp_185

ST_6: tmp_206_cast (87)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:9  %tmp_206_cast = zext i9 %tmp_189 to i32

ST_6: conv1_w_0_addr (88)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:137
.preheader:10  %conv1_w_0_addr = getelementptr [150 x float]* %conv1_w_0, i32 0, i32 %tmp_206_cast

ST_6: tmp_25 (89)  [1/1] 3.26ns  loc: lenet/lenet_hls.c:136
.preheader:11  %tmp_25 = icmp slt i32 %j14, %tmp_cast_85

ST_6: n_2 (90)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:136
.preheader:12  %n_2 = add nsw i32 1, %n

ST_6: StgValue_105 (91)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:136
.preheader:13  br i1 %tmp_25, label %1, label %2

ST_6: conv1_w_0_load (93)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:137
:0  %conv1_w_0_load = load float* %conv1_w_0_addr, align 4

ST_6: input_0_load (94)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:137
:1  %input_0_load = load float* %input_0_addr, align 4

ST_6: j_15 (97)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:136
:4  %j_15 = add nsw i32 %j14, 1

ST_6: i_20 (100)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:135
:0  %i_20 = add nsw i32 %i19, 1

ST_6: StgValue_110 (101)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:135
:1  br label %.preheader3


 <State 7>: 3.25ns
ST_7: conv1_w_0_load (93)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:137
:0  %conv1_w_0_load = load float* %conv1_w_0_addr, align 4

ST_7: input_0_load (94)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:137
:1  %input_0_load = load float* %input_0_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_26 (95)  [4/4] 5.70ns  loc: lenet/lenet_hls.c:137
:2  %tmp_26 = fmul float %conv1_w_0_load, %input_0_load


 <State 9>: 5.70ns
ST_9: tmp_26 (95)  [3/4] 5.70ns  loc: lenet/lenet_hls.c:137
:2  %tmp_26 = fmul float %conv1_w_0_load, %input_0_load


 <State 10>: 5.70ns
ST_10: tmp_26 (95)  [2/4] 5.70ns  loc: lenet/lenet_hls.c:137
:2  %tmp_26 = fmul float %conv1_w_0_load, %input_0_load


 <State 11>: 5.70ns
ST_11: tmp_26 (95)  [1/4] 5.70ns  loc: lenet/lenet_hls.c:137
:2  %tmp_26 = fmul float %conv1_w_0_load, %input_0_load


 <State 12>: 7.26ns
ST_12: sum_5 (96)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:137
:3  %sum_5 = fadd float %sum_1, %tmp_26


 <State 13>: 7.26ns
ST_13: sum_5 (96)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:137
:3  %sum_5 = fadd float %sum_1, %tmp_26


 <State 14>: 7.26ns
ST_14: sum_5 (96)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:137
:3  %sum_5 = fadd float %sum_1, %tmp_26


 <State 15>: 7.26ns
ST_15: sum_5 (96)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:137
:3  %sum_5 = fadd float %sum_1, %tmp_26


 <State 16>: 7.26ns
ST_16: sum_5 (96)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:137
:3  %sum_5 = fadd float %sum_1, %tmp_26

ST_16: StgValue_122 (98)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:136
:5  br label %.preheader


 <State 17>: 2.32ns
ST_17: conv1_b_load (103)  [1/2] 2.32ns  loc: lenet/lenet_hls.c:140
:0  %conv1_b_load = load float* %conv1_b_addr, align 4


 <State 18>: 7.26ns
ST_18: tmp_24 (104)  [5/5] 7.26ns  loc: lenet/lenet_hls.c:140
:1  %tmp_24 = fadd float %sum, %conv1_b_load


 <State 19>: 7.26ns
ST_19: tmp_24 (104)  [4/5] 7.26ns  loc: lenet/lenet_hls.c:140
:1  %tmp_24 = fadd float %sum, %conv1_b_load


 <State 20>: 7.26ns
ST_20: tmp_24 (104)  [3/5] 7.26ns  loc: lenet/lenet_hls.c:140
:1  %tmp_24 = fadd float %sum, %conv1_b_load


 <State 21>: 7.26ns
ST_21: tmp_24 (104)  [2/5] 7.26ns  loc: lenet/lenet_hls.c:140
:1  %tmp_24 = fadd float %sum, %conv1_b_load


 <State 22>: 7.26ns
ST_22: tmp_24 (104)  [1/5] 7.26ns  loc: lenet/lenet_hls.c:140
:1  %tmp_24 = fadd float %sum, %conv1_b_load


 <State 23>: 3.25ns
ST_23: StgValue_129 (105)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:140
:2  store float %tmp_24, float* %output_addr, align 4

ST_23: StgValue_130 (106)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:133
:3  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24    (br               ) [ 011111111111111111111111]
co             (phi              ) [ 001000000000000000000000]
co_cast3       (zext             ) [ 000000000000000000000000]
co_cast3_cast  (zext             ) [ 000000000000000000000000]
tmp_174        (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast1   (zext             ) [ 000000000000000000000000]
p_shl2_cast    (zext             ) [ 000000000000000000000000]
tmp_175        (add              ) [ 000000000000000000000000]
tmp_191_cast   (zext             ) [ 000111111111111111111111]
tmp_176        (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast     (zext             ) [ 000000000000000000000000]
tmp_177        (sub              ) [ 000000000000000000000000]
tmp_194_cast   (sext             ) [ 000111111111111111111111]
exitcond2      (icmp             ) [ 001111111111111111111111]
empty          (speclooptripcount) [ 000000000000000000000000]
co_3           (add              ) [ 011111111111111111111111]
StgValue_40    (br               ) [ 000000000000000000000000]
conv1_b_addr   (getelementptr    ) [ 000111111111111111111111]
StgValue_42    (br               ) [ 001111111111111111111111]
StgValue_43    (ret              ) [ 000000000000000000000000]
i              (phi              ) [ 000100000000000000000000]
i_cast2        (zext             ) [ 000011111111111111111111]
i_cast2_cast   (zext             ) [ 000000000000000000000000]
tmp_178        (add              ) [ 000000000000000000000000]
tmp_172        (trunc            ) [ 000000000000000000000000]
p_shl3_cast    (bitconcatenate   ) [ 000000000000000000000000]
tmp_173        (bitconcatenate   ) [ 000000000000000000000000]
p_shl4_cast    (sext             ) [ 000000000000000000000000]
tmp_179        (sub              ) [ 000011111111111111111111]
i_cast         (zext             ) [ 000000000000000000000000]
exitcond1      (icmp             ) [ 001111111111111111111111]
empty_83       (speclooptripcount) [ 000000000000000000000000]
h              (add              ) [ 001111111111111111111111]
StgValue_57    (br               ) [ 000000000000000000000000]
tmp            (add              ) [ 000000000000000000000000]
tmp_cast       (zext             ) [ 000011111111111111111111]
StgValue_60    (br               ) [ 001111111111111111111111]
StgValue_61    (br               ) [ 011111111111111111111111]
j              (phi              ) [ 000010000000000000000000]
j_cast1        (zext             ) [ 000001111111111110000000]
j_cast1_cast   (zext             ) [ 000000000000000000000000]
tmp_180        (add              ) [ 000000000000000000000000]
tmp_199_cast   (zext             ) [ 000000000000000000000000]
output_addr    (getelementptr    ) [ 000001111111111111111111]
j_cast         (zext             ) [ 000000000000000000000000]
exitcond       (icmp             ) [ 001111111111111111111111]
empty_84       (speclooptripcount) [ 000000000000000000000000]
w              (add              ) [ 001111111111111111111111]
StgValue_72    (br               ) [ 000000000000000000000000]
tmp_s          (add              ) [ 000000000000000000000000]
tmp_cast_85    (zext             ) [ 000001111111111110000000]
StgValue_75    (br               ) [ 001111111111111111111111]
StgValue_76    (br               ) [ 001111111111111111111111]
i19            (phi              ) [ 000001111111111110000000]
m              (phi              ) [ 000001000000000000000000]
sum            (phi              ) [ 000001111111111111111110]
tmp_181        (trunc            ) [ 000000000000000000000000]
tmp_201_cast   (bitconcatenate   ) [ 000000111111111110000000]
tmp_182        (add              ) [ 000000000000000000000000]
tmp_183        (trunc            ) [ 000000000000000000000000]
tmp_184        (trunc            ) [ 000000000000000000000000]
p_shl5_cast    (bitconcatenate   ) [ 000000000000000000000000]
tmp_185        (add              ) [ 000000111111111110000000]
tmp_23         (icmp             ) [ 001111111111111111111111]
m_2            (add              ) [ 001111111111111111111111]
StgValue_89    (br               ) [ 000000000000000000000000]
StgValue_90    (br               ) [ 001111111111111111111111]
j14            (phi              ) [ 000000100000000000000000]
n              (phi              ) [ 000000100000000000000000]
sum_1          (phi              ) [ 001111111111111111111111]
tmp_186        (trunc            ) [ 000000000000000000000000]
tmp_187        (trunc            ) [ 000000000000000000000000]
tmp_188        (add              ) [ 000000000000000000000000]
tmp_205_cast   (zext             ) [ 000000000000000000000000]
input_0_addr   (getelementptr    ) [ 000000010000000000000000]
tmp_189        (add              ) [ 000000000000000000000000]
tmp_206_cast   (zext             ) [ 000000000000000000000000]
conv1_w_0_addr (getelementptr    ) [ 000000010000000000000000]
tmp_25         (icmp             ) [ 001111111111111111111111]
n_2            (add              ) [ 001111111111111111111111]
StgValue_105   (br               ) [ 000000000000000000000000]
j_15           (add              ) [ 001111111111111111111111]
i_20           (add              ) [ 001111111111111111111111]
StgValue_110   (br               ) [ 001111111111111111111111]
conv1_w_0_load (load             ) [ 000000001111000000000000]
input_0_load   (load             ) [ 000000001111000000000000]
tmp_26         (fmul             ) [ 000000000000111110000000]
sum_5          (fadd             ) [ 001111111111111111111111]
StgValue_122   (br               ) [ 001111111111111111111111]
conv1_b_load   (load             ) [ 000000000000000000111110]
tmp_24         (fadd             ) [ 000000000000000000000001]
StgValue_129   (store            ) [ 000000000000000000000000]
StgValue_130   (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_w_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_w_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="conv1_b_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_b_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="output_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="14" slack="0"/>
<pin id="59" dir="1" index="3" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="3"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_b_load/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="conv1_w_0_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_w_0_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_w_0_load/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_129_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="13" slack="8"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/23 "/>
</bind>
</comp>

<comp id="94" class="1005" name="co_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="co_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i19_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i19 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i19_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="2"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i19/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="m_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="m_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="sum_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="sum_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j14_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j14 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="j14_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j14/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="n_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="n_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="sum_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum_1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/12 tmp_24/18 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="co_cast3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="co_cast3_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast3_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_174_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_174/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl2_cast1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl2_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_175_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_175/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_191_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_176_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_176/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_177_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_177/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_194_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_194_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="co_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_cast2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_cast2_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_178_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="1"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_178/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_172_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl3_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_173_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_173/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl4_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_179_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_179/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="h_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_cast1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_cast1_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_180_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="14" slack="1"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_180/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_199_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_199_cast/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="j_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="w_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_cast_85_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_85/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_181_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_181/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_201_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_201_cast/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_182_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="3"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_182/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_183_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_183/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_184_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_184/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_shl5_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_185_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_185/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_23_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="m_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_186_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_186/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_187_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_187/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_188_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="1"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_188/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_205_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_205_cast/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_189_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="1"/>
<pin id="455" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_189/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_206_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_206_cast/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_25_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="n_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="j_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_20_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/6 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_191_cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="3"/>
<pin id="487" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_191_cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_194_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="1"/>
<pin id="492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_194_cast "/>
</bind>
</comp>

<comp id="498" class="1005" name="co_3_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="conv1_b_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="3"/>
<pin id="505" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="conv1_b_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_cast2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_cast2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_179_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="1"/>
<pin id="515" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="521" class="1005" name="h_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_cast_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2"/>
<pin id="528" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="531" class="1005" name="j_cast1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2"/>
<pin id="533" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_cast1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="output_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="8"/>
<pin id="538" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="w_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_cast_85_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="2"/>
<pin id="551" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_85 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_201_cast_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_201_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_185_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="1"/>
<pin id="561" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

<comp id="567" class="1005" name="m_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="input_0_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="conv1_w_0_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_w_0_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="n_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="j_15_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_15 "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_20_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv1_w_0_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_w_0_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="input_0_load_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_26_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="615" class="1005" name="sum_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="620" class="1005" name="conv1_b_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_b_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_24_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="66" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="136"><net_src comp="130" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="190"><net_src comp="148" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="148" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="98" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="210"><net_src comp="98" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="98" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="211" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="207" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="98" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="223" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="98" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="98" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="109" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="109" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="279" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="288" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="109" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="109" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="109" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="314" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="120" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="120" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="361"><net_src comp="120" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="120" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="120" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="358" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="130" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="16" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="141" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="12" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="401" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="409" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="130" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="141" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="163" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="173" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="456"><net_src comp="438" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="466"><net_src comp="163" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="173" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="163" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="127" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="233" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="493"><net_src comp="255" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="501"><net_src comp="265" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="506"><net_src comp="48" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="511"><net_src comp="271" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="516"><net_src comp="308" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="524"><net_src comp="324" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="529"><net_src comp="336" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="534"><net_src comp="340" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="539"><net_src comp="55" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="547"><net_src comp="368" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="552"><net_src comp="380" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="557"><net_src comp="388" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="562"><net_src comp="417" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="570"><net_src comp="428" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="575"><net_src comp="66" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="580"><net_src comp="73" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="588"><net_src comp="467" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="593"><net_src comp="473" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="598"><net_src comp="479" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="603"><net_src comp="80" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="608"><net_src comp="85" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="613"><net_src comp="198" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="618"><net_src comp="192" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="623"><net_src comp="62" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="628"><net_src comp="192" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: convolution1 : input_0 | {6 7 }
	Port: convolution1 : conv1_w_0 | {6 7 }
	Port: convolution1 : conv1_b | {5 17 }
	Port: convolution1 : output_r | {}
  - Chain level:
	State 1
	State 2
		co_cast3 : 1
		co_cast3_cast : 1
		tmp_174 : 1
		p_shl2_cast1 : 2
		p_shl2_cast : 2
		tmp_175 : 3
		tmp_191_cast : 4
		tmp_176 : 1
		p_shl_cast : 2
		tmp_177 : 3
		tmp_194_cast : 4
		exitcond2 : 1
		co_3 : 1
		StgValue_40 : 2
		conv1_b_addr : 2
	State 3
		i_cast2 : 1
		i_cast2_cast : 1
		tmp_178 : 2
		tmp_172 : 3
		p_shl3_cast : 4
		tmp_173 : 3
		p_shl4_cast : 4
		tmp_179 : 5
		i_cast : 1
		exitcond1 : 1
		h : 1
		StgValue_57 : 2
		tmp : 2
		tmp_cast : 3
	State 4
		j_cast1 : 1
		j_cast1_cast : 1
		tmp_180 : 2
		tmp_199_cast : 3
		output_addr : 4
		j_cast : 1
		exitcond : 1
		w : 1
		StgValue_72 : 2
		tmp_s : 2
		tmp_cast_85 : 3
	State 5
		tmp_181 : 1
		tmp_201_cast : 2
		tmp_182 : 1
		tmp_183 : 2
		tmp_184 : 2
		p_shl5_cast : 3
		tmp_185 : 4
		tmp_23 : 1
		m_2 : 1
		StgValue_89 : 2
	State 6
		tmp_186 : 1
		tmp_187 : 1
		tmp_188 : 2
		tmp_205_cast : 3
		input_0_addr : 4
		tmp_189 : 2
		tmp_206_cast : 3
		conv1_w_0_addr : 4
		tmp_25 : 1
		n_2 : 1
		StgValue_105 : 2
		conv1_w_0_load : 5
		input_0_load : 5
		j_15 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_175_fu_227    |    0    |    20   |    10   |
|          |      co_3_fu_265     |    0    |    14   |    9    |
|          |    tmp_178_fu_279    |    0    |    32   |    14   |
|          |       h_fu_324       |    0    |    20   |    10   |
|          |      tmp_fu_330      |    0    |    20   |    10   |
|          |    tmp_180_fu_348    |    0    |    47   |    19   |
|          |       w_fu_368       |    0    |    20   |    10   |
|    add   |     tmp_s_fu_374     |    0    |    20   |    10   |
|          |    tmp_182_fu_396    |    0    |   101   |    37   |
|          |    tmp_185_fu_417    |    0    |    32   |    14   |
|          |      m_2_fu_428      |    0    |   101   |    37   |
|          |    tmp_188_fu_442    |    0    |    41   |    17   |
|          |    tmp_189_fu_452    |    0    |    32   |    14   |
|          |      n_2_fu_467      |    0    |   101   |    37   |
|          |      j_15_fu_473     |    0    |   101   |    37   |
|          |      i_20_fu_479     |    0    |   101   |    37   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_192      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_198      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|    sub   |    tmp_177_fu_249    |    0    |    29   |    13   |
|          |    tmp_179_fu_308    |    0    |    47   |    19   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond2_fu_259   |    0    |    0    |    1    |
|          |   exitcond1_fu_318   |    0    |    0    |    2    |
|   icmp   |    exitcond_fu_362   |    0    |    0    |    2    |
|          |     tmp_23_fu_423    |    0    |    0    |    16   |
|          |     tmp_25_fu_462    |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |    co_cast3_fu_202   |    0    |    0    |    0    |
|          | co_cast3_cast_fu_207 |    0    |    0    |    0    |
|          |  p_shl2_cast1_fu_219 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_223  |    0    |    0    |    0    |
|          |  tmp_191_cast_fu_233 |    0    |    0    |    0    |
|          |   p_shl_cast_fu_245  |    0    |    0    |    0    |
|          |    i_cast2_fu_271    |    0    |    0    |    0    |
|          |  i_cast2_cast_fu_275 |    0    |    0    |    0    |
|   zext   |     i_cast_fu_314    |    0    |    0    |    0    |
|          |    tmp_cast_fu_336   |    0    |    0    |    0    |
|          |    j_cast1_fu_340    |    0    |    0    |    0    |
|          |  j_cast1_cast_fu_344 |    0    |    0    |    0    |
|          |  tmp_199_cast_fu_353 |    0    |    0    |    0    |
|          |     j_cast_fu_358    |    0    |    0    |    0    |
|          |  tmp_cast_85_fu_380  |    0    |    0    |    0    |
|          |  tmp_205_cast_fu_447 |    0    |    0    |    0    |
|          |  tmp_206_cast_fu_457 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_174_fu_211    |    0    |    0    |    0    |
|          |    tmp_176_fu_237    |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_288  |    0    |    0    |    0    |
|          |    tmp_173_fu_296    |    0    |    0    |    0    |
|          |  tmp_201_cast_fu_388 |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_409  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |  tmp_194_cast_fu_255 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_304  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_172_fu_284    |    0    |    0    |    0    |
|          |    tmp_181_fu_384    |    0    |    0    |    0    |
|   trunc  |    tmp_183_fu_401    |    0    |    0    |    0    |
|          |    tmp_184_fu_405    |    0    |    0    |    0    |
|          |    tmp_186_fu_434    |    0    |    0    |    0    |
|          |    tmp_187_fu_438    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   1227  |   1102  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     co_3_reg_498     |    3   |
|       co_reg_94      |    3   |
| conv1_b_addr_reg_503 |    3   |
| conv1_b_load_reg_620 |   32   |
|conv1_w_0_addr_reg_577|    8   |
|conv1_w_0_load_reg_600|   32   |
|       h_reg_521      |    5   |
|      i19_reg_127     |   32   |
|     i_20_reg_595     |   32   |
|    i_cast2_reg_508   |   32   |
|       i_reg_105      |    5   |
| input_0_addr_reg_572 |   10   |
| input_0_load_reg_605 |   32   |
|      j14_reg_160     |   32   |
|     j_15_reg_590     |   32   |
|    j_cast1_reg_531   |   32   |
|       j_reg_116      |    5   |
|      m_2_reg_567     |   32   |
|       m_reg_137      |   32   |
|      n_2_reg_585     |   32   |
|       n_reg_169      |   32   |
|  output_addr_reg_536 |   13   |
|     sum_1_reg_180    |   32   |
|     sum_5_reg_615    |   32   |
|      sum_reg_148     |   32   |
|    tmp_179_reg_513   |   14   |
|    tmp_185_reg_559   |    9   |
| tmp_191_cast_reg_485 |   32   |
| tmp_194_cast_reg_490 |   10   |
| tmp_201_cast_reg_554 |   12   |
|    tmp_24_reg_625    |   32   |
|    tmp_26_reg_610    |   32   |
|  tmp_cast_85_reg_549 |   32   |
|   tmp_cast_reg_526   |   32   |
|       w_reg_544      |    5   |
+----------------------+--------+
|         Total        |   777  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    9    |
|    sum_reg_148   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   228  ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1227  |  1102  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   777  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |  2004  |  1147  |
+-----------+--------+--------+--------+--------+
