#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Nov 13 12:30:07 2025
# Process ID         : 4016
# Current directory  : C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1
# Command line       : vivado.exe -log RISC_V_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RISC_V_wrapper.tcl -notrace
# Log file           : C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper.vdi
# Journal file       : C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1\vivado.jou
# Running On         : ThinkpadP1_Liam
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34174 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39274 MB
# Available Virtual  : 17048 MB
#-----------------------------------------------------------
source RISC_V_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.906 ; gain = 211.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top RISC_V_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0.dcp' for cell 'RISC_V_i/axi_gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0.dcp' for cell 'RISC_V_i/axi_gpio_switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/RISC_V_axi_smc_0.dcp' for cell 'RISC_V_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0.dcp' for cell 'RISC_V_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.dcp' for cell 'RISC_V_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.dcp' for cell 'RISC_V_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_reset_inv_0_0/RISC_V_reset_inv_0_0.dcp' for cell 'RISC_V_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0.dcp' for cell 'RISC_V_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_bram_if_cntlr_0/RISC_V_dlmb_bram_if_cntlr_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_v10_0/RISC_V_dlmb_v10_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_bram_if_cntlr_0/RISC_V_ilmb_bram_if_cntlr_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_v10_0/RISC_V_ilmb_v10_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_lmb_bram_0/RISC_V_lmb_bram_0.dcp' for cell 'RISC_V_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 823.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0.xdc] for cell 'RISC_V_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0.xdc] for cell 'RISC_V_i/microblaze_riscv_0/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0_board.xdc] for cell 'RISC_V_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0_board.xdc] for cell 'RISC_V_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.xdc] for cell 'RISC_V_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.859 ; gain = 583.512
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0.xdc] for cell 'RISC_V_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0_board.xdc] for cell 'RISC_V_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0_board.xdc] for cell 'RISC_V_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0_board.xdc] for cell 'RISC_V_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0_board.xdc] for cell 'RISC_V_i/axi_gpio_leds/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0_board.xdc] for cell 'RISC_V_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0_board.xdc] for cell 'RISC_V_i/axi_gpio_switches/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0_board.xdc] for cell 'RISC_V_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0_board.xdc] for cell 'RISC_V_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_1/bd_33e2_psr_aclk_0_board.xdc] for cell 'RISC_V_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_1/bd_33e2_psr_aclk_0_board.xdc] for cell 'RISC_V_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/smartconnect.xdc] for cell 'RISC_V_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/smartconnect.xdc] for cell 'RISC_V_i/axi_smc/inst'
Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc]
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc] for cell 'RISC_V_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:5]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:30]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:31]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-2' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:39]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-7' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:40]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:41]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:42]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:46]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:48]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc:49]
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0.xdc] for cell 'RISC_V_i/mdm_1/U0'
INFO: [Project 1-1714] 63 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'RISC_V_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1564.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

30 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1564.859 ; gain = 1008.883
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1564.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1564.859 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1974.309 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1974.309 ; gain = 0.000
Phase 1 Initialization | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1974.309 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1974.309 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1974.309 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 27ad16ce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1974.309 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ad57a855

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1974.309 ; gain = 0.000
Retarget | Checksum: 1ad57a855
INFO: [Opt 31-389] Phase Retarget created 67 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 159ec9880

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1974.309 ; gain = 0.000
Constant propagation | Checksum: 159ec9880
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Constant propagation, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1974.309 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1974.309 ; gain = 0.000
Phase 5 Sweep | Checksum: 13e6c6674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1974.309 ; gain = 0.000
Sweep | Checksum: 13e6c6674
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Sweep, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG RISC_V_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net RISC_V_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 19a7f9892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1974.309 ; gain = 0.000
BUFG optimization | Checksum: 19a7f9892
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19a7f9892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1974.309 ; gain = 0.000
Shift Register Optimization | Checksum: 19a7f9892
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11d2090d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1974.309 ; gain = 0.000
Post Processing Netlist | Checksum: 11d2090d1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c6fbf9ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1974.309 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1974.309 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c6fbf9ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1974.309 ; gain = 0.000
Phase 9 Finalization | Checksum: 1c6fbf9ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1974.309 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              67  |             116  |                                            119  |
|  Constant propagation         |               3  |             130  |                                            101  |
|  Sweep                        |              17  |             291  |                                            126  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            121  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c6fbf9ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1974.309 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 28e6399ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2097.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28e6399ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 123.562

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1be119aa2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 2097.871 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1be119aa2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2097.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1be119aa2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.871 ; gain = 533.012
INFO: [Vivado 12-24828] Executing command : report_drc -file RISC_V_wrapper_drc_opted.rpt -pb RISC_V_wrapper_drc_opted.pb -rpx RISC_V_wrapper_drc_opted.rpx
Command: report_drc -file RISC_V_wrapper_drc_opted.rpt -pb RISC_V_wrapper_drc_opted.pb -rpx RISC_V_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.871 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2097.871 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2097.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 127802d0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2097.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17fbaad66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.475 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a5067da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a5067da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18a5067da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2371cc334

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ff883c1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ff883c1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 34c6e8faf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2fa602e4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 118 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2097.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2b45060e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 36018833a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: 36018833a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 300daa184

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2dd41afaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2efad752f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23a783e33

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 30678152d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26b85fefc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fe258ec5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fe258ec5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173c00403

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.400 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1234cf23d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20787cca3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 173c00403

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.400. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 256ae27dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.871 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 256ae27dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 256ae27dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 256ae27dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 256ae27dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2097.871 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216e33fcc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.871 ; gain = 0.000
Ending Placer Task | Checksum: 1312b76fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.871 ; gain = 0.000
99 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file RISC_V_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISC_V_wrapper_utilization_placed.rpt -pb RISC_V_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file RISC_V_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2097.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2097.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2097.871 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.400 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2104.031 ; gain = 6.160
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 2113.477 ; gain = 15.605
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.477 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2113.477 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2113.477 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2113.477 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 2113.477 ; gain = 15.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 35321fc7 ConstDB: 0 ShapeSum: 4a26f79f RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 84bd0af9 | NumContArr: cf412717 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d950274a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2201.512 ; gain = 88.035

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d950274a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2201.512 ; gain = 88.035

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d950274a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2201.512 ; gain = 88.035
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ef706d89

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2240.527 ; gain = 127.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.637  | TNS=0.000  | WHS=-0.218 | THS=-132.214|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1feba0b8f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.582 ; gain = 151.105

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.002002 %
  Global Horizontal Routing Utilization  = 0.00227337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4382
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4382
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24b3b508c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24b3b508c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 31f383c44

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.582 ; gain = 151.105
Phase 4 Initial Routing | Checksum: 31f383c44

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 667
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.657  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26656111c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 2264.582 ; gain = 151.105
Phase 5 Rip-up And Reroute | Checksum: 26656111c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26c0209c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.737  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 26c0209c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26c0209c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105
Phase 6 Delay and Skew Optimization | Checksum: 26c0209c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.737  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19dcad72d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105
Phase 7 Post Hold Fix | Checksum: 19dcad72d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.758802 %
  Global Horizontal Routing Utilization  = 1.00341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19dcad72d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19dcad72d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1754c8bae

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1754c8bae

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.737  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1754c8bae

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105
Total Elapsed time in route_design: 49.413 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13894b569

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2264.582 ; gain = 151.105
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13894b569

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.582 ; gain = 151.105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.582 ; gain = 151.105
INFO: [Vivado 12-24828] Executing command : report_drc -file RISC_V_wrapper_drc_routed.rpt -pb RISC_V_wrapper_drc_routed.pb -rpx RISC_V_wrapper_drc_routed.rpx
Command: report_drc -file RISC_V_wrapper_drc_routed.rpt -pb RISC_V_wrapper_drc_routed.pb -rpx RISC_V_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file RISC_V_wrapper_methodology_drc_routed.rpt -pb RISC_V_wrapper_methodology_drc_routed.pb -rpx RISC_V_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file RISC_V_wrapper_methodology_drc_routed.rpt -pb RISC_V_wrapper_methodology_drc_routed.pb -rpx RISC_V_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.039 ; gain = 20.898
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file RISC_V_wrapper_timing_summary_routed.rpt -pb RISC_V_wrapper_timing_summary_routed.pb -rpx RISC_V_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file RISC_V_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file RISC_V_wrapper_route_status.rpt -pb RISC_V_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file RISC_V_wrapper_power_routed.rpt -pb RISC_V_wrapper_power_summary_routed.pb -rpx RISC_V_wrapper_power_routed.rpx
Command: report_power -file RISC_V_wrapper_power_routed.rpt -pb RISC_V_wrapper_power_summary_routed.pb -rpx RISC_V_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
139 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file RISC_V_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file RISC_V_wrapper_bus_skew_routed.rpt -pb RISC_V_wrapper_bus_skew_routed.pb -rpx RISC_V_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2297.809 ; gain = 33.227
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2305.758 ; gain = 7.949
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.573 . Memory (MB): peak = 2325.781 ; gain = 27.973
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.781 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2325.781 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2325.781 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2325.781 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.727 . Memory (MB): peak = 2325.781 ; gain = 27.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/impl_1/RISC_V_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force RISC_V_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RISC_V_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2816.535 ; gain = 490.754
INFO: [Common 17-206] Exiting Vivado at Thu Nov 13 12:32:36 2025...
