# Written by BOOKSHELF2DEF on Mon Jul 25 21:53:28 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN counter4_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2280.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1740.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2280000 1740000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2280 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2280 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 174 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 174 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 228 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 228 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 253 STEP 10 ;
GCELLGRID X 1 DO 334 STEP 10 ;

COMPONENTS 139 ;
- en_Pad PAD + FIXED ( 240000 1620000 ) N 
 ;
- clk_Pad PAD + FIXED ( 800000 1620000 ) N 
 ;
- rst_Pad PAD + FIXED ( 1360000 1620000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 2180000 1090000 ) N 
 ;
- count0_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- count1_Pad PAD + FIXED ( 710000 0 ) N 
 ;
- count2_Pad PAD + FIXED ( 1270000 0 ) N 
 ;
- count3_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- XOR2T_10_n22 LSmitll_XORT + PLACED ( 745000 1315000 ) N 
 ;
- XOR2T_13_n25 LSmitll_XORT + PLACED ( 1175000 1155000 ) N 
 ;
- XOR2T_29_n41 LSmitll_XORT + PLACED ( 885000 365000 ) N 
 ;
- AND2T_9_n21 LSmitll_AND2T + PLACED ( 1845000 1315000 ) N 
 ;
- NOTT_8_n20 LSmitll_NOTT + PLACED ( 1685000 1315000 ) N 
 ;
- AND2T_11_n23 LSmitll_AND2T + PLACED ( 905000 1155000 ) N 
 ;
- AND2T_12_n24 LSmitll_AND2T + PLACED ( 1335000 1155000 ) N 
 ;
- AND2T_14_n26 LSmitll_AND2T + PLACED ( 725000 975000 ) N 
 ;
- AND2T_23_n35 LSmitll_AND2T + PLACED ( 1075000 835000 ) N 
 ;
- AND2T_24_n36 LSmitll_AND2T + PLACED ( 915000 835000 ) N 
 ;
- AND2T_27_n39 LSmitll_AND2T + PLACED ( 615000 365000 ) N 
 ;
- AND2T_28_n40 LSmitll_AND2T + PLACED ( 1365000 365000 ) N 
 ;
- Split_71_count1 LSmitll_SPLITT + PLACED ( 845000 605000 ) N 
 ;
- Split_65_count0 LSmitll_SPLITT + PLACED ( 685000 1155000 ) N 
 ;
- OR2T_21_n33 LSmitll_OR2T + PLACED ( 525000 605000 ) N 
 ;
- OR2T_22_n34 LSmitll_OR2T + PLACED ( 365000 605000 ) N 
 ;
- OR2T_15_n27 LSmitll_OR2T + PLACED ( 505000 835000 ) N 
 ;
- OR2T_18_n30 LSmitll_OR2T + PLACED ( 365000 1155000 ) N 
 ;
- OR2T_26_n38 LSmitll_OR2T + PLACED ( 1045000 365000 ) N 
 ;
- DFFT_31__ADJFBL_n106 LSmitll_DFFT + PLACED ( 1895000 605000 ) N 
 ;
- Split_68_count2 LSmitll_SPLITT + PLACED ( 365000 365000 ) N 
 ;
- Split_69_count3 LSmitll_SPLITT + PLACED ( 1525000 365000 ) N 
 ;
- NOTT_20_n32 LSmitll_NOTT + PLACED ( 955000 605000 ) N 
 ;
- NOTT_16_n28 LSmitll_NOTT + PLACED ( 365000 1315000 ) N 
 ;
- NOTT_25_n37 LSmitll_NOTT + PLACED ( 1205000 365000 ) N 
 ;
- NOTT_17_n29 LSmitll_NOTT + PLACED ( 525000 1155000 ) N 
 ;
- NOTT_19_n31 LSmitll_NOTT + PLACED ( 685000 605000 ) N 
 ;
- DFFT_30__FBL_n105 LSmitll_DFFT + PLACED ( 1015000 1315000 ) N 
 ;
- DFFT_32__FBL_n107 LSmitll_DFFT + PLACED ( 1365000 605000 ) N 
 ;
- DFFT_40__FPB_n115 LSmitll_DFFT + PLACED ( 1305000 975000 ) N 
 ;
- DFFT_33__FBL_n108 LSmitll_DFFT + PLACED ( 1635000 365000 ) N 
 ;
- DFFT_41__FPB_n116 LSmitll_DFFT + PLACED ( 1165000 975000 ) N 
 ;
- DFFT_34__FBL_n109 LSmitll_DFFT + PLACED ( 1025000 975000 ) N 
 ;
- DFFT_50__FPB_n125 LSmitll_DFFT + PLACED ( 1755000 605000 ) N 
 ;
- DFFT_42__FPB_n117 LSmitll_DFFT + PLACED ( 1495000 1155000 ) N 
 ;
- DFFT_35__FPB_n110 LSmitll_DFFT + PLACED ( 1545000 1315000 ) N 
 ;
- DFFT_51__FPB_n126 LSmitll_DFFT + PLACED ( 475000 365000 ) N 
 ;
- DFFT_43__FPB_n118 LSmitll_DFFT + PLACED ( 885000 975000 ) N 
 ;
- DFFT_36__FPB_n111 LSmitll_DFFT + PLACED ( 1295000 1315000 ) N 
 ;
- DFFT_52__FPB_n127 LSmitll_DFFT + PLACED ( 1625000 835000 ) N 
 ;
- DFFT_44__FPB_n119 LSmitll_DFFT + PLACED ( 585000 975000 ) N 
 ;
- DFFT_45__FPB_n120 LSmitll_DFFT + PLACED ( 1115000 605000 ) N 
 ;
- DFFT_37__FPB_n112 LSmitll_DFFT + PLACED ( 1155000 1315000 ) N 
 ;
- DFFT_53__FPB_n128 LSmitll_DFFT + PLACED ( 1765000 835000 ) N 
 ;
- DFFT_46__FPB_n121 LSmitll_DFFT + PLACED ( 775000 835000 ) N 
 ;
- DFFT_38__FPB_n113 LSmitll_DFFT + PLACED ( 1555000 975000 ) N 
 ;
- DFFT_54__FPB_n129 LSmitll_DFFT + PLACED ( 1615000 605000 ) N 
 ;
- DFFT_47__FPB_n122 LSmitll_DFFT + PLACED ( 1485000 835000 ) N 
 ;
- DFFT_39__FPB_n114 LSmitll_DFFT + PLACED ( 1905000 835000 ) N 
 ;
- DFFT_48__FPB_n123 LSmitll_DFFT + PLACED ( 1235000 835000 ) N 
 ;
- DFFT_49__FPB_n124 LSmitll_DFFT + PLACED ( 365000 835000 ) N 
 ;
- Split_60_n135 LSmitll_SPLITT + PLACED ( 1065000 1155000 ) N 
 ;
- Split_61_n136 LSmitll_SPLITT + PLACED ( 1445000 975000 ) N 
 ;
- Split_62_n137 LSmitll_SPLITT + PLACED ( 1505000 605000 ) N 
 ;
- Split_70_n145 LSmitll_SPLITT + PLACED ( 365000 975000 ) N 
 ;
- Split_55_n130 LSmitll_SPLITT + PLACED ( 525000 1315000 ) N 
 ;
- Split_63_n138 LSmitll_SPLITT + PLACED ( 775000 365000 ) N 
 ;
- Split_56_n131 LSmitll_SPLITT + PLACED ( 635000 1315000 ) N 
 ;
- Split_64_n139 LSmitll_SPLITT + PLACED ( 905000 1315000 ) N 
 ;
- Split_72_n147 LSmitll_SPLITT + PLACED ( 475000 975000 ) N 
 ;
- Split_57_n132 LSmitll_SPLITT + PLACED ( 1745000 1155000 ) N 
 ;
- Split_58_n133 LSmitll_SPLITT + PLACED ( 1635000 1155000 ) N 
 ;
- Split_66_n141 LSmitll_SPLITT + PLACED ( 795000 1155000 ) N 
 ;
- Split_59_n134 LSmitll_SPLITT + PLACED ( 1695000 975000 ) N 
 ;
- Split_67_n142 LSmitll_SPLITT + PLACED ( 1255000 605000 ) N 
 ;
- SplitCLK_4_48 LSmitll_SPLITT + PLACED ( 1655000 1385000 ) N 
 ;
- SplitCLK_6_49 LSmitll_SPLITT + PLACED ( 1585000 1385000 ) FS 
 ;
- SplitCLK_4_50 LSmitll_SPLITT + PLACED ( 1595000 1235000 ) N 
 ;
- SplitCLK_6_51 LSmitll_SPLITT + PLACED ( 1535000 1235000 ) FS 
 ;
- SplitCLK_4_52 LSmitll_SPLITT + PLACED ( 1655000 1235000 ) N 
 ;
- SplitCLK_4_53 LSmitll_SPLITT + PLACED ( 1225000 1385000 ) N 
 ;
- SplitCLK_2_54 LSmitll_SPLITT + PLACED ( 1285000 1385000 ) FN 
 ;
- SplitCLK_4_55 LSmitll_SPLITT + PLACED ( 1305000 1065000 ) N 
 ;
- SplitCLK_6_56 LSmitll_SPLITT + PLACED ( 1185000 1065000 ) FS 
 ;
- SplitCLK_4_57 LSmitll_SPLITT + PLACED ( 1245000 1065000 ) N 
 ;
- SplitCLK_6_58 LSmitll_SPLITT + PLACED ( 1445000 1235000 ) FS 
 ;
- SplitCLK_4_59 LSmitll_SPLITT + PLACED ( 1915000 725000 ) N 
 ;
- SplitCLK_0_60 LSmitll_SPLITT + PLACED ( 1615000 725000 ) S 
 ;
- SplitCLK_4_61 LSmitll_SPLITT + PLACED ( 1855000 725000 ) N 
 ;
- SplitCLK_2_62 LSmitll_SPLITT + PLACED ( 1795000 725000 ) FN 
 ;
- SplitCLK_4_63 LSmitll_SPLITT + PLACED ( 1675000 725000 ) N 
 ;
- SplitCLK_4_64 LSmitll_SPLITT + PLACED ( 1395000 905000 ) N 
 ;
- SplitCLK_6_65 LSmitll_SPLITT + PLACED ( 1335000 905000 ) FS 
 ;
- SplitCLK_4_66 LSmitll_SPLITT + PLACED ( 1285000 485000 ) N 
 ;
- SplitCLK_2_67 LSmitll_SPLITT + PLACED ( 1285000 725000 ) FN 
 ;
- SplitCLK_6_68 LSmitll_SPLITT + PLACED ( 1345000 725000 ) FS 
 ;
- SplitCLK_4_69 LSmitll_SPLITT + PLACED ( 1435000 725000 ) N 
 ;
- SplitCLK_0_70 LSmitll_SPLITT + PLACED ( 1455000 905000 ) S 
 ;
- SplitCLK_4_71 LSmitll_SPLITT + PLACED ( 1015000 1235000 ) N 
 ;
- SplitCLK_2_72 LSmitll_SPLITT + PLACED ( 1075000 1235000 ) FN 
 ;
- SplitCLK_4_73 LSmitll_SPLITT + PLACED ( 885000 905000 ) N 
 ;
- SplitCLK_2_74 LSmitll_SPLITT + PLACED ( 945000 905000 ) FN 
 ;
- SplitCLK_0_75 LSmitll_SPLITT + PLACED ( 885000 1235000 ) S 
 ;
- SplitCLK_4_76 LSmitll_SPLITT + PLACED ( 555000 1385000 ) N 
 ;
- SplitCLK_2_77 LSmitll_SPLITT + PLACED ( 615000 1385000 ) FN 
 ;
- SplitCLK_4_78 LSmitll_SPLITT + PLACED ( 655000 1065000 ) N 
 ;
- SplitCLK_4_79 LSmitll_SPLITT + PLACED ( 655000 1235000 ) N 
 ;
- SplitCLK_6_80 LSmitll_SPLITT + PLACED ( 595000 1235000 ) FS 
 ;
- SplitCLK_6_81 LSmitll_SPLITT + PLACED ( 725000 1235000 ) FS 
 ;
- SplitCLK_4_82 LSmitll_SPLITT + PLACED ( 925000 725000 ) N 
 ;
- SplitCLK_6_83 LSmitll_SPLITT + PLACED ( 745000 725000 ) FS 
 ;
- SplitCLK_4_84 LSmitll_SPLITT + PLACED ( 965000 485000 ) N 
 ;
- SplitCLK_4_85 LSmitll_SPLITT + PLACED ( 835000 485000 ) N 
 ;
- SplitCLK_4_86 LSmitll_SPLITT + PLACED ( 865000 725000 ) N 
 ;
- SplitCLK_4_87 LSmitll_SPLITT + PLACED ( 595000 725000 ) N 
 ;
- SplitCLK_2_88 LSmitll_SPLITT + PLACED ( 455000 905000 ) FN 
 ;
- SplitCLK_4_89 LSmitll_SPLITT + PLACED ( 535000 725000 ) N 
 ;
- SplitCLK_6_90 LSmitll_SPLITT + PLACED ( 475000 725000 ) FS 
 ;
- SplitCLK_4_91 LSmitll_SPLITT + PLACED ( 805000 725000 ) N 
 ;
- SplitCLK_2_92 LSmitll_SPLITT + PLACED ( 765000 905000 ) FN 
 ;
- SplitCLK_2_93 LSmitll_SPLITT + PLACED ( 945000 1235000 ) FN 
 ;
- SplitCLK_2_94 LSmitll_SPLITT + PLACED ( 1345000 1235000 ) FN 
 ;
- SplitCLK_2_95 LSmitll_SPLITT + PLACED ( 825000 905000 ) FN 
 ;
- SplitCLK_2_96 LSmitll_SPLITT + PLACED ( 625000 485000 ) FN 
 ;
- SplitCLK_2_97 LSmitll_SPLITT + PLACED ( 375000 725000 ) FN 
 ;
- SplitCLK_2_98 LSmitll_SPLITT + PLACED ( 375000 1235000 ) FN 
 ;
- SplitCLK_2_99 LSmitll_SPLITT + PLACED ( 375000 1385000 ) FN 
 ;
- SplitCLK_2_100 LSmitll_SPLITT + PLACED ( 1445000 1385000 ) FN 
 ;
- SplitCLK_4_101 LSmitll_SPLITT + PLACED ( 475000 485000 ) N 
 ;
- SplitCLK_2_102 LSmitll_SPLITT + PLACED ( 1125000 725000 ) FN 
 ;
- SplitCLK_2_103 LSmitll_SPLITT + PLACED ( 1165000 1385000 ) FN 
 ;
- SplitCLK_2_104 LSmitll_SPLITT + PLACED ( 1555000 905000 ) FN 
 ;
- SplitCLK_2_105 LSmitll_SPLITT + PLACED ( 675000 905000 ) FN 
 ;
- SplitCLK_2_106 LSmitll_SPLITT + PLACED ( 1735000 725000 ) FN 
 ;
- SplitCLK_2_107 LSmitll_SPLITT + PLACED ( 1275000 905000 ) FN 
 ;
- SplitCLK_4_108 LSmitll_SPLITT + PLACED ( 1135000 905000 ) N 
 ;
- SplitCLK_2_109 LSmitll_SPLITT + PLACED ( 375000 905000 ) FN 
 ;
- SplitCLK_0_110 LSmitll_SPLITT + PLACED ( 1065000 905000 ) S 
 ;
- Split_HOLD_136 LSmitll_SPLITT + PLACED ( 1375000 835000 ) N 
 ;
- Split_HOLD_137 LSmitll_SPLITT + PLACED ( 665000 835000 ) N 
 ;
- Split_HOLD_138 LSmitll_SPLITT + PLACED ( 1435000 1315000 ) N 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 198 ;
- net0
  ( en_Pad a ) ( Split_55_n130 a )
+ ROUTED M1 ( 300000 1690000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 1690000 ) ( * 1370000 ) ( 540000 * ) ;
- net1
  ( NOTT_8_n20 q ) ( Split_57_n132 a )
+ ROUTED M2 ( 1760000 1210000 ) ( * 1330000 ) ( 1770000 * ) ;
- net2
  ( AND2T_9_n21 q ) ( DFFT_35__FPB_n110 a )
+ ROUTED M2 ( 1930000 1330000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 1930000 1320000 ) ( 1560000 * ) VIA12 
  NEW M2 ( 1560000 1320000 ) ( * 1330000 ) ;
- net3
  ( OR2T_18_n30 q ) ( OR2T_22_n34 b )
+ ROUTED M2 ( 450000 1170000 ) ( * 1200000 ) ( 440000 * ) ( * 1220000 ) VIA12 
  NEW M1 ( 440000 1220000 ) ( 20000 * ) VIA12 
  NEW M2 ( 20000 1220000 ) ( * 660000 ) VIA12 
  NEW M1 ( 20000 660000 ) ( 380000 * ) VIA12 ;
- net4
  ( AND2T_9_n21 a ) ( XOR2T_10_n22 q )
+ ROUTED M2 ( 1860000 1330000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 1860000 1350000 ) ( 830000 * ) VIA12 
  NEW M2 ( 830000 1350000 ) ( * 1330000 ) ;
- net5
  ( NOTT_19_n31 q ) ( OR2T_21_n33 b )
+ ROUTED M2 ( 540000 660000 ) VIA12 
  NEW M1 ( 540000 660000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 660000 ) ( * 750000 ) VIA12 
  NEW M1 ( 600000 750000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 750000 ) ( * 620000 ) ;
- net6
  ( AND2T_11_n23 q ) ( Split_60_n135 a )
+ ROUTED M2 ( 990000 1170000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 990000 1180000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 1180000 ) ( * 1210000 ) ;
- net7
  ( AND2T_28_n40 q ) ( DFFT_33__FBL_n108 a )
+ ROUTED M2 ( 1650000 380000 ) ( * 300000 ) VIA12 
  NEW M1 ( 1650000 300000 ) ( 1460000 * ) VIA12 
  NEW M2 ( 1460000 300000 ) ( * 380000 ) ( 1450000 * ) ;
- net8
  ( NOTT_20_n32 q ) ( OR2T_21_n33 a )
+ ROUTED M2 ( 1040000 620000 ) ( * 670000 ) VIA12 
  NEW M1 ( 1040000 670000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 670000 ) ( * 620000 ) ( 540000 * ) ;
- net9
  ( AND2T_12_n24 q ) ( Split_61_n136 a )
+ ROUTED M2 ( 1420000 1170000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1420000 1030000 ) ( 1460000 * ) VIA12 ;
- net10
  ( AND2T_28_n40 a ) ( XOR2T_29_n41 q )
+ ROUTED M2 ( 970000 380000 ) ( * 410000 ) VIA12 
  NEW M1 ( 970000 410000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 410000 ) ( * 380000 ) ( 1380000 * ) ;
- net11
  ( OR2T_21_n33 q ) ( OR2T_22_n34 a )
+ ROUTED M2 ( 610000 620000 ) VIA12 
  NEW M1 ( 610000 620000 ) ( 380000 * ) VIA12 ;
- net12
  ( AND2T_12_n24 a ) ( XOR2T_13_n25 q )
+ ROUTED M2 ( 1350000 1170000 ) VIA12 
  NEW M1 ( 1350000 1170000 ) ( 1260000 * ) VIA12 ;
- net13
  ( OR2T_22_n34 q ) ( Split_62_n137 a )
+ ROUTED M2 ( 450000 620000 ) ( * 650000 ) VIA12 
  NEW M1 ( 450000 650000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 650000 ) ( * 660000 ) ;
- net14
  ( AND2T_14_n26 q ) ( OR2T_15_n27 a )
+ ROUTED M2 ( 810000 990000 ) ( * 900000 ) VIA12 
  NEW M1 ( 810000 900000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 900000 ) ( * 850000 ) ( 520000 * ) ;
- net15
  ( AND2T_23_n35 q ) ( AND2T_24_n36 a )
+ ROUTED M2 ( 1160000 850000 ) VIA12 
  NEW M1 ( 1160000 850000 ) ( 930000 * ) VIA12 ;
- net16
  ( OR2T_15_n27 q ) ( DFFT_49__FPB_n124 a )
+ ROUTED M2 ( 590000 850000 ) VIA12 
  NEW M1 ( 590000 850000 ) ( 380000 * ) VIA12 ;
- net17
  ( AND2T_24_n36 q ) ( DFFT_32__FBL_n107 a )
+ ROUTED M2 ( 1000000 850000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1000000 860000 ) ( 1020000 * ) ( * 870000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 870000 ) ( * 620000 ) ( 1380000 * ) ;
- net18
  ( NOTT_16_n28 q ) ( OR2T_18_n30 b )
+ ROUTED M2 ( 450000 1330000 ) ( * 1320000 ) ( 410000 * ) ( * 1300000 ) ( 400000 * ) ( * 1210000 ) ( 380000 * ) ;
- net19
  ( NOTT_25_n37 q ) ( Split_63_n138 a )
+ ROUTED M2 ( 1290000 380000 ) ( * 510000 ) VIA12 
  NEW M1 ( 1290000 510000 ) ( 790000 * ) VIA12 
  NEW M2 ( 790000 510000 ) ( * 420000 ) ;
- net20
  ( NOTT_17_n29 q ) ( OR2T_18_n30 a )
+ ROUTED M2 ( 610000 1170000 ) VIA12 
  NEW M1 ( 610000 1170000 ) ( 380000 * ) VIA12 ;
- net21
  ( OR2T_26_n38 q ) ( AND2T_27_n39 a )
+ ROUTED M2 ( 1130000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1130000 390000 ) ( 630000 * ) VIA12 
  NEW M2 ( 630000 390000 ) ( * 380000 ) ;
- net22
  ( AND2T_27_n39 q ) ( XOR2T_29_n41 a )
+ ROUTED M2 ( 900000 420000 ) ( * 400000 ) VIA12 
  NEW M1 ( 900000 400000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 400000 ) ( * 380000 ) ;
- net23
  ( rst_Pad a ) ( NOTT_8_n20 a )
+ ROUTED M1 ( 1420000 1690000 ) ( 2150000 * ) VIA12 
  NEW M2 ( 2150000 1690000 ) ( * 840000 ) VIA12 
  NEW M1 ( 2150000 840000 ) ( 1700000 * ) VIA12 
  NEW M2 ( 1700000 840000 ) ( * 1330000 ) ;
- net24
  ( Split_55_n130 q0 ) ( Split_56_n131 a )
+ ROUTED M2 ( 650000 1370000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 650000 1350000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 1350000 ) ( * 1320000 ) ( 540000 * ) ;
- net25
  ( AND2T_11_n23 b ) ( Split_56_n131 q0 )
+ ROUTED M2 ( 650000 1320000 ) VIA12 
  NEW M1 ( 650000 1320000 ) ( 800000 * ) VIA12 
  NEW M2 ( 800000 1320000 ) ( * 1400000 ) VIA12 
  NEW M1 ( 800000 1400000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 1400000 ) ( * 1210000 ) ;
- net26
  ( Split_57_n132 q0 ) ( Split_59_n134 a )
+ ROUTED M2 ( 1710000 1030000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1710000 1160000 ) ( 1760000 * ) VIA12 ;
- net27
  ( NOTT_17_n29 a ) ( Split_66_n141 q0 )
+ ROUTED M2 ( 540000 1170000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 540000 1160000 ) ( 810000 * ) VIA12 ;
- net28
  ( DFFT_42__FPB_n117 a ) ( Split_58_n133 q0 )
+ ROUTED M2 ( 1510000 1170000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1510000 1160000 ) ( 1650000 * ) VIA12 ;
- net29
  ( DFFT_52__FPB_n127 a ) ( Split_59_n134 q0 )
+ ROUTED M2 ( 1710000 980000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1710000 870000 ) ( 1640000 * ) ( * 850000 ) VIA12 ;
- net30
  ( Split_67_n142 q0 ) ( Split_68_count2 a )
+ ROUTED M2 ( 1270000 610000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1270000 580000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 580000 ) ( * 420000 ) ( 380000 * ) ;
- net31
  ( AND2T_14_n26 a ) ( Split_60_n135 q0 )
+ ROUTED M2 ( 1080000 1160000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 1080000 1010000 ) ( 740000 * ) ( * 990000 ) VIA12 ;
- net32
  ( DFFT_40__FPB_n115 a ) ( Split_61_n136 q0 )
+ ROUTED M2 ( 1320000 990000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1320000 980000 ) ( 1460000 * ) VIA12 ;
- net33
  ( Split_70_n145 q0 ) ( Split_72_n147 a )
+ ROUTED M2 ( 490000 1030000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 490000 1010000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1010000 ) ( * 980000 ) ;
- net34
  ( XOR2T_29_n41 b ) ( Split_62_n137 q0 )
+ ROUTED M2 ( 900000 380000 ) ( * 140000 ) VIA12 
  NEW M1 ( 900000 140000 ) ( 1510000 * ) VIA12 
  NEW M2 ( 1510000 140000 ) ( * 610000 ) ( 1520000 * ) ;
- net35
  ( DFFT_51__FPB_n126 a ) ( Split_63_n138 q0 )
+ ROUTED M2 ( 490000 380000 ) ( * 370000 ) VIA12 
  NEW M1 ( 490000 370000 ) ( 790000 * ) VIA12 ;
- net36
  ( Split_64_n139 q0 ) ( Split_66_n141 a )
+ ROUTED M2 ( 810000 1210000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 810000 1320000 ) ( 920000 * ) VIA12 ;
- net37
  ( DFFT_44__FPB_n119 a ) ( Split_72_n147 q0 )
+ ROUTED M2 ( 490000 980000 ) ( * 990000 ) VIA12 
  NEW M1 ( 490000 990000 ) ( 600000 * ) VIA12 ;
- net38
  ( NOTT_16_n28 a ) ( Split_55_n130 q1 )
+ ROUTED M2 ( 380000 1330000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 380000 1320000 ) ( 560000 * ) VIA12 ;
- net39
  ( XOR2T_10_n22 b ) ( Split_56_n131 q1 )
+ ROUTED M2 ( 670000 1320000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 670000 1330000 ) ( 760000 * ) VIA12 ;
- net40
  ( Split_58_n133 a ) ( Split_57_n132 q1 )
+ ROUTED M2 ( 1650000 1210000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1650000 1200000 ) ( 1780000 * ) VIA12 
  NEW M2 ( 1780000 1200000 ) ( * 1160000 ) ;
- net41
  ( AND2T_9_n21 b ) ( Split_58_n133 q1 )
+ ROUTED M2 ( 1930000 1370000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 1930000 1340000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 1340000 ) ( * 1160000 ) ( 1670000 * ) ;
- net42
  ( AND2T_11_n23 a ) ( Split_66_n141 q1 )
+ ROUTED M2 ( 830000 1160000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 830000 1170000 ) ( 920000 * ) VIA12 ;
- net43
  ( DFFT_47__FPB_n122 a ) ( Split_59_n134 q1 )
+ ROUTED M2 ( 1730000 980000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1730000 900000 ) ( 1510000 * ) VIA12 
  NEW M2 ( 1510000 900000 ) ( * 850000 ) ( 1500000 * ) ;
- net44
  ( DFFT_45__FPB_n120 a ) ( Split_67_n142 q1 )
+ ROUTED M2 ( 1130000 620000 ) ( * 610000 ) VIA12 
  NEW M1 ( 1130000 610000 ) ( 1290000 * ) VIA12 ;
- net45
  ( XOR2T_13_n25 a ) ( Split_60_n135 q1 )
+ ROUTED M2 ( 1100000 1160000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1100000 1210000 ) ( 1190000 * ) VIA12 ;
- net46
  ( DFFT_38__FPB_n113 a ) ( Split_61_n136 q1 )
+ ROUTED M2 ( 1480000 980000 ) ( * 990000 ) VIA12 
  NEW M1 ( 1480000 990000 ) ( 1570000 * ) VIA12 ;
- net47
  ( AND2T_23_n35 a ) ( Split_62_n137 q1 )
+ ROUTED M2 ( 1540000 610000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1540000 1000000 ) ( 1100000 * ) VIA12 
  NEW M2 ( 1100000 1000000 ) ( * 980000 ) ( 1090000 * ) ( * 900000 ) ( 1080000 * ) ( * 850000 ) ( 1090000 * ) ;
- net48
  ( Split_71_count1 a ) ( Split_70_n145 q1 )
+ ROUTED M2 ( 400000 980000 ) ( * 970000 ) VIA12 
  NEW M1 ( 400000 970000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 970000 ) ( * 600000 ) VIA12 
  NEW M1 ( 460000 600000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 600000 ) ( * 660000 ) ( 860000 * ) ;
- net49
  ( OR2T_26_n38 a ) ( Split_63_n138 q1 )
+ ROUTED M2 ( 810000 370000 ) ( * 380000 ) VIA12 
  NEW M1 ( 810000 380000 ) ( 1060000 * ) VIA12 ;
- net50
  ( Split_65_count0 a ) ( Split_64_n139 q1 )
+ ROUTED M2 ( 700000 1210000 ) VIA12 
  NEW M1 ( 700000 1210000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 1210000 ) ( * 1320000 ) ;
- net51
  ( DFFT_43__FPB_n118 a ) ( Split_72_n147 q1 )
+ ROUTED M2 ( 510000 980000 ) VIA12 
  NEW M1 ( 510000 980000 ) ( 900000 * ) ( * 990000 ) VIA12 ;
- net52
  ( DFFT_31__ADJFBL_n106 q ) ( DFFT_50__FPB_n125 a )
+ ROUTED M2 ( 1960000 620000 ) VIA12 
  NEW M1 ( 1960000 620000 ) ( 1770000 * ) VIA12 ;
- net53
  ( XOR2T_10_n22 a ) ( Split_65_count0 q0 )
+ ROUTED M2 ( 700000 1160000 ) ( * 1200000 ) ( 710000 * ) ( * 1230000 ) ( 750000 * ) ( * 1370000 ) ( 760000 * ) ;
- net54
  ( NOTT_19_n31 a ) ( Split_71_count1 q0 )
+ ROUTED M2 ( 700000 620000 ) ( * 610000 ) VIA12 
  NEW M1 ( 700000 610000 ) ( 860000 * ) VIA12 ;
- net55
  ( NOTT_20_n32 a ) ( Split_68_count2 q0 )
+ ROUTED M2 ( 380000 370000 ) ( * 410000 ) VIA12 
  NEW M1 ( 380000 410000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 410000 ) ( * 500000 ) VIA12 
  NEW M1 ( 480000 500000 ) ( 970000 * ) VIA12 
  NEW M2 ( 970000 500000 ) ( * 620000 ) ;
- net56
  ( NOTT_25_n37 a ) ( Split_69_count3 q0 )
+ ROUTED M2 ( 1220000 380000 ) ( * 370000 ) VIA12 
  NEW M1 ( 1220000 370000 ) ( 1540000 * ) VIA12 ;
- net57
  ( count0_Pad a ) ( Split_65_count0 q1 )
+ ROUTED M1 ( 210000 50000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 50000 ) ( * 150000 ) ( 720000 * ) ( * 1160000 ) ;
- net58
  ( count1_Pad a ) ( Split_71_count1 q1 )
+ ROUTED M1 ( 770000 80000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 80000 ) ( * 610000 ) ;
- net59
  ( count2_Pad a ) ( Split_68_count2 q1 )
+ ROUTED M1 ( 1310000 80000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 80000 ) ( * 280000 ) VIA12 
  NEW M1 ( 940000 280000 ) ( 400000 * ) VIA12 
  NEW M2 ( 400000 280000 ) ( * 370000 ) ;
- net60
  ( count3_Pad a ) ( Split_69_count3 q1 )
+ ROUTED M2 ( 1560000 370000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1560000 560000 ) ( 60000 * ) ;
- net61
  ( DFFT_30__FBL_n105 q ) ( Split_64_n139 a )
+ ROUTED M2 ( 920000 1370000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 920000 1330000 ) ( 1080000 * ) VIA12 ;
- net62
  ( DFFT_32__FBL_n107 q ) ( Split_67_n142 a )
+ ROUTED M2 ( 1270000 660000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1270000 620000 ) ( 1430000 * ) VIA12 ;
- net63
  ( DFFT_33__FBL_n108 q ) ( Split_69_count3 a )
+ ROUTED M2 ( 1540000 420000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1540000 410000 ) ( 1700000 * ) VIA12 
  NEW M2 ( 1700000 410000 ) ( * 380000 ) ;
- net64
  ( DFFT_34__FBL_n109 q ) ( Split_70_n145 a )
+ ROUTED M2 ( 1090000 990000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1090000 1090000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 1090000 ) ( * 1030000 ) ( 380000 * ) ;
- net65
  ( DFFT_35__FPB_n110 q ) ( Split_HOLD_138 a )
+ ROUTED M2 ( 1450000 1370000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 1450000 1330000 ) ( 1610000 * ) VIA12 ;
- net66
  ( DFFT_36__FPB_n111 q ) ( DFFT_37__FPB_n112 a )
+ ROUTED M2 ( 1360000 1330000 ) VIA12 
  NEW M1 ( 1360000 1330000 ) ( 1170000 * ) VIA12 ;
- net67
  ( DFFT_45__FPB_n120 q ) ( DFFT_46__FPB_n121 a )
+ ROUTED M2 ( 790000 850000 ) ( * 620000 ) VIA12 
  NEW M1 ( 790000 620000 ) ( 1180000 * ) VIA12 ;
- net68
  ( DFFT_30__FBL_n105 a ) ( DFFT_37__FPB_n112 q )
+ ROUTED M2 ( 1220000 1330000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1220000 1360000 ) ( 1030000 * ) VIA12 
  NEW M2 ( 1030000 1360000 ) ( * 1330000 ) ;
- net69
  ( DFFT_38__FPB_n113 q ) ( DFFT_39__FPB_n114 a )
+ ROUTED M2 ( 1920000 850000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1920000 760000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 760000 ) ( * 990000 ) ;
- net70
  ( DFFT_46__FPB_n121 q ) ( Split_HOLD_137 a )
+ ROUTED M2 ( 680000 890000 ) ( * 850000 ) VIA12 
  NEW M1 ( 680000 850000 ) ( 840000 * ) VIA12 ;
- net71
  ( DFFT_47__FPB_n122 q ) ( Split_HOLD_136 a )
+ ROUTED M2 ( 1390000 890000 ) ( * 850000 ) VIA12 
  NEW M1 ( 1390000 850000 ) ( 1550000 * ) VIA12 ;
- net72
  ( DFFT_31__ADJFBL_n106 a ) ( DFFT_39__FPB_n114 q )
+ ROUTED M2 ( 1970000 850000 ) ( * 660000 ) VIA12 
  NEW M1 ( 1970000 660000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 660000 ) ( * 620000 ) ( 1910000 * ) ;
- net73
  ( DFFT_40__FPB_n115 q ) ( DFFT_41__FPB_n116 a )
+ ROUTED M2 ( 1370000 990000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1370000 1040000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 1040000 ) ( * 990000 ) ( 1180000 * ) ;
- net74
  ( AND2T_23_n35 b ) ( DFFT_48__FPB_n123 q )
+ ROUTED M2 ( 1300000 850000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1300000 860000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 860000 ) ( * 890000 ) ;
- net75
  ( DFFT_34__FBL_n109 a ) ( DFFT_41__FPB_n116 q )
+ ROUTED M2 ( 1230000 990000 ) VIA12 
  NEW M1 ( 1230000 990000 ) ( 1040000 * ) VIA12 ;
- net76
  ( AND2T_24_n36 b ) ( DFFT_49__FPB_n124 q )
+ ROUTED M2 ( 1000000 890000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1000000 870000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 870000 ) ( * 850000 ) ;
- net77
  ( OR2T_26_n38 b ) ( DFFT_50__FPB_n125 q )
+ ROUTED M2 ( 1060000 420000 ) ( * 630000 ) VIA12 
  NEW M1 ( 1060000 630000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 630000 ) ( * 620000 ) ( 1820000 * ) ;
- net78
  ( AND2T_12_n24 b ) ( DFFT_42__FPB_n117 q )
+ ROUTED M2 ( 1560000 1170000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 1560000 1300000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1300000 ) ( * 1210000 ) ( 1420000 * ) ;
- net79
  ( AND2T_27_n39 b ) ( DFFT_51__FPB_n126 q )
+ ROUTED M2 ( 540000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 540000 420000 ) ( 700000 * ) VIA12 ;
- net80
  ( XOR2T_13_n25 b ) ( DFFT_43__FPB_n118 q )
+ ROUTED M2 ( 950000 990000 ) ( * 900000 ) VIA12 
  NEW M1 ( 950000 900000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 900000 ) ( * 1170000 ) ;
- net81
  ( DFFT_52__FPB_n127 q ) ( DFFT_53__FPB_n128 a )
+ ROUTED M2 ( 1780000 850000 ) VIA12 
  NEW M1 ( 1780000 850000 ) ( 1690000 * ) VIA12 ;
- net82
  ( AND2T_14_n26 b ) ( DFFT_44__FPB_n119 q )
+ ROUTED M2 ( 810000 1030000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 810000 1100000 ) ( 650000 * ) VIA12 
  NEW M2 ( 650000 1100000 ) ( * 990000 ) ;
- net83
  ( DFFT_53__FPB_n128 q ) ( DFFT_54__FPB_n129 a )
+ ROUTED M2 ( 1830000 850000 ) VIA12 
  NEW M1 ( 1830000 850000 ) ( 2250000 * ) VIA12 
  NEW M2 ( 2250000 850000 ) ( * 750000 ) VIA12 
  NEW M1 ( 2250000 750000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 750000 ) ( * 620000 ) ( 1630000 * ) ;
- net84
  ( AND2T_28_n40 b ) ( DFFT_54__FPB_n129 q )
+ ROUTED M2 ( 1450000 420000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1450000 620000 ) ( 1680000 * ) VIA12 ;
- net85
  ( SplitCLK_0_110 q0 ) ( SplitCLK_0_70 a )
+ ROUTED M2 ( 1100000 970000 ) ( * 940000 ) VIA12 
  NEW M1 ( 1100000 940000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 940000 ) ( * 920000 ) ;
- net86
  ( SplitCLK_0_110 q1 ) ( SplitCLK_2_92 a )
+ ROUTED M2 ( 800000 960000 ) ( * 970000 ) VIA12 
  NEW M1 ( 800000 970000 ) ( 1080000 * ) VIA12 ;
- net87
  ( SplitCLK_2_109 q0 ) ( DFFT_49__FPB_n124 clk )
+ ROUTED M2 ( 380000 890000 ) ( * 900000 ) ( 400000 * ) ( * 910000 ) ( 410000 * ) ;
- net88
  ( SplitCLK_4_108 q0 ) ( DFFT_48__FPB_n123 clk )
+ ROUTED M2 ( 1150000 910000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1150000 890000 ) ( 1250000 * ) VIA12 ;
- net89
  ( SplitCLK_2_107 q0 ) ( DFFT_47__FPB_n122 clk )
+ ROUTED M2 ( 1310000 910000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1310000 890000 ) ( 1500000 * ) VIA12 ;
- net90
  ( SplitCLK_2_106 q0 ) ( DFFT_54__FPB_n129 clk )
+ ROUTED M2 ( 1770000 730000 ) ( * 770000 ) VIA12 
  NEW M1 ( 1770000 770000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 770000 ) ( * 660000 ) ( 1630000 * ) ;
- net91
  ( SplitCLK_2_105 q0 ) ( DFFT_46__FPB_n121 clk )
+ ROUTED M2 ( 710000 910000 ) ( * 890000 ) VIA12 
  NEW M1 ( 710000 890000 ) ( 790000 * ) VIA12 ;
- net92
  ( SplitCLK_2_104 q0 ) ( DFFT_53__FPB_n128 clk )
+ ROUTED M2 ( 1590000 910000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1590000 890000 ) ( 1780000 * ) VIA12 ;
- net93
  ( SplitCLK_2_103 q0 ) ( DFFT_37__FPB_n112 clk )
+ ROUTED M2 ( 1170000 1370000 ) ( * 1380000 ) ( 1190000 * ) ( * 1390000 ) ( 1200000 * ) ;
- net94
  ( SplitCLK_2_102 q0 ) ( DFFT_45__FPB_n120 clk )
+ ROUTED M2 ( 1130000 660000 ) ( * 720000 ) ( 1150000 * ) ( * 730000 ) ( 1160000 * ) ;
- net95
  ( SplitCLK_4_101 q0 ) ( DFFT_51__FPB_n126 clk )
+ ROUTED M2 ( 490000 490000 ) ( * 420000 ) ;
- net96
  ( SplitCLK_2_100 q0 ) ( DFFT_35__FPB_n110 clk )
+ ROUTED M2 ( 1480000 1390000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 1480000 1370000 ) ( 1560000 * ) VIA12 ;
- net97
  ( SplitCLK_2_99 q0 ) ( NOTT_16_n28 clk )
+ ROUTED M2 ( 380000 1370000 ) ( * 1380000 ) ( 400000 * ) ( * 1390000 ) ( 410000 * ) ;
- net98
  ( SplitCLK_2_98 q0 ) ( OR2T_18_n30 clk )
+ ROUTED M2 ( 410000 1240000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 410000 1210000 ) ( 450000 * ) VIA12 ;
- net99
  ( SplitCLK_2_97 q0 ) ( OR2T_22_n34 clk )
+ ROUTED M2 ( 410000 730000 ) ( * 660000 ) VIA12 
  NEW M1 ( 410000 660000 ) ( 450000 * ) VIA12 ;
- net100
  ( SplitCLK_2_96 q0 ) ( AND2T_27_n39 clk )
+ ROUTED M2 ( 630000 420000 ) ( * 480000 ) ( 650000 * ) ( * 490000 ) ( 660000 * ) ;
- net101
  ( SplitCLK_2_95 q0 ) ( AND2T_24_n36 clk )
+ ROUTED M2 ( 860000 910000 ) ( * 890000 ) VIA12 
  NEW M1 ( 860000 890000 ) ( 930000 * ) VIA12 ;
- net102
  ( SplitCLK_2_94 q0 ) ( AND2T_12_n24 clk )
+ ROUTED M2 ( 1350000 1210000 ) ( * 1230000 ) ( 1370000 * ) ( * 1240000 ) ( 1380000 * ) ;
- net103
  ( SplitCLK_2_93 q0 ) ( AND2T_11_n23 clk )
+ ROUTED M2 ( 920000 1210000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 920000 1240000 ) ( 980000 * ) VIA12 ;
- net104
  ( SplitCLK_2_92 q1 ) ( SplitCLK_6_81 a )
+ ROUTED M2 ( 780000 910000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 780000 1300000 ) ( 730000 * ) VIA12 
  NEW M2 ( 730000 1300000 ) ( * 1250000 ) ( 740000 * ) ;
- net105
  ( SplitCLK_2_92 q0 ) ( SplitCLK_4_91 a )
+ ROUTED M2 ( 800000 910000 ) ( * 780000 ) ( 820000 * ) ;
- net106
  ( SplitCLK_4_91 q1 ) ( SplitCLK_4_86 a )
+ ROUTED M2 ( 840000 730000 ) ( * 780000 ) VIA12 
  NEW M1 ( 840000 780000 ) ( 880000 * ) VIA12 ;
- net107
  ( SplitCLK_4_91 q0 ) ( SplitCLK_6_90 a )
+ ROUTED M2 ( 490000 740000 ) VIA12 
  NEW M1 ( 490000 740000 ) ( 820000 * ) VIA12 
  NEW M2 ( 820000 740000 ) ( * 730000 ) ;
- net108
  ( SplitCLK_6_90 q1 ) ( SplitCLK_2_88 a )
+ ROUTED M2 ( 490000 960000 ) ( * 950000 ) ( 500000 * ) ( * 900000 ) ( 510000 * ) ( * 790000 ) ;
- net109
  ( SplitCLK_6_90 q0 ) ( SplitCLK_4_89 a )
+ ROUTED M2 ( 490000 790000 ) ( * 780000 ) VIA12 
  NEW M1 ( 490000 780000 ) ( 550000 * ) VIA12 ;
- net110
  ( SplitCLK_4_89 q0 ) ( SplitCLK_2_97 a )
+ ROUTED M2 ( 410000 780000 ) ( * 790000 ) VIA12 
  NEW M1 ( 410000 790000 ) ( 560000 * ) VIA12 
  NEW M2 ( 560000 790000 ) ( * 730000 ) ( 550000 * ) ;
- net111
  ( SplitCLK_4_89 q1 ) ( SplitCLK_4_101 a )
+ ROUTED M2 ( 490000 540000 ) ( * 550000 ) VIA12 
  NEW M1 ( 490000 550000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 550000 ) ( * 730000 ) ;
- net112
  ( SplitCLK_2_88 q1 ) ( SplitCLK_2_109 a )
+ ROUTED M2 ( 410000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 410000 950000 ) ( 470000 * ) VIA12 
  NEW M2 ( 470000 950000 ) ( * 910000 ) ;
- net113
  ( SplitCLK_2_88 q0 ) ( SplitCLK_4_87 a )
+ ROUTED M2 ( 490000 910000 ) VIA12 
  NEW M1 ( 490000 910000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 910000 ) ( * 780000 ) ( 610000 * ) ;
- net114
  ( SplitCLK_4_87 q1 ) ( OR2T_21_n33 clk )
+ ROUTED M2 ( 610000 660000 ) ( * 670000 ) ( 620000 * ) ( * 730000 ) ( 630000 * ) ;
- net115
  ( SplitCLK_4_87 q0 ) ( OR2T_15_n27 clk )
+ ROUTED M2 ( 590000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 590000 880000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 880000 ) ( * 730000 ) VIA12 
  NEW M1 ( 500000 730000 ) ( 610000 * ) VIA12 ;
- net116
  ( SplitCLK_4_86 q0 ) ( SplitCLK_6_83 a )
+ ROUTED M2 ( 760000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 760000 730000 ) ( 880000 * ) VIA12 ;
- net117
  ( SplitCLK_4_86 q1 ) ( SplitCLK_4_85 a )
+ ROUTED M2 ( 900000 730000 ) ( * 570000 ) VIA12 
  NEW M1 ( 900000 570000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 570000 ) ( * 540000 ) ;
- net118
  ( SplitCLK_4_85 q0 ) ( SplitCLK_2_96 a )
+ ROUTED M2 ( 660000 540000 ) ( * 520000 ) VIA12 
  NEW M1 ( 660000 520000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 520000 ) ( * 490000 ) ( 850000 * ) ;
- net119
  ( SplitCLK_4_85 q1 ) ( SplitCLK_4_84 a )
+ ROUTED M2 ( 870000 490000 ) ( * 540000 ) VIA12 
  NEW M1 ( 870000 540000 ) ( 980000 * ) VIA12 ;
- net120
  ( SplitCLK_4_84 q0 ) ( XOR2T_29_n41 clk )
+ ROUTED M2 ( 970000 420000 ) ( * 490000 ) ( 980000 * ) ;
- net121
  ( SplitCLK_4_84 q1 ) ( OR2T_26_n38 clk )
+ ROUTED M2 ( 1000000 490000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1000000 420000 ) ( 1130000 * ) VIA12 ;
- net122
  ( SplitCLK_6_83 q1 ) ( SplitCLK_2_105 a )
+ ROUTED M2 ( 710000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 710000 950000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 950000 ) ( * 800000 ) ( 770000 * ) ( * 790000 ) ( 780000 * ) ;
- net123
  ( SplitCLK_6_83 q0 ) ( SplitCLK_4_82 a )
+ ROUTED M2 ( 760000 790000 ) VIA12 
  NEW M1 ( 760000 790000 ) ( 940000 * ) ( * 780000 ) VIA12 ;
- net124
  ( SplitCLK_4_82 q1 ) ( NOTT_20_n32 clk )
+ ROUTED M2 ( 960000 730000 ) ( * 660000 ) ( 970000 * ) ;
- net125
  ( SplitCLK_4_82 q0 ) ( NOTT_19_n31 clk )
+ ROUTED M2 ( 700000 660000 ) VIA12 
  NEW M1 ( 700000 660000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 660000 ) ( * 730000 ) ;
- net126
  ( SplitCLK_6_81 q0 ) ( SplitCLK_0_75 a )
+ ROUTED M2 ( 740000 1300000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 740000 1280000 ) ( 910000 * ) VIA12 
  NEW M2 ( 910000 1280000 ) ( * 1250000 ) ( 920000 * ) ;
- net127
  ( SplitCLK_6_81 q1 ) ( SplitCLK_6_80 a )
+ ROUTED M2 ( 610000 1250000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 610000 1260000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 1260000 ) ( * 1300000 ) ;
- net128
  ( SplitCLK_6_80 q1 ) ( SplitCLK_2_77 a )
+ ROUTED M2 ( 630000 1300000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 630000 1380000 ) ( 730000 * ) VIA12 
  NEW M2 ( 730000 1380000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 730000 1440000 ) ( 650000 * ) VIA12 ;
- net129
  ( SplitCLK_6_80 q0 ) ( SplitCLK_4_79 a )
+ ROUTED M2 ( 610000 1300000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 610000 1290000 ) ( 670000 * ) VIA12 ;
- net130
  ( SplitCLK_4_79 q0 ) ( SplitCLK_2_98 a )
+ ROUTED M2 ( 410000 1290000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 410000 1270000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 1270000 ) ( * 1240000 ) ;
- net131
  ( SplitCLK_4_79 q1 ) ( SplitCLK_4_78 a )
+ ROUTED M2 ( 670000 1120000 ) ( * 1130000 ) ( 680000 * ) ( * 1240000 ) ( 690000 * ) ;
- net132
  ( SplitCLK_4_78 q1 ) ( AND2T_14_n26 clk )
+ ROUTED M2 ( 690000 1070000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 690000 1030000 ) ( 740000 * ) VIA12 ;
- net133
  ( SplitCLK_4_78 q0 ) ( DFFT_44__FPB_n119 clk )
+ ROUTED M2 ( 600000 1030000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 600000 1070000 ) ( 670000 * ) VIA12 ;
- net134
  ( SplitCLK_2_77 q0 ) ( SplitCLK_2_99 a )
+ ROUTED M2 ( 410000 1440000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 410000 1420000 ) ( 640000 * ) VIA12 
  NEW M2 ( 640000 1420000 ) ( * 1390000 ) ( 650000 * ) ;
- net135
  ( SplitCLK_2_77 q1 ) ( SplitCLK_4_76 a )
+ ROUTED M2 ( 570000 1440000 ) ( * 1430000 ) VIA12 
  NEW M1 ( 570000 1430000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 1430000 ) ( * 1390000 ) ( 630000 * ) ;
- net136
  ( SplitCLK_4_76 q1 ) ( XOR2T_10_n22 clk )
+ ROUTED M2 ( 590000 1390000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 590000 1370000 ) ( 830000 * ) VIA12 ;
- net137
  ( SplitCLK_4_76 q0 ) ( NOTT_17_n29 clk )
+ ROUTED M2 ( 540000 1210000 ) ( * 1220000 ) ( 560000 * ) ( * 1310000 ) ( 570000 * ) ( * 1390000 ) ;
- net138
  ( SplitCLK_0_75 q0 ) ( SplitCLK_2_72 a )
+ ROUTED M2 ( 920000 1300000 ) VIA12 
  NEW M1 ( 920000 1300000 ) ( 1110000 * ) ( * 1290000 ) VIA12 ;
- net139
  ( SplitCLK_0_75 q1 ) ( SplitCLK_2_74 a )
+ ROUTED M2 ( 980000 960000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 980000 1050000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 1050000 ) ( * 1300000 ) ;
- net140
  ( SplitCLK_2_74 q0 ) ( SplitCLK_2_95 a )
+ ROUTED M2 ( 860000 960000 ) ( * 920000 ) VIA12 
  NEW M1 ( 860000 920000 ) ( 980000 * ) ( * 910000 ) VIA12 ;
- net141
  ( SplitCLK_2_74 q1 ) ( SplitCLK_4_73 a )
+ ROUTED M2 ( 900000 960000 ) VIA12 
  NEW M1 ( 900000 960000 ) ( 960000 * ) VIA12 
  NEW M2 ( 960000 960000 ) ( * 910000 ) ;
- net142
  ( SplitCLK_4_73 q1 ) ( AND2T_23_n35 clk )
+ ROUTED M2 ( 1090000 890000 ) VIA12 
  NEW M1 ( 1090000 890000 ) ( 940000 * ) ( * 900000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 900000 ) ( * 910000 ) ( 920000 * ) ;
- net143
  ( SplitCLK_4_73 q0 ) ( DFFT_43__FPB_n118 clk )
+ ROUTED M2 ( 900000 910000 ) ( * 950000 ) VIA12 
  NEW M1 ( 900000 950000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 950000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 990000 1030000 ) ( 900000 * ) VIA12 ;
- net144
  ( SplitCLK_2_72 q0 ) ( SplitCLK_2_93 a )
+ ROUTED M2 ( 980000 1290000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 980000 1260000 ) ( 1110000 * ) ( * 1240000 ) VIA12 ;
- net145
  ( SplitCLK_2_72 q1 ) ( SplitCLK_4_71 a )
+ ROUTED M2 ( 1030000 1290000 ) VIA12 
  NEW M1 ( 1030000 1290000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 1290000 ) ( * 1240000 ) ;
- net146
  ( SplitCLK_4_71 q0 ) ( DFFT_30__FBL_n105 clk )
+ ROUTED M2 ( 1030000 1240000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 1030000 1280000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 1280000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 1120000 1370000 ) ( 1030000 * ) VIA12 ;
- net147
  ( SplitCLK_4_71 q1 ) ( DFFT_34__FBL_n109 clk )
+ ROUTED M2 ( 1040000 1030000 ) ( * 1240000 ) ( 1050000 * ) ;
- net148
  ( SplitCLK_0_70 q0 ) ( SplitCLK_6_58 a )
+ ROUTED M2 ( 1460000 1250000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 1460000 1240000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 1240000 ) ( * 970000 ) ;
- net149
  ( SplitCLK_0_70 q1 ) ( SplitCLK_4_69 a )
+ ROUTED M2 ( 1450000 780000 ) ( * 970000 ) ( 1470000 * ) ;
- net150
  ( SplitCLK_4_69 q1 ) ( SplitCLK_4_63 a )
+ ROUTED M2 ( 1470000 730000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1470000 780000 ) ( 1690000 * ) VIA12 ;
- net151
  ( SplitCLK_4_69 q0 ) ( SplitCLK_6_68 a )
+ ROUTED M2 ( 1360000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1360000 730000 ) ( 1450000 * ) VIA12 ;
- net152
  ( SplitCLK_6_68 q0 ) ( SplitCLK_6_65 a )
+ ROUTED M2 ( 1350000 920000 ) ( * 790000 ) ( 1360000 * ) ;
- net153
  ( SplitCLK_6_68 q1 ) ( SplitCLK_2_67 a )
+ ROUTED M2 ( 1320000 780000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1320000 790000 ) ( 1380000 * ) VIA12 ;
- net154
  ( SplitCLK_2_67 q1 ) ( SplitCLK_2_102 a )
+ ROUTED M2 ( 1160000 780000 ) ( * 770000 ) VIA12 
  NEW M1 ( 1160000 770000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 770000 ) ( * 730000 ) ;
- net155
  ( SplitCLK_2_67 q0 ) ( SplitCLK_4_66 a )
+ ROUTED M2 ( 1300000 540000 ) ( * 550000 ) ( 1310000 * ) ( * 730000 ) ( 1320000 * ) ;
- net156
  ( SplitCLK_4_66 q1 ) ( AND2T_28_n40 clk )
+ ROUTED M2 ( 1320000 490000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1320000 420000 ) ( 1380000 * ) VIA12 ;
- net157
  ( SplitCLK_4_66 q0 ) ( NOTT_25_n37 clk )
+ ROUTED M2 ( 1220000 420000 ) ( * 490000 ) VIA12 
  NEW M1 ( 1220000 490000 ) ( 1300000 * ) VIA12 ;
- net158
  ( SplitCLK_6_65 q1 ) ( SplitCLK_2_107 a )
+ ROUTED M2 ( 1310000 960000 ) ( * 970000 ) VIA12 
  NEW M1 ( 1310000 970000 ) ( 1370000 * ) VIA12 ;
- net159
  ( SplitCLK_6_65 q0 ) ( SplitCLK_4_64 a )
+ ROUTED M2 ( 1350000 970000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1350000 960000 ) ( 1410000 * ) VIA12 ;
- net160
  ( SplitCLK_4_64 q0 ) ( DFFT_32__FBL_n107 clk )
+ ROUTED M2 ( 1380000 660000 ) ( * 780000 ) ( 1390000 * ) ( * 830000 ) ( 1400000 * ) ( * 910000 ) ( 1410000 * ) ;
- net161
  ( SplitCLK_4_64 q1 ) ( DFFT_52__FPB_n127 clk )
+ ROUTED M2 ( 1430000 910000 ) VIA12 
  NEW M1 ( 1430000 910000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 910000 ) ( * 890000 ) ;
- net162
  ( SplitCLK_4_63 q0 ) ( SplitCLK_0_60 a )
+ ROUTED M2 ( 1650000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1650000 730000 ) ( 1690000 * ) VIA12 ;
- net163
  ( SplitCLK_4_63 q1 ) ( SplitCLK_2_62 a )
+ ROUTED M2 ( 1830000 780000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1830000 740000 ) ( 1710000 * ) VIA12 
  NEW M2 ( 1710000 740000 ) ( * 730000 ) ;
- net164
  ( SplitCLK_2_62 q0 ) ( SplitCLK_2_106 a )
+ ROUTED M2 ( 1770000 780000 ) VIA12 
  NEW M1 ( 1770000 780000 ) ( 1700000 * ) VIA12 
  NEW M2 ( 1700000 780000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1700000 730000 ) ( 1830000 * ) VIA12 ;
- net165
  ( SplitCLK_2_62 q1 ) ( SplitCLK_4_61 a )
+ ROUTED M2 ( 1810000 730000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1810000 780000 ) ( 1870000 * ) VIA12 ;
- net166
  ( SplitCLK_4_61 q0 ) ( DFFT_33__FBL_n108 clk )
+ ROUTED M2 ( 1870000 730000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1870000 520000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 520000 ) ( * 420000 ) ( 1650000 * ) ;
- net167
  ( SplitCLK_4_61 q1 ) ( DFFT_50__FPB_n125 clk )
+ ROUTED M2 ( 1770000 660000 ) ( * 670000 ) VIA12 
  NEW M1 ( 1770000 670000 ) ( 1880000 * ) VIA12 
  NEW M2 ( 1880000 670000 ) ( * 730000 ) ( 1890000 * ) ;
- net168
  ( SplitCLK_0_60 q0 ) ( SplitCLK_2_104 a )
+ ROUTED M2 ( 1590000 960000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1590000 950000 ) ( 1650000 * ) VIA12 
  NEW M2 ( 1650000 950000 ) ( * 790000 ) ;
- net169
  ( SplitCLK_0_60 q1 ) ( SplitCLK_4_59 a )
+ ROUTED M2 ( 1630000 790000 ) VIA12 
  NEW M1 ( 1630000 790000 ) ( 1930000 * ) ( * 780000 ) VIA12 ;
- net170
  ( SplitCLK_4_59 q1 ) ( DFFT_31__ADJFBL_n106 clk )
+ ROUTED M2 ( 1910000 660000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1910000 730000 ) ( 1950000 * ) VIA12 ;
- net171
  ( SplitCLK_4_59 q0 ) ( DFFT_39__FPB_n114 clk )
+ ROUTED M2 ( 1920000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1920000 880000 ) ( 2160000 * ) VIA12 
  NEW M2 ( 2160000 880000 ) ( * 780000 ) VIA12 
  NEW M1 ( 2160000 780000 ) ( 1940000 * ) VIA12 
  NEW M2 ( 1940000 780000 ) ( * 730000 ) ( 1930000 * ) ;
- net172
  ( SplitCLK_6_58 q0 ) ( SplitCLK_4_52 a )
+ ROUTED M2 ( 1460000 1300000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1460000 1360000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1360000 ) ( * 1290000 ) ;
- net173
  ( SplitCLK_6_58 q1 ) ( SplitCLK_4_57 a )
+ ROUTED M2 ( 1480000 1300000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 1480000 1180000 ) ( 1270000 * ) VIA12 
  NEW M2 ( 1270000 1180000 ) ( * 1120000 ) ( 1260000 * ) ;
- net174
  ( SplitCLK_4_57 q1 ) ( SplitCLK_2_54 a )
+ ROUTED M2 ( 1280000 1070000 ) ( * 1520000 ) ( 1310000 * ) ( * 1440000 ) ( 1320000 * ) ;
- net175
  ( SplitCLK_4_57 q0 ) ( SplitCLK_6_56 a )
+ ROUTED M2 ( 1200000 1080000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1200000 1070000 ) ( 1260000 * ) VIA12 ;
- net176
  ( SplitCLK_6_56 q1 ) ( SplitCLK_4_108 a )
+ ROUTED M2 ( 1150000 960000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1150000 1130000 ) ( 1220000 * ) VIA12 ;
- net177
  ( SplitCLK_6_56 q0 ) ( SplitCLK_4_55 a )
+ ROUTED M2 ( 1200000 1130000 ) ( * 1120000 ) VIA12 
  NEW M1 ( 1200000 1120000 ) ( 1320000 * ) VIA12 ;
- net178
  ( SplitCLK_4_55 q1 ) ( DFFT_40__FPB_n115 clk )
+ ROUTED M2 ( 1320000 1030000 ) ( * 1040000 ) ( 1330000 * ) ( * 1070000 ) ( 1340000 * ) ;
- net179
  ( SplitCLK_4_55 q0 ) ( DFFT_41__FPB_n116 clk )
+ ROUTED M2 ( 1320000 1070000 ) ( * 1060000 ) ( 1310000 * ) ( * 1030000 ) VIA12 
  NEW M1 ( 1310000 1030000 ) ( 1180000 * ) VIA12 ;
- net180
  ( SplitCLK_2_54 q0 ) ( SplitCLK_2_103 a )
+ ROUTED M2 ( 1200000 1440000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 1200000 1420000 ) ( 1310000 * ) VIA12 
  NEW M2 ( 1310000 1420000 ) ( * 1390000 ) ( 1320000 * ) ;
- net181
  ( SplitCLK_2_54 q1 ) ( SplitCLK_4_53 a )
+ ROUTED M2 ( 1240000 1440000 ) ( * 1430000 ) VIA12 
  NEW M1 ( 1240000 1430000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 1430000 ) ( * 1390000 ) ;
- net182
  ( SplitCLK_4_53 q0 ) ( XOR2T_13_n25 clk )
+ ROUTED M2 ( 1240000 1390000 ) ( * 1210000 ) ( 1260000 * ) ;
- net183
  ( SplitCLK_4_53 q1 ) ( DFFT_36__FPB_n111 clk )
+ ROUTED M2 ( 1260000 1390000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 1260000 1370000 ) ( 1310000 * ) VIA12 ;
- net184
  ( SplitCLK_4_52 q1 ) ( SplitCLK_6_49 a )
+ ROUTED M2 ( 1690000 1240000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1690000 1250000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 1250000 ) ( * 1400000 ) VIA12 
  NEW M1 ( 1740000 1400000 ) ( 1600000 * ) VIA12 ;
- net185
  ( SplitCLK_4_52 q0 ) ( SplitCLK_6_51 a )
+ ROUTED M2 ( 1550000 1250000 ) ( * 1240000 ) VIA12 
  NEW M1 ( 1550000 1240000 ) ( 1670000 * ) VIA12 ;
- net186
  ( SplitCLK_6_51 q1 ) ( SplitCLK_2_94 a )
+ ROUTED M2 ( 1570000 1300000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 1570000 1380000 ) ( 1380000 * ) VIA12 
  NEW M2 ( 1380000 1380000 ) ( * 1290000 ) ;
- net187
  ( SplitCLK_6_51 q0 ) ( SplitCLK_4_50 a )
+ ROUTED M2 ( 1550000 1300000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 1550000 1290000 ) ( 1610000 * ) VIA12 ;
- net188
  ( SplitCLK_4_50 q0 ) ( DFFT_42__FPB_n117 clk )
+ ROUTED M2 ( 1510000 1210000 ) ( * 1220000 ) VIA12 
  NEW M1 ( 1510000 1220000 ) ( 1600000 * ) VIA12 
  NEW M2 ( 1600000 1220000 ) ( * 1240000 ) ( 1610000 * ) ;
- net189
  ( SplitCLK_4_50 q1 ) ( DFFT_38__FPB_n113 clk )
+ ROUTED M2 ( 1570000 1030000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1570000 1040000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 1040000 ) ( * 1240000 ) ;
- net190
  ( SplitCLK_6_49 q1 ) ( SplitCLK_2_100 a )
+ ROUTED M2 ( 1480000 1440000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 1480000 1450000 ) ( 1620000 * ) VIA12 ;
- net191
  ( SplitCLK_6_49 q0 ) ( SplitCLK_4_48 a )
+ ROUTED M2 ( 1600000 1450000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 1600000 1440000 ) ( 1670000 * ) VIA12 ;
- net192
  ( SplitCLK_4_48 q1 ) ( AND2T_9_n21 clk )
+ ROUTED M2 ( 1690000 1390000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 1690000 1380000 ) ( 1860000 * ) VIA12 
  NEW M2 ( 1860000 1380000 ) ( * 1370000 ) ;
- net193
  ( SplitCLK_4_48 q0 ) ( NOTT_8_n20 clk )
+ ROUTED M2 ( 1670000 1390000 ) ( * 1370000 ) ( 1700000 * ) ;
- net194
  ( GCLK_Pad a ) ( SplitCLK_0_110 a )
+ ROUTED M1 ( 2220000 1170000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 1170000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1520000 920000 ) ( 1100000 * ) VIA12 ;
- net195
  ( DFFT_48__FPB_n123 a ) ( Split_HOLD_136 q1 )
+ ROUTED M2 ( 1250000 850000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1250000 840000 ) ( 1410000 * ) VIA12 ;
- net196
  ( OR2T_15_n27 b ) ( Split_HOLD_137 q1 )
+ ROUTED M2 ( 700000 840000 ) VIA12 
  NEW M1 ( 700000 840000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 840000 ) ( * 860000 ) VIA12 
  NEW M1 ( 550000 860000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 860000 ) ( * 890000 ) ;
- net197
  ( DFFT_36__FPB_n111 a ) ( Split_HOLD_138 q1 )
+ ROUTED M2 ( 1310000 1330000 ) ( * 1320000 ) VIA12 
  NEW M1 ( 1310000 1320000 ) ( 1470000 * ) VIA12 ;
END NETS

END DESIGN
