Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 671672ff11da4b608da1a7bdcd504dda --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot syncDownTB_behav xil_defaultlib.syncDownTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFlipFlop
Compiling module xil_defaultlib.syncDown
Compiling module xil_defaultlib.syncDownTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot syncDownTB_behav
