{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687979045001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687979045001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 15:04:04 2023 " "Processing started: Wed Jun 28 15:04:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687979045001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687979045001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687979045001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687979045206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687979045207 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 de2_115.v(65) " "Verilog HDL Expression warning at de2_115.v(65): truncated literal to match 3 bits" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1687979050175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de2_115.v(238) " "Verilog HDL information at de2_115.v(238): always construct contains both blocking and non-blocking assignments" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687979050175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115.v 21 21 " "Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "2 rectangle " "Found entity 2: rectangle" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment " "Found entity 3: seven_segment" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "4 seven_segment_negative " "Found entity 4: seven_segment_negative" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_adapter " "Found entity 5: vga_adapter" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_address_translator " "Found entity 6: vga_address_translator" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_controller " "Found entity 7: vga_controller" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "8 vga_pll " "Found entity 8: vga_pll" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "9 wam_led " "Found entity 9: wam_led" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "10 wam_lst " "Found entity 10: wam_lst" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 868 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "11 wam_dis " "Found entity 11: wam_dis" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "12 wam_rdn " "Found entity 12: wam_rdn" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "13 wam_gen " "Found entity 13: wam_gen" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "14 wam_tap " "Found entity 14: wam_tap" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "15 wam_hit " "Found entity 15: wam_hit" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "16 wam_tch " "Found entity 16: wam_tch" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "17 wam_hrd " "Found entity 17: wam_hrd" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "18 wam_par " "Found entity 18: wam_par" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115 " "Found entity 19: DE2_115" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "20 wam_cnt " "Found entity 20: wam_cnt" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""} { "Info" "ISGN_ENTITY_NAME" "21 wam_scr " "Found entity 21: wam_scr" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687979050177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687979050177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687979050183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_16 de2_115.v(1243) " "Verilog HDL or VHDL warning at de2_115.v(1243): object \"clk_16\" assigned a value but never read" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687979050184 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectVGA projectVGA:background " "Elaborating entity \"projectVGA\" for hierarchy \"projectVGA:background\"" {  } { { "de2_115.v" "background" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687979050190 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "newX de2_115.v(33) " "Verilog HDL Port Connection error at de2_115.v(33): output or inout port \"newX\" must be connected to a structural net expression" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1687979050190 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "newY de2_115.v(33) " "Verilog HDL Port Connection error at de2_115.v(33): output or inout port \"newY\" must be connected to a structural net expression" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1687979050190 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "Color de2_115.v(33) " "Verilog HDL Port Connection error at de2_115.v(33): output or inout port \"Color\" must be connected to a structural net expression" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1687979050190 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "projectVGA:background " "Can't elaborate user hierarchy \"projectVGA:background\"" {  } { { "de2_115.v" "background" { Text "C:/Users/uchoa/Documents/agrVai/de2_115.v" 1282 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687979050190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uchoa/Documents/agrVai/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/uchoa/Documents/agrVai/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687979050203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687979050237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 28 15:04:10 2023 " "Processing ended: Wed Jun 28 15:04:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687979050237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687979050237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687979050237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687979050237 ""}
