Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 11:29:54 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_104/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 2417        0.005        0.000                      0                 2417        2.134        0.000                       0                  2418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.409}        4.818           207.555         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 2417        0.005        0.000                      0                 2417        2.134        0.000                       0                  2418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.818ns  (vclock rise@4.818ns - vclock rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 2.182ns (47.127%)  route 2.448ns (52.873%))
  Logic Levels:           20  (CARRY8=10 LUT2=3 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 6.533 - 4.818 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.218ns (routing 0.171ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2417, routed)        1.218     2.179    demux/CLK
    SLICE_X121Y498       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y498       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.258 r  demux/sel_reg[1]/Q
                         net (fo=103, routed)         0.231     2.489    demux/sel[1]
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.727 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=36, routed)          0.265     2.992    demux/sel_reg[0]_0[5]
    SLICE_X121Y496       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     3.103 r  demux/sel[8]_i_221/O
                         net (fo=2, routed)           0.149     3.252    demux/sel[8]_i_221_n_0
    SLICE_X121Y496       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.289 r  demux/sel[8]_i_228/O
                         net (fo=1, routed)           0.025     3.314    demux/sel[8]_i_228_n_0
    SLICE_X121Y496       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.477 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.503    demux/sel_reg[8]_i_191_n_0
    SLICE_X121Y497       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.580 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.198     3.778    demux_n_10
    SLICE_X119Y497       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     3.941 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.154     4.095    sel[8]_i_135_n_0
    SLICE_X119Y497       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.196 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     4.211    demux/sel[8]_i_64_0[6]
    SLICE_X119Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.328 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.354    demux/sel_reg[8]_i_81_n_0
    SLICE_X119Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.430 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.201     4.631    demux_n_98
    SLICE_X118Y498       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     4.769 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.180     4.949    sel[8]_i_32_n_0
    SLICE_X118Y498       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.998 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.009    demux/sel[8]_i_28_0[5]
    SLICE_X118Y498       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.164 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.190    demux/sel_reg[8]_i_20_n_0
    SLICE_X118Y499       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.266 r  demux/sel_reg[8]_i_22/O[1]
                         net (fo=4, routed)           0.256     5.522    demux_n_15
    SLICE_X120Y498       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.612 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.009     5.621    demux/sel[8]_i_14_0[0]
    SLICE_X120Y498       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.821 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.245     6.066    demux_n_106
    SLICE_X120Y499       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.117 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.127    demux/sel_reg[6]_0[6]
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.242 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.268    demux/sel_reg[8]_i_4_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.324 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.187     6.511    demux/sel_reg[8]_i_3_n_15
    SLICE_X121Y500       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     6.562 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.053     6.615    demux/sel[4]_i_2_n_0
    SLICE_X121Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.654 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.155     6.809    demux/sel20_in[2]
    SLICE_X120Y499       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.818     4.818 r  
    AR14                                              0.000     4.818 r  clk (IN)
                         net (fo=0)                   0.000     4.818    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.177 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.177    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.177 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.464    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.488 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2417, routed)        1.045     6.533    demux/CLK
    SLICE_X120Y499       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.361     6.894    
                         clock uncertainty           -0.035     6.859    
    SLICE_X120Y499       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.884    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[199].z_reg[199][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Destination:            genblk1[199].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.409ns period=4.818ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.100ns (routing 0.155ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.171ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2417, routed)        1.100     1.770    demux/CLK
    SLICE_X130Y486       FDRE                                         r  demux/genblk1[199].z_reg[199][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y486       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.830 r  demux/genblk1[199].z_reg[199][1]/Q
                         net (fo=1, routed)           0.101     1.931    genblk1[199].reg_in/D[1]
    SLICE_X132Y486       FDRE                                         r  genblk1[199].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2417, routed)        1.265     2.226    genblk1[199].reg_in/CLK
    SLICE_X132Y486       FDRE                                         r  genblk1[199].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.360     1.866    
    SLICE_X132Y486       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.926    genblk1[199].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.409 }
Period(ns):         4.818
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.818       3.528      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.409       2.134      SLICE_X126Y462  genblk1[30].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.409       2.134      SLICE_X124Y469  genblk1[63].reg_in/reg_out_reg[1]/C



