Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:25:11 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.624        0.000                      0                 1847        0.042        0.000                      0                 1847        3.225        0.000                       0                   838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.624        0.000                      0                 1847        0.042        0.000                      0                 1847        3.225        0.000                       0                   838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.801ns (26.323%)  route 2.242ns (73.677%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.036     0.036    fsm6/clk
    SLICE_X21Y65         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.241     0.376    fsm6/fsm6_out[1]
    SLICE_X21Y65         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     0.491 f  fsm6/out[0]_i_2__4/O
                         net (fo=9, routed)           0.143     0.634    fsm5/out_reg[0]_19
    SLICE_X23Y65         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.811 f  fsm5/out[1]_i_2__1/O
                         net (fo=9, routed)           0.173     0.984    fsm2/out_reg[1]_2
    SLICE_X23Y61         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     1.048 r  fsm2/A_int0_0_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.176     1.224    fsm0/out_reg[0]_3
    SLICE_X24Y62         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.263 r  fsm0/out_tmp_reg_i_34/O
                         net (fo=8, routed)           0.171     1.434    fsm/out_reg[0]_1
    SLICE_X25Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     1.548 f  fsm/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.531     2.079    A_i_k_0/RSTP
    SLICE_X30Y55         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.272 r  A_i_k_0/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.807     3.079    mult_pipe0/out_tmp_reg/A[4]
    DSP48E2_X3Y22        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X3Y22        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y22        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.811ns (25.147%)  route 2.414ns (74.853%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.699     3.260    div_pipe0/out_reg[31]_0
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y56         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.811ns (25.147%)  route 2.414ns (74.853%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.699     3.260    div_pipe0/out_reg[31]_0
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y56         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.811ns (25.147%)  route 2.414ns (74.853%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.699     3.260    div_pipe0/out_reg[31]_0
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y56         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.811ns (25.147%)  route 2.414ns (74.853%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.699     3.260    div_pipe0/out_reg[31]_0
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y56         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.811ns (25.147%)  route 2.414ns (74.853%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.699     3.260    div_pipe0/out_reg[31]_0
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y56         FDRE                                         r  div_pipe0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y56         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.811ns (25.511%)  route 2.368ns (74.489%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.653     3.214    div_pipe0/out_reg[31]_0
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y58         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.811ns (25.511%)  route 2.368ns (74.489%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.653     3.214    div_pipe0/out_reg[31]_0
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y58         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.811ns (25.511%)  route 2.368ns (74.489%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.653     3.214    div_pipe0/out_reg[31]_0
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y58         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.811ns (25.511%)  route 2.368ns (74.489%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.035     0.035    fsm2/clk
    SLICE_X22Y62         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm2/out_reg[0]/Q
                         net (fo=23, routed)          0.333     0.464    fsm2/out_reg_n_0_[0]
    SLICE_X23Y65         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.599 r  fsm2/out[31]_i_19/O
                         net (fo=1, routed)           0.199     0.798    fsm2/out[31]_i_19_n_0
    SLICE_X23Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     0.898 r  fsm2/out[31]_i_16/O
                         net (fo=1, routed)           0.216     1.114    fsm1/running_reg
    SLICE_X21Y62         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.177 r  fsm1/out[31]_i_5/O
                         net (fo=47, routed)          0.632     1.809    A_i_j_1/out_reg[31]_1
    SLICE_X18Y53         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.873 f  A_i_j_1/out[31]_i_10/O
                         net (fo=1, routed)           0.135     2.008    A_i_j_1/out[31]_i_10_n_0
    SLICE_X18Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.187 r  A_i_j_1/out[31]_i_3/O
                         net (fo=3, routed)           0.200     2.387    A_i_j_1/out[31]_i_3_n_0
    SLICE_X18Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.561 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.653     3.214    div_pipe0/out_reg[31]_0
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=869, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X24Y58         FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y58         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  3.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y55         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[14]
    SLICE_X22Y55         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y55         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y55         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X22Y57         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[16]
    SLICE_X22Y57         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X22Y57         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X22Y57         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y57         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[19]
    SLICE_X23Y57         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[19]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[19]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y57         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[21]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[21]
    SLICE_X23Y56         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[21]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[21]_i_1_n_0
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y56         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y59         FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[22]
    SLICE_X23Y59         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[22]_i_1_n_0
    SLICE_X23Y59         FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y59         FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y59         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[2]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[2]
    SLICE_X23Y56         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[2]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[2]_i_1_n_0
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y56         FDRE                                         r  div_pipe0/quotient_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y56         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    par_done_reg0/clk
    SLICE_X25Y62         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset/par_done_reg0_out
    SLICE_X25Y62         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset/out[0]_i_1__9/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg0/out_reg[0]_0
    SLICE_X25Y62         FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    par_done_reg0/clk
    SLICE_X25Y62         FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y62         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    par_done_reg0/clk
    SLICE_X25Y62         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg/par_done_reg0_out
    SLICE_X25Y62         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg/out[0]_i_1__22/O
                         net (fo=1, routed)           0.016     0.109    par_reset/out_reg[0]_1
    SLICE_X25Y62         FDRE                                         r  par_reset/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    par_reset/clk
    SLICE_X25Y62         FDRE                                         r  par_reset/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X28Y60         FDRE                                         r  mult_pipe1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[17]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read2_0/Q[17]
    SLICE_X27Y60         FDRE                                         r  bin_read2_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    bin_read2_0/clk
    SLICE_X27Y60         FDRE                                         r  bin_read2_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y60         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[18]
    SLICE_X23Y57         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[18]_i_1_n_0
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=869, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X23Y57         FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y57         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y66   A_i_i_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y63   k_1/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y63   k_1/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y63   k_1/out_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y63   k_1/out_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y58   mult_pipe1/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A_i_i_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A_i_i_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y58   mult_pipe1/out_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A_i_i_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A_i_i_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y63   k_1/out_reg[2]/C



