0.6
2018.2
Jun 14 2018
20:41:02
D:/code/Xilinx/fpga-tetris/fpga-tetris.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sim_1/new/lattice_test_tb.v,1544347455,verilog,,,,lattice_test_tb,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/LatticeDisplayer.v,1544440805,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,,LatticeDisplayer,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/LatticeTest.v,1544346391,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,,LatticeTest,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,1544417542,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sim_1/new/lattice_test_tb.v,,row_selector,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
