{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3300, "design__instance__area": 24456, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0018084184266626835, "power__switching__total": 0.0007508534472435713, "power__leakage__total": 3.418296756763084e-08, "power__total": 0.002559306100010872, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.27775246777605334, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.27778866104767974, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5714696655419736, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.87925480496212, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.57147, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.05996, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2983072484575949, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2973567864993324, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3633465853258044, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.893301791156163, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.363347, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.893302, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27146205496292464, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27216565882468013, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.269829277670006, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.332529568848207, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.269829, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.56514, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 39, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.27012967627338974, "clock__skew__worst_setup": 0.2704087308385215, "timing__hold__ws": 0.2654639361248708, "timing__setup__ws": 3.809880518904934, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265464, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.80988, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3300, "design__instance__area__stdcell": 24456, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.396294, "design__instance__utilization__stdcell": 0.396294, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 342, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 976, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4493, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54501.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 691, "design__instance__count__class:clock_buffer": 72, "design__instance__count__class:clock_inverter": 28, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 363, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 2395, "route__net__special": 2, "route__drc_errors__iter:1": 536, "route__wirelength__iter:1": 59399, "route__drc_errors__iter:2": 214, "route__wirelength__iter:2": 59147, "route__drc_errors__iter:3": 135, "route__wirelength__iter:3": 58961, "route__drc_errors__iter:4": 9, "route__wirelength__iter:4": 58967, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58960, "route__drc_errors": 0, "route__wirelength": 58960, "route__vias": 14604, "route__vias__singlecut": 14604, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 427.92, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2759502982003617, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.27597860888829034, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5636151704875179, "timing__setup__ws__corner:min_tt_025C_1v80": 7.906095557564566, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.563615, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.108947, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.29511013912316136, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2942753624073366, "timing__hold__ws__corner:min_ss_100C_1v60": 1.3234451686922872, "timing__setup__ws__corner:min_ss_100C_1v60": 3.977547293004185, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.323445, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.977547, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27012967627338974, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2704087308385215, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2654639361248708, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.349275285246835, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.265464, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.616933, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28016387225373834, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2805864231488613, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5806276734865079, "timing__setup__ws__corner:max_tt_025C_1v80": 7.8451496408594945, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.580628, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.016274, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3023933133929871, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2998366917395741, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3816861379436605, "timing__setup__ws__corner:max_ss_100C_1v60": 3.809880518904934, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.381686, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.80988, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2731476511177337, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27442374149832816, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2747437910498036, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.310621759328289, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.274744, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.507175, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 51, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79993, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0003276, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000359809, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.1016e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000359809, "design_powergrid__voltage__worst": 0.000359809, "design_powergrid__voltage__worst__net:VPWR": 1.79967, "design_powergrid__drop__worst": 0.000359809, "design_powergrid__drop__worst__net:VPWR": 0.0003276, "design_powergrid__voltage__worst__net:VGND": 0.000359809, "design_powergrid__drop__worst__net:VGND": 0.000359809, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.38e-05, "ir__drop__worst": 0.000328, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}