output(16) {
    0: dataToA;
    1: aToData;
    2: dataToB;
    3: bToData;
    4: addressToA;
    5: aToAddress;
    6: addressToB;
    7: bToAddress;
    8: iRegSet;
    9: memRead;
    10: memWrite;
    11: halt;
}

input {
    opsize: 7;
    phase: 4;
}

header {
    iRegSet;
}

opcode 1 memToA(Reg, Reg, Reg) {
    aToData, dataToA;
    bToData, dataToB;
}

opcode 2 memToB() {

}

opcode 3 halt() {
    halt
}