<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1492" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1492{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1492{left:96px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3_1492{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1492{left:69px;bottom:1084px;}
#t5_1492{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#t6_1492{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t7_1492{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1492{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1492{left:250px;bottom:1030px;letter-spacing:-0.13px;}
#ta_1492{left:272px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_1492{left:69px;bottom:1003px;}
#tc_1492{left:95px;bottom:1007px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#td_1492{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#te_1492{left:69px;bottom:964px;}
#tf_1492{left:95px;bottom:967px;letter-spacing:-0.13px;}
#tg_1492{left:125px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#th_1492{left:531px;bottom:967px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#ti_1492{left:95px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tj_1492{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1492{left:69px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tl_1492{left:69px;bottom:883px;}
#tm_1492{left:95px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1492{left:95px;bottom:869px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_1492{left:95px;bottom:852px;letter-spacing:-0.14px;}
#tp_1492{left:69px;bottom:826px;}
#tq_1492{left:95px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_1492{left:95px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_1492{left:95px;bottom:796px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_1492{left:95px;bottom:779px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tu_1492{left:69px;bottom:711px;letter-spacing:0.15px;}
#tv_1492{left:150px;bottom:711px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tw_1492{left:69px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_1492{left:69px;bottom:660px;}
#ty_1492{left:95px;bottom:663px;letter-spacing:-0.13px;}
#tz_1492{left:125px;bottom:663px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t10_1492{left:252px;bottom:663px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t11_1492{left:95px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#t12_1492{left:95px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_1492{left:69px;bottom:603px;}
#t14_1492{left:95px;bottom:606px;letter-spacing:-0.12px;word-spacing:-1.23px;}
#t15_1492{left:132px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t16_1492{left:255px;bottom:606px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t17_1492{left:95px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_1492{left:95px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_1492{left:69px;bottom:546px;}
#t1a_1492{left:95px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1b_1492{left:95px;bottom:525px;}
#t1c_1492{left:121px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1d_1492{left:95px;bottom:501px;}
#t1e_1492{left:121px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1f_1492{left:95px;bottom:477px;}
#t1g_1492{left:121px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1h_1492{left:95px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1i_1492{left:566px;bottom:454px;letter-spacing:-0.12px;word-spacing:-1.09px;}
#t1j_1492{left:95px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1k_1492{left:69px;bottom:410px;}
#t1l_1492{left:95px;bottom:414px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#t1m_1492{left:272px;bottom:421px;}
#t1n_1492{left:287px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t1o_1492{left:95px;bottom:397px;letter-spacing:-0.17px;word-spacing:-0.71px;}
#t1p_1492{left:95px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1q_1492{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1r_1492{left:69px;bottom:337px;}
#t1s_1492{left:95px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1t_1492{left:95px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_1492{left:69px;bottom:297px;}
#t1v_1492{left:95px;bottom:301px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1w_1492{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1x_1492{left:69px;bottom:258px;}
#t1y_1492{left:95px;bottom:261px;letter-spacing:-0.11px;}
#t1z_1492{left:126px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t20_1492{left:95px;bottom:244px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t21_1492{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t22_1492{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t23_1492{left:95px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t24_1492{left:69px;bottom:168px;}
#t25_1492{left:95px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t26_1492{left:95px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t27_1492{left:69px;bottom:128px;}
#t28_1492{left:95px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t29_1492{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_1492{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1492{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1492{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1492{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1492{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1492{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1492{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1492" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1492Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1492" style="-webkit-user-select: none;"><object width="935" height="1210" data="1492/1492.svg" type="image/svg+xml" id="pdf1492" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1492" class="t s1_1492">A-6 </span><span id="t2_1492" class="t s1_1492">Vol. 3D </span>
<span id="t3_1492" class="t s2_1492">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_1492" class="t s3_1492">• </span><span id="t5_1492" class="t s4_1492">Bits 63:32 indicate the allowed 1-settings of these controls. VM entry fails if bit X is 1 in the VM-entry controls </span>
<span id="t6_1492" class="t s4_1492">and bit 32+X is 0 in this MSR. </span>
<span id="t7_1492" class="t s4_1492">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_ENTRY_CTLS MSR (index 490H) reports </span>
<span id="t8_1492" class="t s4_1492">on the allowed settings of </span><span id="t9_1492" class="t s5_1492">all </span><span id="ta_1492" class="t s4_1492">of the VM-entry controls: </span>
<span id="tb_1492" class="t s3_1492">• </span><span id="tc_1492" class="t s4_1492">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X to be 0 if bit X in the MSR </span>
<span id="td_1492" class="t s4_1492">is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. There are no exceptions. </span>
<span id="te_1492" class="t s3_1492">• </span><span id="tf_1492" class="t s4_1492">Bits </span><span id="tg_1492" class="t s4_1492">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="th_1492" class="t s4_1492">entry allows control 32+X to be 1 if bit X in the </span>
<span id="ti_1492" class="t s4_1492">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="tj_1492" class="t s4_1492">It is necessary for software to consult only one of the capability MSRs to determine the allowed settings of the </span>
<span id="tk_1492" class="t s4_1492">VM-entry controls: </span>
<span id="tl_1492" class="t s3_1492">• </span><span id="tm_1492" class="t s4_1492">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, all information about the allowed settings of the VM-entry </span>
<span id="tn_1492" class="t s4_1492">controls is contained in the IA32_VMX_ENTRY_CTLS MSR. (The IA32_VMX_TRUE_ENTRY_CTLS MSR is not </span>
<span id="to_1492" class="t s4_1492">supported.) </span>
<span id="tp_1492" class="t s3_1492">• </span><span id="tq_1492" class="t s4_1492">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, all information about the allowed settings of the VM-entry </span>
<span id="tr_1492" class="t s4_1492">controls is contained in the IA32_VMX_TRUE_ENTRY_CTLS MSR. Assuming that software knows that the </span>
<span id="ts_1492" class="t s4_1492">default1 class of VM-entry controls contains bits 0–8 and 12, there is no need for software to consult the </span>
<span id="tt_1492" class="t s4_1492">IA32_VMX_ENTRY_CTLS MSR. </span>
<span id="tu_1492" class="t s6_1492">A.6 </span><span id="tv_1492" class="t s6_1492">MISCELLANEOUS DATA </span>
<span id="tw_1492" class="t s4_1492">The IA32_VMX_MISC MSR (index 485H) consists of the following fields: </span>
<span id="tx_1492" class="t s3_1492">• </span><span id="ty_1492" class="t s4_1492">Bits </span><span id="tz_1492" class="t s4_1492">4:0 report a value </span><span id="t10_1492" class="t s4_1492">X that specifies the relationship between the rate of the VMX-preemption timer and that </span>
<span id="t11_1492" class="t s4_1492">of the timestamp counter (TSC). Specifically, the VMX-preemption timer (if it is active) counts down by 1 every </span>
<span id="t12_1492" class="t s4_1492">time bit X in the TSC changes due to a TSC increment. </span>
<span id="t13_1492" class="t s3_1492">• </span><span id="t14_1492" class="t s4_1492">If bit </span><span id="t15_1492" class="t s4_1492">5 is read as 1, VM </span><span id="t16_1492" class="t s4_1492">exits store the value of IA32_EFER.LMA into the “IA-32e mode guest” VM-entry control; </span>
<span id="t17_1492" class="t s4_1492">see Section 28.2 for more details. This bit is read as 1 on any logical processor that supports the 1-setting of </span>
<span id="t18_1492" class="t s4_1492">the “unrestricted guest” VM-execution control. </span>
<span id="t19_1492" class="t s3_1492">• </span><span id="t1a_1492" class="t s4_1492">Bits 8:6 report, as a bitmap, the activity states supported by the implementation: </span>
<span id="t1b_1492" class="t s4_1492">— </span><span id="t1c_1492" class="t s4_1492">Bit 6 reports (if set) the support for activity state 1 (HLT). </span>
<span id="t1d_1492" class="t s4_1492">— </span><span id="t1e_1492" class="t s4_1492">Bit 7 reports (if set) the support for activity state 2 (shutdown). </span>
<span id="t1f_1492" class="t s4_1492">— </span><span id="t1g_1492" class="t s4_1492">Bit 8 reports (if set) the support for activity state 3 (wait-for-SIPI). </span>
<span id="t1h_1492" class="t s4_1492">If an activity state is not supported, the implementation causes a VM </span><span id="t1i_1492" class="t s4_1492">entry to fail if it attempts to establish that </span>
<span id="t1j_1492" class="t s4_1492">activity state. All implementations support VM entry to activity state 0 (active). </span>
<span id="t1k_1492" class="t s3_1492">• </span><span id="t1l_1492" class="t s4_1492">If bit 14 is read as 1, Intel </span>
<span id="t1m_1492" class="t s7_1492">® </span>
<span id="t1n_1492" class="t s4_1492">Processor Trace (Intel PT) can be used in VMX operation. If the processor supports </span>
<span id="t1o_1492" class="t s4_1492">Intel PT but does not allow it to be used in VMX operation, execution of VMXON clears IA32_RTIT_CTL.TraceEn </span>
<span id="t1p_1492" class="t s4_1492">(see “VMXON—Enter VMX Operation” in Chapter 31); any attempt to write IA32_RTIT_CTL while in VMX </span>
<span id="t1q_1492" class="t s4_1492">operation (including VMX root operation) causes a general-protection exception. </span>
<span id="t1r_1492" class="t s3_1492">• </span><span id="t1s_1492" class="t s4_1492">If bit 15 is read as 1, the RDMSR instruction can be used in system-management mode (SMM) to read the </span>
<span id="t1t_1492" class="t s4_1492">IA32_SMBASE MSR (MSR address 9EH). See Section 32.15.6.3. </span>
<span id="t1u_1492" class="t s3_1492">• </span><span id="t1v_1492" class="t s4_1492">Bits 24:16 indicate the number of CR3-target values supported by the processor. This number is a value </span>
<span id="t1w_1492" class="t s4_1492">between 0 and 256, inclusive (bit 24 is set if and only if bits 23:16 are clear). </span>
<span id="t1x_1492" class="t s3_1492">• </span><span id="t1y_1492" class="t s4_1492">Bits </span><span id="t1z_1492" class="t s4_1492">27:25 is used to compute the recommended maximum number of MSRs that should appear in the VM-exit </span>
<span id="t20_1492" class="t s4_1492">MSR-store list, the VM-exit MSR-load list, or the VM-entry MSR-load list. Specifically, if the value bits 27:25 of </span>
<span id="t21_1492" class="t s4_1492">IA32_VMX_MISC is N, then 512 * (N + 1) is the recommended maximum number of MSRs to be included in </span>
<span id="t22_1492" class="t s4_1492">each list. If the limit is exceeded, undefined processor behavior may result (including a machine check during </span>
<span id="t23_1492" class="t s4_1492">the VMX transition). </span>
<span id="t24_1492" class="t s3_1492">• </span><span id="t25_1492" class="t s4_1492">If bit 28 is read as 1, bit 2 of the IA32_SMM_MONITOR_CTL can be set to 1. VMXOFF unblocks SMIs unless </span>
<span id="t26_1492" class="t s4_1492">IA32_SMM_MONITOR_CTL[bit 2] is 1 (see Section 32.14.4). </span>
<span id="t27_1492" class="t s3_1492">• </span><span id="t28_1492" class="t s4_1492">If bit 29 is read as 1, software can use VMWRITE to write to any supported field in the VMCS; otherwise, </span>
<span id="t29_1492" class="t s4_1492">VMWRITE cannot be used to modify VM-exit information fields. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
