// Seed: 1017403348
`timescale 1 ps / 1ps
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input logic id_10
    , id_11,
    input id_12,
    input reg id_13,
    input id_14,
    input logic id_15,
    input id_16,
    input logic id_17,
    input id_18,
    input id_19,
    input id_20,
    output logic id_21,
    output logic id_22
);
  assign id_6 = 1;
  logic id_23;
  logic id_24;
  always @(id_5 or posedge 1) begin
    id_13 <= id_2;
  end
endmodule
