<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1445' type='llvm::SDValue llvm::SelectionDAG::CreateStackTemporary(llvm::EVT VT, unsigned int minAlign = 1)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1443'>/// Create a stack temporary, suitable for holding the specified value type.
  /// If minAlign is specified, the slot size will have at least that alignment.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='370' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize30PerformInsertVectorEltInMemoryEN4llvm7SDValueES2_S2_RKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1340' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize35ExpandExtractFromVectorThroughStackEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1380' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize32ExpandInsertToVectorThroughStackEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1406' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize29ExpandVectorBuildThroughStackEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1791' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16EmitStackConvertEN4llvm7SDValueENS1_3EVTES3_RKNS1_5SDLocES2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1830' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize22ExpandSCALAR_TO_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2248' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize19ExpandDivRemLibCallEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2340' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize19ExpandSinCosLibCallEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2348' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize19ExpandSinCosLibCallEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2387' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize20ExpandLegalINT_TO_FPEbN4llvm7SDValueENS1_3EVTERKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='3331' u='c' c='_ZN4llvm16DAGTypeLegalizer18ExpandIntRes_XMULOEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='165' u='c' c='_ZN4llvm16DAGTypeLegalizer17ExpandRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1165' u='c' c='_ZN4llvm16DAGTypeLegalizer28SplitVecRes_INSERT_SUBVECTOREPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1459' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_INSERT_VECTOR_ELTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2203' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecOp_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1990' ll='1999' type='llvm::SDValue llvm::SelectionDAG::CreateStackTemporary(llvm::EVT VT, unsigned int minAlign = 1)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/StatepointLowering.cpp' l='125' u='c' c='_ZN4llvm23StatepointLoweringState17allocateStackSlotENS_3EVTERNS_19SelectionDAGBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5301' u='c' c='_ZNK4llvm14TargetLowering19expandUnalignedLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5491' u='c' c='_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7219' u='c' c='_ZNK4llvm17PPCTargetLowering22LowerFP_TO_INTForReuseENS_7SDValueERNS0_13ReuseLoadInfoERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1473' u='c' c='_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='971' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel17PreprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3762' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18257' u='c' c='_ZNK4llvm17X86TargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24758' u='c' c='_ZNK4llvm17X86TargetLowering17LowerWin64_i128OPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27811' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
