# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:30 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs_valid index[0] index[1] index[2] index_valid

.latch        n76 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n81 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n86 control.tehb.dataReg[0]  0
.latch        n91 control.tehb.dataReg[1]  0
.latch        n96 control.tehb.dataReg[2]  0
.latch       n101 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n57
01 1
.names control.tehb.control.fullReg new_n57 ins_ready[1]
01 1
.names ins_valid[0] new_n57 new_n59
00 1
.names ins_valid[2] new_n59 new_n60
11 1
.names control.tehb.control.fullReg new_n60 ins_ready[2]
01 1
.names ins_valid[3] new_n59 new_n62
11 1
.names new_n60 new_n62 new_n63
01 1
.names control.tehb.control.fullReg new_n63 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n65
11 1
.names new_n57 new_n63 new_n66
00 1
.names control.tehb.control.fullReg new_n66 new_n67
00 1
.names new_n65 new_n67 index[0]
00 0
.names ins[0] index[0] new_n69
10 1
.names ins[4] index[0] new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n72
11 1
.names new_n60 new_n63 new_n73
00 1
.names control.tehb.control.fullReg new_n73 new_n74
00 1
.names new_n72 new_n74 index[1]
00 0
.names new_n71 index[1] new_n76_1
00 1
.names ins[8] index[0] new_n77
10 1
.names ins[12] index[0] new_n78
11 1
.names new_n77 new_n78 new_n79
00 1
.names index[1] new_n79 new_n80
10 1
.names new_n76_1 new_n80 new_n81_1
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n81_1 index[2] outs[0]
00 1
.names ins[1] index[0] new_n84
10 1
.names ins[5] index[0] new_n85
11 1
.names new_n84 new_n85 new_n86_1
00 1
.names index[1] new_n86_1 new_n87
00 1
.names ins[9] index[0] new_n88
10 1
.names ins[13] index[0] new_n89
11 1
.names new_n88 new_n89 new_n90
00 1
.names index[1] new_n90 new_n91_1
10 1
.names new_n87 new_n91_1 new_n92
00 1
.names index[2] new_n92 outs[1]
00 1
.names ins[2] index[0] new_n94
10 1
.names ins[6] index[0] new_n95
11 1
.names new_n94 new_n95 new_n96_1
00 1
.names index[1] new_n96_1 new_n97
00 1
.names ins[10] index[0] new_n98
10 1
.names ins[14] index[0] new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names index[1] new_n100 new_n101_1
10 1
.names new_n97 new_n101_1 new_n102
00 1
.names index[2] new_n102 outs[2]
00 1
.names ins[3] index[0] new_n104
10 1
.names ins[7] index[0] new_n105
11 1
.names new_n104 new_n105 new_n106
00 1
.names index[1] new_n106 new_n107
00 1
.names ins[11] index[0] new_n108
10 1
.names ins[15] index[0] new_n109
11 1
.names new_n108 new_n109 new_n110
00 1
.names index[1] new_n110 new_n111
10 1
.names new_n107 new_n111 new_n112
00 1
.names index[2] new_n112 outs[3]
00 1
.names new_n59 new_n73 new_n114
11 1
.names control.tehb.control.fullReg new_n114 new_n115
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n115 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n115 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n118
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n119
01 1
.names new_n118 new_n119 new_n120
00 1
.names rst new_n120 new_n121
00 1
.names new_n115 new_n121 n101
01 1
.names new_n118 n101 n76
01 0
.names new_n119 n101 n81
01 0
.names control.tehb.control.fullReg new_n120 new_n125
00 1
.names new_n114 new_n125 new_n126
01 1
.names control.tehb.dataReg[0] new_n126 new_n127
10 1
.names new_n66 new_n126 new_n128
01 1
.names new_n127 new_n128 new_n129
00 1
.names rst new_n129 n86
00 1
.names control.tehb.dataReg[1] new_n126 new_n131
10 1
.names new_n73 new_n126 new_n132
01 1
.names new_n131 new_n132 new_n133
00 1
.names rst new_n133 n91
00 1
.names rst control.tehb.dataReg[2] new_n135
01 1
.names new_n126 new_n135 n96
01 1
.end
