https://github.com/vishnu-patil01/vishnu-patil01/blob/main/unnamed.png?raw=true
# Hi there ğŸ‘‹ I'm Vishnu Patil

ğŸ“ 2nd Year B.Tech (VLSI Design & Technology)  
ğŸ« Shah & Anchor Kutchhi Engineering College  
ğŸ“ Mumbai University  

ğŸ”§ Interests:
- Digital Electronics, VLSI Design
- HDL Programming (Verilog)
- Semiconductor Fabrication & Chip Design

ğŸ“˜ Check out my Verilog Projects Repo:  
â¡ï¸ [Verilog Practice](https://github.com/vishnu-patil01/verilog-practice)

ğŸ’¡ Learning:
- SystemVerilog
- Digital System Design
- FPGA Implementation (Next step!)

ğŸ“« Contact:
- [LinkedIn] ([https://linkedin.com](https://www.linkedin.com/in/vishnu-patil-617409330?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)) 
- GitHub: @vishnu-patil01
