# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../IFAT6_PCB.gen/sources_1/ip/frontpanel_ifat6/gateware/common" --include "../../../../IFAT6_PCB.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel" \
"../../../../IFAT6_PCB.srcs/sources_1/new/dac_fsm_moore.v" \
"../../../../IFAT6_PCB.srcs/sim_1/imports/new/dac_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
