INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/lang-vhdl-2021.1-rev1-xlnx_lab_files/training/concurrency/completed/KCU105/concurrency.srcs/sources_1/new/LED_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_manager'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/lang-vhdl-2021.1-rev1-xlnx_lab_files/training/concurrency/completed/KCU105/register8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab2/Using_Concurrent_Statements/Using_Concurrent_Statements.srcs/sim_1/new/LED_manager_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_manager_tb'
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab2/Using_Concurrent_Statements/Using_Concurrent_Statements.srcs/sim_1/new/LED_manager_tb.vhd:90]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab2/Using_Concurrent_Statements/Using_Concurrent_Statements.srcs/sim_1/new/LED_manager_tb.vhd:91]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab2/Using_Concurrent_Statements/Using_Concurrent_Statements.srcs/sim_1/new/LED_manager_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/xilinx_book_labs/lab2/Using_Concurrent_Statements/Using_Concurrent_Statements.srcs/sim_1/new/LED_manager_tb.vhd' ignored due to errors
