// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/05/2025 22:36:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module riscv (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \S.START~feeder_combout ;
wire \KEY[3]~input_o ;
wire \S.START~q ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \NS.RENDER_DONE~0_combout ;
wire \S.RENDER_DONE~q ;
wire \Selector2~0_combout ;
wire \S.WAIT_INPUT~q ;
wire \NS.DECR~0_combout ;
wire \S.DECR~q ;
wire \NS.INCR~0_combout ;
wire \S.INCR~q ;
wire \Selector3~0_combout ;
wire \S.WAIT_INCR~q ;
wire \Selector5~0_combout ;
wire \Selector4~0_combout ;
wire \S.WAIT_DECR~q ;
wire \Selector0~0_combout ;
wire \S.START_RENDER~q ;
wire \Selector6~0_combout ;
wire \rr_start~q ;
wire \rr|S.START~0_combout ;
wire \reset_renderer~q ;
wire \LEDR~2_combout ;
wire \Selector5~1_combout ;
wire \reset_renderer~DUPLICATE_q ;
wire \rr_rst~combout ;
wire \rr|S.START~q ;
wire \rr|Add5~13_sumout ;
wire \rr|Selector79~0_combout ;
wire \rr|NS.ADJ_ASCII_ADDR~0_combout ;
wire \rr|S.ADJ_ASCII_ADDR~DUPLICATE_q ;
wire \rr|S.INCR~DUPLICATE_q ;
wire \rr|WideOr14~0_combout ;
wire \rr|WideOr19~combout ;
wire \rr|Add5~14 ;
wire \rr|Add5~9_sumout ;
wire \rr|Selector78~0_combout ;
wire \rr|val_count[1]~DUPLICATE_q ;
wire \rr|Add5~10 ;
wire \rr|Add5~5_sumout ;
wire \rr|Selector77~0_combout ;
wire \rr|val_count[2]~DUPLICATE_q ;
wire \rr|Add5~6 ;
wire \rr|Add5~1_sumout ;
wire \rr|Selector76~0_combout ;
wire \rr|Add5~2 ;
wire \rr|Add5~29_sumout ;
wire \rr|Selector75~0_combout ;
wire \rr|Add5~30 ;
wire \rr|Add5~25_sumout ;
wire \rr|Selector74~0_combout ;
wire \rr|Add5~26 ;
wire \rr|Add5~21_sumout ;
wire \rr|Selector73~0_combout ;
wire \rr|Add5~22 ;
wire \rr|Add5~17_sumout ;
wire \rr|Selector72~0_combout ;
wire \rr|LessThan3~0_combout ;
wire \rr|LessThan3~1_combout ;
wire \rr|NS.VAL_UPDATE~0_combout ;
wire \rr|S.VAL_UPDATE~q ;
wire \rr|NS~0_combout ;
wire \rr|S.READ_VAL~DUPLICATE_q ;
wire \rr|S.WRITE_VAL~q ;
wire \rr|NS.INCR~0_combout ;
wire \rr|S.INCR~q ;
wire \rr|Add6~29_sumout ;
wire \rr|WideNor1~0_combout ;
wire \rr|WideOr20~combout ;
wire \rr|Selector87~0_combout ;
wire \rr|Add6~30 ;
wire \rr|Add6~25_sumout ;
wire \rr|Selector86~0_combout ;
wire \rr|Add6~26 ;
wire \rr|Add6~21_sumout ;
wire \rr|Selector85~0_combout ;
wire \rr|Add6~22 ;
wire \rr|Add6~9_sumout ;
wire \rr|Selector84~0_combout ;
wire \rr|Add6~10 ;
wire \rr|Add6~5_sumout ;
wire \rr|Selector83~0_combout ;
wire \rr|Add6~6 ;
wire \rr|Add6~17_sumout ;
wire \rr|Selector82~0_combout ;
wire \rr|Add6~18 ;
wire \rr|Add6~13_sumout ;
wire \rr|Selector81~0_combout ;
wire \rr|mem_count[6]~DUPLICATE_q ;
wire \rr|Add6~14 ;
wire \rr|Add6~1_sumout ;
wire \rr|Selector80~0_combout ;
wire \rr|LessThan1~0_combout ;
wire \rr|Selector2~0_combout ;
wire \rr|S.READ_ADDR~q ;
wire \rr|S.WRITE_ADDR~q ;
wire \rr|S.ADJ_ASCII_ADDR~q ;
wire \rr|WideOr18~combout ;
wire \rr|Add4~13_sumout ;
wire \rr|Selector71~0_combout ;
wire \rr|Add4~14 ;
wire \rr|Add4~9_sumout ;
wire \rr|Selector70~0_combout ;
wire \rr|Add4~10 ;
wire \rr|Add4~5_sumout ;
wire \rr|Selector69~0_combout ;
wire \rr|Add4~6 ;
wire \rr|Add4~1_sumout ;
wire \rr|Selector68~0_combout ;
wire \rr|Add4~2 ;
wire \rr|Add4~29_sumout ;
wire \rr|Selector67~0_combout ;
wire \rr|Add4~30 ;
wire \rr|Add4~25_sumout ;
wire \rr|Selector66~0_combout ;
wire \rr|Add4~26 ;
wire \rr|Add4~21_sumout ;
wire \rr|Selector65~0_combout ;
wire \rr|Add4~22 ;
wire \rr|Add4~17_sumout ;
wire \rr|Selector64~0_combout ;
wire \rr|LessThan2~0_combout ;
wire \rr|LessThan2~1_combout ;
wire \rr|NS.ADDR_UPDATE~0_combout ;
wire \rr|S.ADDR_UPDATE~q ;
wire \rr|WideOr17~combout ;
wire \rr|bg_str_count[6]~DUPLICATE_q ;
wire \rr|S.WRITE_BG~q ;
wire \rr|Add1~17_sumout ;
wire \rr|Selector63~0_combout ;
wire \rr|bg_str_count[0]~DUPLICATE_q ;
wire \rr|Add1~18 ;
wire \rr|Add1~13_sumout ;
wire \rr|Selector62~0_combout ;
wire \rr|bg_str_count[1]~DUPLICATE_q ;
wire \rr|Add1~14 ;
wire \rr|Add1~9_sumout ;
wire \rr|Selector61~0_combout ;
wire \rr|bg_str_count[2]~DUPLICATE_q ;
wire \rr|Add1~10 ;
wire \rr|Add1~5_sumout ;
wire \rr|Selector60~0_combout ;
wire \rr|bg_str_count[3]~DUPLICATE_q ;
wire \rr|Add1~6 ;
wire \rr|Add1~1_sumout ;
wire \rr|Selector59~0_combout ;
wire \rr|bg_str_count[4]~DUPLICATE_q ;
wire \rr|Add1~2 ;
wire \rr|Add1~49_sumout ;
wire \rr|Selector58~0_combout ;
wire \rr|bg_str_count[5]~DUPLICATE_q ;
wire \rr|Add1~50 ;
wire \rr|Add1~25_sumout ;
wire \rr|Selector57~0_combout ;
wire \rr|WideOr5~0_combout ;
wire \rr|Add1~26 ;
wire \rr|Add1~33_sumout ;
wire \rr|Selector56~0_combout ;
wire \rr|bg_str_count[7]~DUPLICATE_q ;
wire \rr|Add1~34 ;
wire \rr|Add1~21_sumout ;
wire \rr|Selector55~0_combout ;
wire \rr|bg_str_count[8]~DUPLICATE_q ;
wire \rr|Add1~22 ;
wire \rr|Add1~45_sumout ;
wire \rr|Selector54~0_combout ;
wire \rr|bg_str_count[9]~DUPLICATE_q ;
wire \rr|Add1~46 ;
wire \rr|Add1~41_sumout ;
wire \rr|Selector53~0_combout ;
wire \rr|bg_str_count[10]~DUPLICATE_q ;
wire \rr|Add1~42 ;
wire \rr|Add1~37_sumout ;
wire \rr|Selector52~0_combout ;
wire \rr|bg_str_count[11]~DUPLICATE_q ;
wire \rr|Add1~38 ;
wire \rr|Add1~29_sumout ;
wire \rr|Selector51~0_combout ;
wire \rr|WideOr9~0_combout ;
wire \rr|LessThan0~0_combout ;
wire \rr|LessThan0~1_combout ;
wire \rr|NS.BG_UPDATE~0_combout ;
wire \rr|S.BG_UPDATE~q ;
wire \rr|Selector0~0_combout ;
wire \rr|S.WRITE_BG~DUPLICATE_q ;
wire \rr|Selector1~0_combout ;
wire \rr|S.INIT~q ;
wire \rr|S.DONE~0_combout ;
wire \rr|S.DONE~q ;
wire \rr|Selector50~0_combout ;
wire \rr|done~q ;
wire \Selector1~0_combout ;
wire \S.WAIT_RENDER~q ;
wire \WideOr2~combout ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire \controller|controller|clock|clk_25~0_combout ;
wire \controller|controller|clock|clk_25~q ;
wire \controller|controller|driver|Add1~13_sumout ;
wire \controller|controller|driver|vcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~2 ;
wire \controller|controller|driver|Add1~5_sumout ;
wire \controller|controller|driver|vcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~6 ;
wire \controller|controller|driver|Add1~17_sumout ;
wire \controller|controller|driver|vcount[7]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~18 ;
wire \controller|controller|driver|Add1~21_sumout ;
wire \controller|controller|driver|Equal5~0_combout ;
wire \controller|controller|driver|Equal4~0_combout ;
wire \controller|controller|driver|Selector5~0_combout ;
wire \controller|controller|driver|vs.VFRONT~DUPLICATE_q ;
wire \controller|controller|driver|Equal6~0_combout ;
wire \controller|controller|driver|Selector6~0_combout ;
wire \controller|controller|driver|vs.VSYNC~q ;
wire \controller|controller|driver|Equal6~1_combout ;
wire \controller|controller|driver|Selector7~0_combout ;
wire \controller|controller|driver|vs.VBACK~q ;
wire \controller|controller|driver|vcount[7]~0_combout ;
wire \controller|controller|driver|Add0~25_sumout ;
wire \controller|controller|driver|hcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~10 ;
wire \controller|controller|driver|Add0~17_sumout ;
wire \controller|controller|driver|hcount[6]~feeder_combout ;
wire \controller|controller|driver|hcount[8]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~18 ;
wire \controller|controller|driver|Add0~37_sumout ;
wire \controller|controller|driver|Add0~38 ;
wire \controller|controller|driver|Add0~33_sumout ;
wire \controller|controller|driver|Equal0~0_combout ;
wire \controller|controller|driver|Add0~34 ;
wire \controller|controller|driver|Add0~13_sumout ;
wire \controller|controller|driver|hcount[9]~feeder_combout ;
wire \controller|controller|driver|hcount[9]~DUPLICATE_q ;
wire \controller|controller|driver|Equal0~1_combout ;
wire \controller|controller|driver|Equal1~0_combout ;
wire \controller|controller|driver|Equal2~0_combout ;
wire \controller|controller|driver|Selector1~0_combout ;
wire \controller|controller|driver|hs.HFRONT~q ;
wire \controller|controller|driver|Selector2~0_combout ;
wire \controller|controller|driver|hs.HSYNC~q ;
wire \controller|controller|driver|Selector3~0_combout ;
wire \controller|controller|driver|hs.HBACK~q ;
wire \controller|controller|driver|Selector0~0_combout ;
wire \controller|controller|driver|hs.HDISP~q ;
wire \controller|controller|driver|hs.HBACK~DUPLICATE_q ;
wire \controller|controller|driver|hcount[3]~1_combout ;
wire \controller|controller|driver|hcount[3]~0_combout ;
wire \controller|controller|driver|hcount[0]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~26 ;
wire \controller|controller|driver|Add0~5_sumout ;
wire \controller|controller|driver|Add0~6 ;
wire \controller|controller|driver|Add0~1_sumout ;
wire \controller|controller|driver|Add0~2 ;
wire \controller|controller|driver|Add0~29_sumout ;
wire \controller|controller|driver|hcount[3]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~30 ;
wire \controller|controller|driver|Add0~21_sumout ;
wire \controller|controller|driver|hcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~22 ;
wire \controller|controller|driver|Add0~9_sumout ;
wire \controller|controller|driver|hcount[5]~DUPLICATE_q ;
wire \controller|controller|driver|Selector0~1_combout ;
wire \controller|controller|driver|vs.VFRONT~q ;
wire \controller|controller|driver|Equal5~1_combout ;
wire \controller|controller|driver|vcount[7]~2_combout ;
wire \controller|controller|driver|vcount[9]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~22 ;
wire \controller|controller|driver|Add1~25_sumout ;
wire \controller|controller|driver|Equal4~1_combout ;
wire \controller|controller|driver|Equal4~2_combout ;
wire \controller|controller|driver|vcount[7]~1_combout ;
wire \controller|controller|driver|Add1~14 ;
wire \controller|controller|driver|Add1~29_sumout ;
wire \controller|controller|driver|Add1~30 ;
wire \controller|controller|driver|Add1~37_sumout ;
wire \controller|controller|driver|Add1~38 ;
wire \controller|controller|driver|Add1~9_sumout ;
wire \controller|controller|driver|Add1~10 ;
wire \controller|controller|driver|Add1~33_sumout ;
wire \controller|controller|driver|Add1~34 ;
wire \controller|controller|driver|Add1~1_sumout ;
wire \controller|controller|driver|Equal7~0_combout ;
wire \controller|controller|driver|Selector4~0_combout ;
wire \controller|controller|driver|vs.VDISP~q ;
wire \controller|controller|driver|vblank~q ;
wire \controller|controller|driver|hblank~q ;
wire \controller|controller|driver|vga_blank~combout ;
wire \controller|controller|driver|y[0]~0_combout ;
wire \controller|controller|driver|y[1]~1_combout ;
wire \controller|controller|driver|y[2]~2_combout ;
wire \controller|controller|switch_buffer~q ;
wire \controller|WRITE_S.ITERATE~q ;
wire \controller|WRITE_S.DELAY~DUPLICATE_q ;
wire \controller|WideOr4~combout ;
wire \controller|Add1~1_sumout ;
wire \controller|Selector16~0_combout ;
wire \controller|Add1~2 ;
wire \controller|Add1~5_sumout ;
wire \controller|Selector15~0_combout ;
wire \controller|Add1~6 ;
wire \controller|Add1~9_sumout ;
wire \controller|Selector14~0_combout ;
wire \controller|address_count[2]~DUPLICATE_q ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Selector13~0_combout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|Selector12~0_combout ;
wire \controller|address_count[4]~DUPLICATE_q ;
wire \controller|Add1~18 ;
wire \controller|Add1~21_sumout ;
wire \controller|Selector11~0_combout ;
wire \controller|address_count[5]~DUPLICATE_q ;
wire \controller|Add1~22 ;
wire \controller|Add1~25_sumout ;
wire \controller|Selector10~0_combout ;
wire \controller|address_count[6]~DUPLICATE_q ;
wire \controller|Add1~26 ;
wire \controller|Add1~29_sumout ;
wire \controller|Selector9~0_combout ;
wire \controller|Add1~30 ;
wire \controller|Add1~33_sumout ;
wire \controller|Selector8~0_combout ;
wire \controller|Add1~34 ;
wire \controller|Add1~37_sumout ;
wire \controller|Selector7~0_combout ;
wire \controller|Add1~38 ;
wire \controller|Add1~41_sumout ;
wire \controller|Selector6~0_combout ;
wire \controller|Add1~42 ;
wire \controller|Add1~45_sumout ;
wire \controller|Selector5~0_combout ;
wire \controller|Add1~46 ;
wire \controller|Add1~49_sumout ;
wire \controller|Selector4~0_combout ;
wire \controller|address_count[10]~DUPLICATE_q ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Equal0~2_combout ;
wire \controller|Selector0~0_combout ;
wire \controller|WRITE_S.WRITE_DONE~q ;
wire \controller|Selector1~0_combout ;
wire \controller|WRITE_S.WAIT_SWITCH~q ;
wire \controller|WRITE_NS.WRITE_START~0_combout ;
wire \controller|WRITE_S.WRITE_START~q ;
wire \controller|WRITE_NS~0_combout ;
wire \controller|WRITE_S.CHECK~q ;
wire \controller|WideOr5~combout ;
wire \controller|Selector20~0_combout ;
wire \controller|Selector19~0_combout ;
wire \controller|delay_count[1]~DUPLICATE_q ;
wire \controller|Selector18~0_combout ;
wire \controller|Selector17~0_combout ;
wire \controller|WRITE_NS.ITERATE~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|WRITE_S.DELAY~q ;
wire \controller|WRITE_NS.ITERATE~1_combout ;
wire \controller|WRITE_S.ITERATE~DUPLICATE_q ;
wire \controller|Selector3~0_combout ;
wire \controller|Selector3~1_combout ;
wire \controller|vga_write_done~q ;
wire \controller|controller|SWITCH_S.RESET~q ;
wire \controller|controller|Selector2~0_combout ;
wire \controller|controller|driver|disp_done~0_combout ;
wire \controller|controller|driver|disp_done~q ;
wire \controller|controller|Selector0~1_combout ;
wire \controller|controller|SWITCH_S.WAIT_SIGNAL~q ;
wire \controller|vga_write_done~DUPLICATE_q ;
wire \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ;
wire \controller|controller|SWITCH_S.SWITCH_BUFFER~q ;
wire \controller|controller|Selector5~0_combout ;
wire \controller|controller|Selector4~0_combout ;
wire \controller|controller|Selector3~0_combout ;
wire \controller|controller|Selector0~0_combout ;
wire \controller|controller|Selector1~0_combout ;
wire \controller|controller|SWITCH_S.DELAY~q ;
wire \controller|controller|Selector6~0_combout ;
wire \controller|controller|switch_buffer~DUPLICATE_q ;
wire \controller|controller|buffer|Selector0~0_combout ;
wire \controller|controller|buffer|S.B1_DISP_B2_WRITE~q ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ;
wire \controller|controller|buffer|Selector61~0_combout ;
wire \controller|controller|buffer|wren_2~q ;
wire \rr|ascii_input~0_combout ;
wire \rr|Selector4~0_combout ;
wire \rr|ascii_write_en~q ;
wire \rr|WideOr4~41_combout ;
wire \rr|WideOr4~40_combout ;
wire \rr|WideOr4~58_combout ;
wire \rr|WideOr4~42_combout ;
wire \rr|WideOr4~35_combout ;
wire \rr|WideOr4~37_combout ;
wire \rr|WideOr4~38_combout ;
wire \rr|WideOr4~36_combout ;
wire \rr|WideOr4~39_combout ;
wire \rr|WideOr4~43_combout ;
wire \rr|WideOr4~12_combout ;
wire \rr|WideOr9~1_combout ;
wire \rr|WideOr4~11_combout ;
wire \rr|WideOr4~10_combout ;
wire \rr|WideOr4~16_combout ;
wire \rr|WideOr4~8_combout ;
wire \rr|WideOr4~9_combout ;
wire \rr|WideOr8~0_combout ;
wire \rr|WideOr4~13_combout ;
wire \rr|WideOr4~18_combout ;
wire \rr|WideOr4~17_combout ;
wire \rr|WideOr4~19_combout ;
wire \rr|WideOr4~14_combout ;
wire \rr|WideOr4~15_combout ;
wire \rr|WideOr4~20_combout ;
wire \rr|WideOr4~5_combout ;
wire \rr|WideOr4~2_combout ;
wire \rr|WideOr4~1_combout ;
wire \rr|WideOr4~0_combout ;
wire \rr|WideOr4~3_combout ;
wire \rr|WideOr4~4_combout ;
wire \rr|WideOr4~6_combout ;
wire \rr|WideOr4~7_combout ;
wire \rr|WideOr4~67_combout ;
wire \rr|WideOr4~22_combout ;
wire \rr|WideOr4~27_combout ;
wire \rr|WideOr4~21_combout ;
wire \rr|WideOr4~23_combout ;
wire \rr|WideOr4~24_combout ;
wire \rr|WideOr4~25_combout ;
wire \rr|WideOr4~26_combout ;
wire \rr|WideOr4~63_combout ;
wire \rr|WideOr4~30_combout ;
wire \rr|WideOr4~56_combout ;
wire \rr|WideOr4~28_combout ;
wire \rr|WideOr4~29_combout ;
wire \rr|WideOr4~55_combout ;
wire \rr|WideOr4~31_combout ;
wire \rr|WideOr4~54_combout ;
wire \rr|WideOr4~59_combout ;
wire \rr|WideOr4~33_combout ;
wire \rr|WideOr4~34_combout ;
wire \rr|WideOr4~52_combout ;
wire \rr|WideOr4~57_combout ;
wire \rr|WideOr4~53_combout ;
wire \rr|WideOr4~49_combout ;
wire \rr|WideOr4~50_combout ;
wire \rr|WideOr4~46_combout ;
wire \rr|WideOr4~47_combout ;
wire \rr|WideOr4~45_combout ;
wire \rr|WideOr4~44_combout ;
wire \rr|WideOr4~48_combout ;
wire \rr|WideOr4~51_combout ;
wire \rr|Equal0~1_combout ;
wire \rr|Equal0~0_combout ;
wire \rr|Equal0~2_combout ;
wire \rr|Add2~33_sumout ;
wire \rr|curr_addr~2_combout ;
wire \rr|curr_addr[4]~0_combout ;
wire \rr|Add2~34 ;
wire \rr|Add2~53_sumout ;
wire \rr|curr_addr~4_combout ;
wire \rr|Add2~54 ;
wire \rr|Add2~5_sumout ;
wire \rr|curr_addr~1_combout ;
wire \rr|Add2~6 ;
wire \rr|Add2~21_sumout ;
wire \WideOr10~combout ;
wire \curr_rend_mem_addr[5]~DUPLICATE_q ;
wire \Add0~17_sumout ;
wire \rr|Add2~22 ;
wire \rr|Add2~37_sumout ;
wire \Add0~18 ;
wire \Add0~29_sumout ;
wire \rr|Add2~38 ;
wire \rr|Add2~57_sumout ;
wire \Add0~30 ;
wire \Add0~41_sumout ;
wire \rr|Add2~58 ;
wire \rr|Add2~1_sumout ;
wire \curr_rend_mem_addr[8]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~1_sumout ;
wire \rr|Add2~2 ;
wire \rr|Add2~17_sumout ;
wire \Add0~2 ;
wire \Add0~13_sumout ;
wire \curr_rend_mem_addr[9]~DUPLICATE_q ;
wire \rr|Add2~18 ;
wire \rr|Add2~41_sumout ;
wire \curr_rend_mem_addr[10]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~33_sumout ;
wire \rr|Add2~42 ;
wire \rr|Add2~61_sumout ;
wire \Add0~34 ;
wire \Add0~45_sumout ;
wire \rr|Add2~62 ;
wire \rr|Add2~9_sumout ;
wire \curr_rend_mem_addr[12]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~5_sumout ;
wire \rr|Add2~10 ;
wire \rr|Add2~25_sumout ;
wire \curr_rend_mem_addr[13]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~21_sumout ;
wire \rr|Selector90~0_combout ;
wire \rr|Add2~26 ;
wire \rr|Add2~45_sumout ;
wire \Add0~22 ;
wire \Add0~37_sumout ;
wire \rr|Add2~46 ;
wire \rr|Add2~65_sumout ;
wire \Add0~38 ;
wire \Add0~49_sumout ;
wire \rr|Add2~66 ;
wire \rr|Add2~13_sumout ;
wire \curr_rend_mem_addr[16]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~9_sumout ;
wire \rr|Add2~14 ;
wire \rr|Add2~29_sumout ;
wire \Add0~10 ;
wire \Add0~25_sumout ;
wire \curr_rend_mem_addr[17]~DUPLICATE_q ;
wire \~GND~combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a9 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a1 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a13 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a5 ;
wire \rr|val_count[0]~DUPLICATE_q ;
wire \rr|Selector90~1_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a17 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a21 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a25 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a29 ;
wire \rr|Selector90~2_combout ;
wire \rr|nibble[1]~0_combout ;
wire \rr|Selector90~3_combout ;
wire \rr|nibble[0]~1_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a6 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a14 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a10 ;
wire \rr|Selector89~1_combout ;
wire \rr|S.READ_VAL~q ;
wire \dm|altsyncram_component|auto_generated|ram_block1a30 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a26 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a22 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a18 ;
wire \rr|Selector89~0_combout ;
wire \rr|Add2~30 ;
wire \rr|Add2~49_sumout ;
wire \rr|curr_addr~3_combout ;
wire \rr|Selector89~2_combout ;
wire \rr|Selector89~3_combout ;
wire \rr|Selector89~4_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a7 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a3 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a11 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a15 ;
wire \rr|Selector88~3_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a31 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a27 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a23 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rr|Selector88~2_combout ;
wire \rr|Add2~50 ;
wire \rr|Add2~69_sumout ;
wire \rr|curr_addr~5_combout ;
wire \rr|Selector88~0_combout ;
wire \rr|Selector88~1_combout ;
wire \rr|Selector88~4_combout ;
wire \rr|Selector91~0_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a20 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a28 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a16 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a24 ;
wire \rr|Selector91~2_combout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a4 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a12 ;
wire \dm|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dm|altsyncram_component|auto_generated|ram_block1a8 ;
wire \rr|Selector91~1_combout ;
wire \rr|Selector91~3_combout ;
wire \rr|Selector12~1_combout ;
wire \rr|Selector12~2_combout ;
wire \rr|Selector12~0_combout ;
wire \rr|WideOr15~combout ;
wire \rr|Equal2~0_combout ;
wire \rr|Equal1~1_combout ;
wire \rr|Equal3~0_combout ;
wire \rr|Equal1~0_combout ;
wire \rr|Selector49~0_combout ;
wire \rr|Add0~1_sumout ;
wire \rr|Selector49~1_combout ;
wire \rr|Selector49~2_combout ;
wire \rr|Selector48~0_combout ;
wire \rr|Add3~1_sumout ;
wire \rr|Add0~2 ;
wire \rr|Add0~5_sumout ;
wire \rr|Selector48~1_combout ;
wire \rr|Selector47~0_combout ;
wire \rr|Add3~2 ;
wire \rr|Add3~5_sumout ;
wire \rr|Add0~6 ;
wire \rr|Add0~9_sumout ;
wire \rr|Selector47~1_combout ;
wire \rr|Add3~6 ;
wire \rr|Add3~9_sumout ;
wire \rr|Add0~10 ;
wire \rr|Add0~13_sumout ;
wire \rr|Selector46~0_combout ;
wire \rr|ascii_write_address[3]~DUPLICATE_q ;
wire \rr|Add3~10 ;
wire \rr|Add3~13_sumout ;
wire \rr|Add0~14 ;
wire \rr|Add0~17_sumout ;
wire \rr|Selector45~0_combout ;
wire \rr|ascii_write_address[4]~DUPLICATE_q ;
wire \rr|Add0~18 ;
wire \rr|Add0~21_sumout ;
wire \rr|Add3~14 ;
wire \rr|Add3~17_sumout ;
wire \rr|Selector44~0_combout ;
wire \rr|Selector42~0_combout ;
wire \rr|Add3~18 ;
wire \rr|Add3~21_sumout ;
wire \rr|Add0~22 ;
wire \rr|Add0~25_sumout ;
wire \rr|Selector43~0_combout ;
wire \rr|Add3~22 ;
wire \rr|Add3~25_sumout ;
wire \rr|Add0~26 ;
wire \rr|Add0~29_sumout ;
wire \rr|Selector42~1_combout ;
wire \rr|Add3~26 ;
wire \rr|Add3~29_sumout ;
wire \rr|Add0~30 ;
wire \rr|Add0~33_sumout ;
wire \rr|Selector41~0_combout ;
wire \rr|Add3~30 ;
wire \rr|Add3~33_sumout ;
wire \rr|Add0~34 ;
wire \rr|Add0~37_sumout ;
wire \rr|Selector40~0_combout ;
wire \rr|ascii_write_address[9]~DUPLICATE_q ;
wire \rr|Add3~34 ;
wire \rr|Add3~37_sumout ;
wire \rr|Add0~38 ;
wire \rr|Add0~41_sumout ;
wire \rr|Selector39~0_combout ;
wire \rr|ascii_write_address[10]~DUPLICATE_q ;
wire \rr|Add3~38 ;
wire \rr|Add3~41_sumout ;
wire \rr|Add0~42 ;
wire \rr|Add0~45_sumout ;
wire \rr|Selector38~0_combout ;
wire \rr|Add3~42 ;
wire \rr|Add3~45_sumout ;
wire \rr|Add0~46 ;
wire \rr|Add0~49_sumout ;
wire \rr|Selector37~0_combout ;
wire \rr|ascii_write_address[12]~DUPLICATE_q ;
wire \controller|address_count[8]~DUPLICATE_q ;
wire \controller|address_count[9]~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_2[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_2[0]~0_combout ;
wire \controller|controller|driver|x[3]~2_combout ;
wire \controller|controller|buffer|address_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[0]~0_combout ;
wire \controller|controller|driver|x[4]~3_combout ;
wire \controller|controller|buffer|address_2[1]~feeder_combout ;
wire \controller|controller|driver|x[5]~4_combout ;
wire \controller|controller|buffer|address_2[2]~feeder_combout ;
wire \controller|controller|driver|x[6]~5_combout ;
wire \controller|controller|buffer|address_2[3]~feeder_combout ;
wire \controller|controller|driver|hcount[7]~DUPLICATE_q ;
wire \controller|controller|Add0~1_sumout ;
wire \controller|controller|Add0~2 ;
wire \controller|controller|Add0~5_sumout ;
wire \controller|controller|Add1~1_sumout ;
wire \controller|controller|Add0~6 ;
wire \controller|controller|Add0~9_sumout ;
wire \controller|controller|Add1~2 ;
wire \controller|controller|Add1~5_sumout ;
wire \controller|controller|Add0~10 ;
wire \controller|controller|Add0~13_sumout ;
wire \controller|controller|Add1~6 ;
wire \controller|controller|Add1~9_sumout ;
wire \controller|controller|Add0~14 ;
wire \controller|controller|Add0~17_sumout ;
wire \controller|controller|Add1~10 ;
wire \controller|controller|Add1~13_sumout ;
wire \controller|controller|Add0~18 ;
wire \controller|controller|Add0~21_sumout ;
wire \controller|controller|Add1~14 ;
wire \controller|controller|Add1~17_sumout ;
wire \controller|controller|Add0~22 ;
wire \controller|controller|Add0~25_sumout ;
wire \controller|controller|Add1~18 ;
wire \controller|controller|Add1~21_sumout ;
wire \controller|controller|Add0~26 ;
wire \controller|controller|Add0~29_sumout ;
wire \controller|controller|Add0~30 ;
wire \controller|controller|Add0~33_sumout ;
wire \controller|controller|buffer|read_data[24]~feeder_combout ;
wire \controller|controller|buffer|wren_1~feeder_combout ;
wire \controller|controller|buffer|Selector47~0_combout ;
wire \controller|controller|buffer|wren_1~q ;
wire \controller|controller|buffer|data_in_1[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~0_combout ;
wire \controller|controller|buffer|address_1[0]~feeder_combout ;
wire \controller|controller|buffer|address_1[1]~feeder_combout ;
wire \controller|controller|buffer|address_1[2]~feeder_combout ;
wire \controller|controller|buffer|address_1[3]~feeder_combout ;
wire \controller|controller|buffer|address_1[4]~feeder_combout ;
wire \controller|controller|buffer|address_1[5]~feeder_combout ;
wire \controller|controller|buffer|address_1[6]~feeder_combout ;
wire \controller|controller|buffer|address_1[7]~feeder_combout ;
wire \controller|controller|buffer|address_1[8]~feeder_combout ;
wire \controller|controller|buffer|address_1[9]~feeder_combout ;
wire \controller|controller|buffer|address_1[10]~feeder_combout ;
wire \controller|controller|buffer|address_1[11]~feeder_combout ;
wire \controller|controller|buffer|address_1[12]~feeder_combout ;
wire \rr|hex|WideOr2~0_combout ;
wire \rr|WideOr5~9_combout ;
wire \rr|WideOr5~8_combout ;
wire \rr|WideOr5~20_combout ;
wire \rr|WideOr5~18_combout ;
wire \rr|WideOr5~19_combout ;
wire \rr|WideOr5~21_combout ;
wire \rr|WideOr5~22_combout ;
wire \rr|WideOr5~26_combout ;
wire \rr|WideOr5~1_combout ;
wire \rr|WideOr5~4_combout ;
wire \rr|WideOr5~23_combout ;
wire \rr|WideOr5~24_combout ;
wire \rr|WideOr5~2_combout ;
wire \rr|WideOr5~25_combout ;
wire \rr|WideOr5~27_combout ;
wire \rr|WideOr5~28_combout ;
wire \rr|WideOr5~29_combout ;
wire \rr|WideOr5~10_combout ;
wire \rr|WideOr5~34_combout ;
wire \rr|WideOr5~13_combout ;
wire \rr|WideOr5~15_combout ;
wire \rr|WideOr5~11_combout ;
wire \rr|WideOr5~16_combout ;
wire \rr|WideOr5~12_combout ;
wire \rr|WideOr5~14_combout ;
wire \rr|WideOr5~3_combout ;
wire \rr|WideOr5~5_combout ;
wire \rr|WideOr5~6_combout ;
wire \rr|WideOr5~7_combout ;
wire \rr|WideOr5~17_combout ;
wire \rr|WideOr5~30_combout ;
wire \rr|Selector11~0_combout ;
wire \controller|controller|buffer|data_in_2[25]~feeder_combout ;
wire \controller|controller|buffer|read_data[25]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[25]~feeder_combout ;
wire \rr|Selector10~1_combout ;
wire \rr|Selector10~2_combout ;
wire \rr|Selector10~0_combout ;
wire \controller|controller|buffer|data_in_2[26]~feeder_combout ;
wire \controller|controller|buffer|read_data[26]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[26]~feeder_combout ;
wire \rr|Selector8~0_combout ;
wire \rr|Selector9~6_combout ;
wire \rr|WideOr7~57_combout ;
wire \rr|WideOr7~55_combout ;
wire \rr|WideOr7~56_combout ;
wire \rr|WideOr7~58_combout ;
wire \rr|WideOr7~51_combout ;
wire \rr|WideOr7~53_combout ;
wire \rr|WideOr7~52_combout ;
wire \rr|WideOr7~54_combout ;
wire \rr|WideOr7~62_combout ;
wire \rr|WideOr7~63_combout ;
wire \rr|WideOr7~64_combout ;
wire \rr|WideOr4~32_combout ;
wire \rr|WideOr7~65_combout ;
wire \rr|WideOr7~66_combout ;
wire \rr|WideOr7~60_combout ;
wire \rr|WideOr7~59_combout ;
wire \rr|WideOr7~61_combout ;
wire \rr|WideOr7~67_combout ;
wire \rr|WideOr7~37_combout ;
wire \rr|WideOr7~36_combout ;
wire \rr|WideOr7~38_combout ;
wire \rr|WideOr7~71_combout ;
wire \rr|WideOr7~70_combout ;
wire \rr|WideOr7~72_combout ;
wire \rr|WideOr7~44_combout ;
wire \rr|WideOr7~43_combout ;
wire \rr|WideOr7~45_combout ;
wire \rr|WideOr7~40_combout ;
wire \rr|WideOr7~41_combout ;
wire \rr|WideOr7~39_combout ;
wire \rr|WideOr7~42_combout ;
wire \rr|WideOr7~46_combout ;
wire \rr|Selector9~9_combout ;
wire \rr|WideOr7~80_combout ;
wire \rr|WideOr7~81_combout ;
wire \rr|WideOr7~82_combout ;
wire \rr|WideOr7~34_combout ;
wire \rr|WideOr7~83_combout ;
wire \rr|WideOr7~84_combout ;
wire \rr|WideOr7~85_combout ;
wire \rr|WideOr7~35_combout ;
wire \rr|WideOr7~76_combout ;
wire \rr|WideOr7~48_combout ;
wire \rr|WideOr7~69_combout ;
wire \rr|WideOr7~49_combout ;
wire \rr|WideOr7~50_combout ;
wire \rr|WideOr7~47_combout ;
wire \rr|WideOr7~73_combout ;
wire \rr|WideOr7~74_combout ;
wire \rr|WideOr7~75_combout ;
wire \rr|Selector9~7_combout ;
wire \rr|Selector9~8_combout ;
wire \rr|Selector9~4_combout ;
wire \rr|WideOr7~33_combout ;
wire \rr|WideOr7~27_combout ;
wire \rr|Selector9~0_combout ;
wire \rr|WideOr7~28_combout ;
wire \rr|WideOr7~25_combout ;
wire \rr|WideOr7~26_combout ;
wire \rr|WideOr7~24_combout ;
wire \rr|WideOr7~32_combout ;
wire \rr|WideOr7~6_combout ;
wire \rr|WideOr7~7_combout ;
wire \rr|WideOr7~3_combout ;
wire \rr|Selector9~1_combout ;
wire \rr|Selector9~2_combout ;
wire \rr|WideOr7~16_combout ;
wire \rr|WideOr7~22_combout ;
wire \rr|WideOr7~21_combout ;
wire \rr|WideOr7~23_combout ;
wire \rr|WideOr7~18_combout ;
wire \rr|WideOr7~19_combout ;
wire \rr|WideOr7~20_combout ;
wire \rr|WideOr7~17_combout ;
wire \rr|WideOr7~86_combout ;
wire \rr|WideOr7~29_combout ;
wire \rr|WideOr7~30_combout ;
wire \rr|WideOr7~9_combout ;
wire \rr|WideOr7~10_combout ;
wire \rr|WideOr7~11_combout ;
wire \rr|WideOr7~12_combout ;
wire \rr|WideOr7~14_combout ;
wire \rr|WideOr7~13_combout ;
wire \rr|WideOr7~15_combout ;
wire \rr|WideOr7~8_combout ;
wire \rr|WideOr7~90_combout ;
wire \rr|WideOr7~2_combout ;
wire \rr|WideOr7~0_combout ;
wire \rr|WideOr7~1_combout ;
wire \rr|WideOr7~4_combout ;
wire \rr|WideOr7~5_combout ;
wire \rr|WideOr7~94_combout ;
wire \rr|WideOr7~31_combout ;
wire \rr|Selector9~3_combout ;
wire \rr|Selector9~5_combout ;
wire \controller|controller|buffer|data_in_2[27]~feeder_combout ;
wire \controller|controller|buffer|read_data[27]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[27]~feeder_combout ;
wire \rr|WideOr8~22_combout ;
wire \rr|WideOr8~24_combout ;
wire \rr|WideOr8~18_combout ;
wire \rr|WideOr8~19_combout ;
wire \rr|WideOr8~20_combout ;
wire \rr|WideOr8~17_combout ;
wire \rr|WideOr8~21_combout ;
wire \rr|WideOr8~23_combout ;
wire \rr|WideOr8~101_combout ;
wire \rr|WideOr8~92_combout ;
wire \rr|WideOr8~68_combout ;
wire \rr|WideOr8~67_combout ;
wire \rr|WideOr8~88_combout ;
wire \rr|WideOr8~89_combout ;
wire \rr|WideOr8~87_combout ;
wire \rr|WideOr8~90_combout ;
wire \rr|WideOr8~69_combout ;
wire \rr|WideOr8~91_combout ;
wire \rr|WideOr8~13_combout ;
wire \rr|WideOr8~109_combout ;
wire \rr|WideOr8~3_combout ;
wire \rr|WideOr8~4_combout ;
wire \rr|WideOr8~1_combout ;
wire \rr|WideOr8~2_combout ;
wire \rr|WideOr8~5_combout ;
wire \rr|WideOr8~8_combout ;
wire \rr|WideOr8~11_combout ;
wire \rr|WideOr8~9_combout ;
wire \rr|WideOr8~6_combout ;
wire \rr|WideOr8~7_combout ;
wire \rr|WideOr8~10_combout ;
wire \rr|WideOr8~12_combout ;
wire \rr|WideOr8~105_combout ;
wire \rr|WideOr8~25_combout ;
wire \rr|WideOr8~64_combout ;
wire \rr|WideOr8~59_combout ;
wire \rr|WideOr8~61_combout ;
wire \rr|WideOr8~62_combout ;
wire \rr|WideOr8~60_combout ;
wire \rr|WideOr8~63_combout ;
wire \rr|WideOr8~65_combout ;
wire \rr|WideOr8~55_combout ;
wire \rr|WideOr8~56_combout ;
wire \rr|WideOr8~57_combout ;
wire \rr|WideOr8~51_combout ;
wire \rr|WideOr8~52_combout ;
wire \rr|WideOr8~50_combout ;
wire \rr|WideOr8~53_combout ;
wire \rr|WideOr8~54_combout ;
wire \rr|WideOr8~58_combout ;
wire \rr|WideOr8~31_combout ;
wire \rr|WideOr8~33_combout ;
wire \rr|WideOr8~32_combout ;
wire \rr|WideOr8~30_combout ;
wire \rr|WideOr8~34_combout ;
wire \rr|WideOr8~35_combout ;
wire \rr|WideOr8~36_combout ;
wire \rr|WideOr8~97_combout ;
wire \rr|WideOr8~47_combout ;
wire \rr|WideOr8~46_combout ;
wire \rr|WideOr8~42_combout ;
wire \rr|WideOr8~41_combout ;
wire \rr|WideOr8~43_combout ;
wire \rr|WideOr8~44_combout ;
wire \rr|WideOr8~45_combout ;
wire \rr|WideOr8~48_combout ;
wire \rr|WideOr8~93_combout ;
wire \rr|WideOr8~74_combout ;
wire \rr|WideOr8~75_combout ;
wire \rr|WideOr8~73_combout ;
wire \rr|WideOr8~76_combout ;
wire \rr|WideOr8~80_combout ;
wire \rr|WideOr8~26_combout ;
wire \rr|WideOr8~86_combout ;
wire \rr|WideOr8~85_combout ;
wire \rr|WideOr8~81_combout ;
wire \rr|WideOr8~37_combout ;
wire \rr|WideOr8~49_combout ;
wire \rr|WideOr8~66_combout ;
wire \rr|Selector8~1_combout ;
wire \controller|controller|buffer|data_in_2[28]~feeder_combout ;
wire \controller|controller|buffer|read_data[28]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[28]~feeder_combout ;
wire \rr|WideOr9~46_combout ;
wire \rr|WideOr9~49_combout ;
wire \rr|WideOr9~27_combout ;
wire \rr|WideOr9~25_combout ;
wire \rr|WideOr7~68_combout ;
wire \rr|WideOr9~48_combout ;
wire \rr|WideOr9~50_combout ;
wire \rr|WideOr9~28_combout ;
wire \rr|WideOr9~47_combout ;
wire \rr|WideOr9~52_combout ;
wire \rr|WideOr9~56_combout ;
wire \rr|WideOr9~37_combout ;
wire \rr|WideOr9~40_combout ;
wire \rr|WideOr9~43_combout ;
wire \rr|WideOr9~44_combout ;
wire \rr|WideOr9~41_combout ;
wire \rr|WideOr9~42_combout ;
wire \rr|WideOr9~38_combout ;
wire \rr|WideOr9~36_combout ;
wire \rr|WideOr9~39_combout ;
wire \rr|WideOr9~45_combout ;
wire \rr|WideOr9~20_combout ;
wire \rr|WideOr9~23_combout ;
wire \rr|WideOr9~21_combout ;
wire \rr|WideOr9~22_combout ;
wire \rr|WideOr9~61_combout ;
wire \rr|WideOr9~24_combout ;
wire \rr|WideOr9~57_combout ;
wire \rr|WideOr9~26_combout ;
wire \rr|WideOr9~29_combout ;
wire \rr|WideOr9~30_combout ;
wire \rr|WideOr9~32_combout ;
wire \rr|WideOr9~31_combout ;
wire \rr|WideOr9~33_combout ;
wire \rr|WideOr9~34_combout ;
wire \rr|WideOr9~18_combout ;
wire \rr|WideOr9~17_combout ;
wire \rr|WideOr9~19_combout ;
wire \rr|WideOr9~13_combout ;
wire \rr|WideOr9~14_combout ;
wire \rr|WideOr9~15_combout ;
wire \rr|WideOr9~16_combout ;
wire \rr|WideOr9~12_combout ;
wire \rr|WideOr9~65_combout ;
wire \rr|WideOr9~35_combout ;
wire \rr|WideOr9~4_combout ;
wire \rr|WideOr9~6_combout ;
wire \rr|WideOr9~3_combout ;
wire \rr|WideOr9~5_combout ;
wire \rr|WideOr9~7_combout ;
wire \rr|WideOr9~77_combout ;
wire \rr|WideOr9~76_combout ;
wire \rr|WideOr9~78_combout ;
wire \rr|WideOr9~82_combout ;
wire \rr|WideOr9~83_combout ;
wire \rr|WideOr9~84_combout ;
wire \rr|WideOr9~79_combout ;
wire \rr|WideOr9~80_combout ;
wire \rr|WideOr9~81_combout ;
wire \rr|WideOr9~2_combout ;
wire \rr|WideOr9~73_combout ;
wire \rr|WideOr9~74_combout ;
wire \rr|WideOr9~75_combout ;
wire \rr|WideOr9~11_combout ;
wire \rr|WideOr9~9_combout ;
wire \rr|WideOr9~8_combout ;
wire \rr|WideOr9~10_combout ;
wire \rr|WideOr9~69_combout ;
wire \rr|WideOr9~51_combout ;
wire \rr|Selector7~0_combout ;
wire \controller|controller|buffer|read_data[29]~feeder_combout ;
wire \rr|WideOr10~43_combout ;
wire \rr|WideOr10~42_combout ;
wire \rr|WideOr10~45_combout ;
wire \rr|WideOr10~44_combout ;
wire \rr|WideOr10~46_combout ;
wire \rr|WideOr10~47_combout ;
wire \rr|WideOr10~48_combout ;
wire \rr|WideOr10~39_combout ;
wire \rr|WideOr10~38_combout ;
wire \rr|WideOr10~40_combout ;
wire \rr|WideOr10~34_combout ;
wire \rr|WideOr10~35_combout ;
wire \rr|WideOr10~36_combout ;
wire \rr|WideOr10~33_combout ;
wire \rr|WideOr10~37_combout ;
wire \rr|WideOr10~41_combout ;
wire \rr|WideOr10~2_combout ;
wire \rr|WideOr10~1_combout ;
wire \rr|WideOr10~3_combout ;
wire \rr|WideOr10~0_combout ;
wire \rr|WideOr10~4_combout ;
wire \rr|WideOr10~19_combout ;
wire \rr|WideOr10~14_combout ;
wire \rr|WideOr10~12_combout ;
wire \rr|WideOr10~15_combout ;
wire \rr|WideOr10~13_combout ;
wire \rr|WideOr10~16_combout ;
wire \rr|WideOr10~17_combout ;
wire \rr|WideOr10~18_combout ;
wire \rr|WideOr10~63_combout ;
wire \rr|WideOr10~10_combout ;
wire \rr|WideOr10~7_combout ;
wire \rr|WideOr10~5_combout ;
wire \rr|WideOr10~8_combout ;
wire \rr|WideOr10~6_combout ;
wire \rr|WideOr10~9_combout ;
wire \rr|WideOr10~11_combout ;
wire \rr|WideOr10~67_combout ;
wire \rr|WideOr10~59_combout ;
wire \rr|WideOr10~25_combout ;
wire \rr|WideOr10~20_combout ;
wire \rr|WideOr10~22_combout ;
wire \rr|WideOr10~23_combout ;
wire \rr|WideOr10~21_combout ;
wire \rr|WideOr10~24_combout ;
wire \rr|WideOr10~26_combout ;
wire \rr|WideOr10~27_combout ;
wire \rr|WideOr10~55_combout ;
wire \rr|WideOr10~54_combout ;
wire \rr|WideOr10~50_combout ;
wire \rr|WideOr10~28_combout ;
wire \rr|WideOr10~32_combout ;
wire \rr|WideOr10~49_combout ;
wire \rr|Selector6~0_combout ;
wire \controller|controller|buffer|data_in_2[30]~feeder_combout ;
wire \controller|controller|buffer|read_data[30]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[30]~feeder_combout ;
wire \controller|controller|Add2~0_combout ;
wire \controller|controller|driver|x[1]~0_combout ;
wire \controller|controller|driver|x[0]~1_combout ;
wire \controller|controller|ShiftRight0~4_combout ;
wire \controller|controller|ShiftRight0~0_combout ;
wire \rr|Selector36~0_combout ;
wire \controller|controller|buffer|data_in_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[0]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~feeder_combout ;
wire \controller|controller|blue[0]~0_combout ;
wire \controller|controller|buffer|read_data[1]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[1]~feeder_combout ;
wire \controller|controller|blue[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[2]~feeder_combout ;
wire \controller|controller|buffer|read_data[2]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[2]~feeder_combout ;
wire \controller|controller|blue[2]~2_combout ;
wire \controller|controller|buffer|read_data[3]~feeder_combout ;
wire \controller|controller|blue[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[4]~feeder_combout ;
wire \controller|controller|buffer|read_data[4]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[4]~feeder_combout ;
wire \controller|controller|blue[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[5]~feeder_combout ;
wire \controller|controller|buffer|read_data[5]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[5]~feeder_combout ;
wire \controller|controller|blue[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[6]~feeder_combout ;
wire \controller|controller|buffer|read_data[6]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[6]~feeder_combout ;
wire \controller|controller|blue[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[7]~feeder_combout ;
wire \controller|controller|buffer|read_data[7]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[7]~feeder_combout ;
wire \controller|controller|blue[7]~7_combout ;
wire \controller|controller|buffer|read_data[8]~feeder_combout ;
wire \controller|controller|green[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[9]~feeder_combout ;
wire \controller|controller|buffer|read_data[9]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[9]~feeder_combout ;
wire \controller|controller|green[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[10]~feeder_combout ;
wire \controller|controller|buffer|read_data[10]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[10]~feeder_combout ;
wire \controller|controller|green[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[11]~feeder_combout ;
wire \controller|controller|buffer|read_data[11]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[11]~feeder_combout ;
wire \controller|controller|green[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[12]~feeder_combout ;
wire \controller|controller|buffer|read_data[12]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[12]~feeder_combout ;
wire \controller|controller|green[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[13]~feeder_combout ;
wire \controller|controller|buffer|read_data[13]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[13]~feeder_combout ;
wire \controller|controller|green[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[14]~feeder_combout ;
wire \controller|controller|buffer|read_data[14]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[14]~feeder_combout ;
wire \controller|controller|green[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[15]~feeder_combout ;
wire \controller|controller|buffer|read_data[15]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[15]~feeder_combout ;
wire \controller|controller|green[7]~7_combout ;
wire \controller|controller|driver|vga_hs~q ;
wire \controller|controller|buffer|read_data[16]~feeder_combout ;
wire \controller|controller|red[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[17]~feeder_combout ;
wire \controller|controller|buffer|read_data[17]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[17]~feeder_combout ;
wire \controller|controller|red[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[18]~feeder_combout ;
wire \controller|controller|buffer|read_data[18]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[18]~feeder_combout ;
wire \controller|controller|red[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[19]~feeder_combout ;
wire \controller|controller|buffer|read_data[19]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[19]~feeder_combout ;
wire \controller|controller|red[3]~3_combout ;
wire \controller|controller|buffer|data_in_2[20]~feeder_combout ;
wire \controller|controller|buffer|read_data[20]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[20]~feeder_combout ;
wire \controller|controller|red[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[21]~feeder_combout ;
wire \controller|controller|buffer|read_data[21]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[21]~feeder_combout ;
wire \controller|controller|red[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[22]~feeder_combout ;
wire \controller|controller|buffer|read_data[22]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[22]~feeder_combout ;
wire \controller|controller|red[6]~6_combout ;
wire \controller|controller|buffer|read_data[23]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[23]~feeder_combout ;
wire \controller|controller|red[7]~7_combout ;
wire \controller|controller|driver|vga_vs~feeder_combout ;
wire \controller|controller|driver|vga_vs~q ;
wire [31:0] \controller|controller|buffer|read_data ;
wire [9:0] \controller|controller|driver|hcount ;
wire [7:0] \controller|controller|rom1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \controller|controller|buffer|address_1 ;
wire [9:0] \controller|controller|driver|vcount ;
wire [12:0] \controller|controller|buffer|address_2 ;
wire [31:0] \controller|master|altsyncram_component|auto_generated|q_b ;
wire [12:0] \rr|ascii_write_address ;
wire [19:0] \rr|curr_addr ;
wire [19:0] curr_rend_mem_addr;
wire [31:0] \controller|controller|buffer|data_in_2 ;
wire [31:0] \controller|controller|buffer|data_in_1 ;
wire [7:0] \rr|mem_count ;
wire [12:0] \controller|address_count ;
wire [12:0] \rr|bg_str_count ;
wire [31:0] \rr|ascii_input ;
wire [3:0] \controller|controller|count ;
wire [7:0] \rr|val_count ;
wire [7:0] \rr|addr_count ;
wire [3:0] \controller|delay_count ;
wire [3:0] \rr|nibble ;

wire [9:0] \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [19:0] \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [0] = \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [1] = \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [2] = \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [3] = \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [4] = \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [5] = \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [6] = \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [7] = \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [8] = \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [9] = \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [10] = \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [11] = \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [12] = \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [13] = \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [14] = \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [15] = \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [16] = \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [17] = \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [18] = \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [19] = \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [20] = \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [21] = \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [22] = \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [23] = \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [24] = \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [25] = \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [26] = \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [27] = \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [28] = \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [29] = \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [30] = \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dm|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dm|altsyncram_component|auto_generated|ram_block1a1  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dm|altsyncram_component|auto_generated|ram_block1a4  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dm|altsyncram_component|auto_generated|ram_block1a5  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dm|altsyncram_component|auto_generated|ram_block1a16  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dm|altsyncram_component|auto_generated|ram_block1a17  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dm|altsyncram_component|auto_generated|ram_block1a18  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dm|altsyncram_component|auto_generated|ram_block1a20  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dm|altsyncram_component|auto_generated|ram_block1a21  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dm|altsyncram_component|auto_generated|ram_block1a22  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dm|altsyncram_component|auto_generated|ram_block1a8  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dm|altsyncram_component|auto_generated|ram_block1a9  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \dm|altsyncram_component|auto_generated|ram_block1a12  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \dm|altsyncram_component|auto_generated|ram_block1a13  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \dm|altsyncram_component|auto_generated|ram_block1a24  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \dm|altsyncram_component|auto_generated|ram_block1a25  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \dm|altsyncram_component|auto_generated|ram_block1a26  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \dm|altsyncram_component|auto_generated|ram_block1a28  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \dm|altsyncram_component|auto_generated|ram_block1a29  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \dm|altsyncram_component|auto_generated|ram_block1a30  = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \dm|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dm|altsyncram_component|auto_generated|ram_block1a3  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dm|altsyncram_component|auto_generated|ram_block1a6  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dm|altsyncram_component|auto_generated|ram_block1a7  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dm|altsyncram_component|auto_generated|ram_block1a19  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dm|altsyncram_component|auto_generated|ram_block1a23  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dm|altsyncram_component|auto_generated|ram_block1a10  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \dm|altsyncram_component|auto_generated|ram_block1a11  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \dm|altsyncram_component|auto_generated|ram_block1a14  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \dm|altsyncram_component|auto_generated|ram_block1a15  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];
assign \dm|altsyncram_component|auto_generated|ram_block1a27  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [14];
assign \dm|altsyncram_component|auto_generated|ram_block1a31  = \dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [15];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\LEDR~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\controller|controller|driver|vga_blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\controller|controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\controller|controller|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\controller|controller|blue[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\controller|controller|blue[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\controller|controller|blue[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\controller|controller|blue[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\controller|controller|blue[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\controller|controller|blue[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\controller|controller|clock|clk_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\controller|controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\controller|controller|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\controller|controller|green[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\controller|controller|green[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\controller|controller|green[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\controller|controller|green[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\controller|controller|green[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\controller|controller|green[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\controller|controller|driver|vga_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\controller|controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\controller|controller|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\controller|controller|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\controller|controller|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\controller|controller|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\controller|controller|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\controller|controller|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\controller|controller|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\controller|controller|driver|vga_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N24
cyclonev_lcell_comb \S.START~feeder (
// Equation(s):
// \S.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\S.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \S.START~feeder .extended_lut = "off";
defparam \S.START~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \S.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y63_N26
dffeas \S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.START .is_wysiwyg = "true";
defparam \S.START .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N21
cyclonev_lcell_comb \NS.RENDER_DONE~0 (
// Equation(s):
// \NS.RENDER_DONE~0_combout  = ( \S.WAIT_RENDER~q  & ( \rr|done~q  ) )

	.dataa(gnd),
	.datab(!\rr|done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.RENDER_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.RENDER_DONE~0 .extended_lut = "off";
defparam \NS.RENDER_DONE~0 .lut_mask = 64'h0000000033333333;
defparam \NS.RENDER_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N22
dffeas \S.RENDER_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.RENDER_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.RENDER_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.RENDER_DONE .is_wysiwyg = "true";
defparam \S.RENDER_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N3
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \S.RENDER_DONE~q  ) # ( !\S.RENDER_DONE~q  & ( (\KEY[0]~input_o  & (\KEY[1]~input_o  & \S.WAIT_INPUT~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(!\S.WAIT_INPUT~q ),
	.datae(gnd),
	.dataf(!\S.RENDER_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h00110011FFFFFFFF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N5
dffeas \S.WAIT_INPUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_INPUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_INPUT .is_wysiwyg = "true";
defparam \S.WAIT_INPUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N24
cyclonev_lcell_comb \NS.DECR~0 (
// Equation(s):
// \NS.DECR~0_combout  = ( \KEY[0]~input_o  & ( (!\KEY[1]~input_o  & \S.WAIT_INPUT~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\S.WAIT_INPUT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.DECR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.DECR~0 .extended_lut = "off";
defparam \NS.DECR~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \NS.DECR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N26
dffeas \S.DECR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.DECR~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.DECR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.DECR .is_wysiwyg = "true";
defparam \S.DECR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N12
cyclonev_lcell_comb \NS.INCR~0 (
// Equation(s):
// \NS.INCR~0_combout  = (!\KEY[0]~input_o  & \S.WAIT_INPUT~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\S.WAIT_INPUT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.INCR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.INCR~0 .extended_lut = "off";
defparam \NS.INCR~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \NS.INCR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N14
dffeas \S.INCR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.INCR~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.INCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.INCR .is_wysiwyg = "true";
defparam \S.INCR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N15
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ((!\KEY[0]~input_o  & \S.WAIT_INCR~q )) # (\S.INCR~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\S.INCR~q ),
	.datad(!\S.WAIT_INCR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N17
dffeas \S.WAIT_INCR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_INCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_INCR .is_wysiwyg = "true";
defparam \S.WAIT_INCR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N27
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( !\S.WAIT_INCR~q  & ( (!\S.DECR~q  & !\S.INCR~q ) ) )

	.dataa(!\S.DECR~q ),
	.datab(gnd),
	.datac(!\S.INCR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_INCR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N0
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ((!\KEY[1]~input_o  & \S.WAIT_DECR~q )) # (\S.DECR~q )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\S.DECR~q ),
	.datad(!\S.WAIT_DECR~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0FCF0FCF0FCF0FCF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N2
dffeas \S.WAIT_DECR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_DECR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_DECR .is_wysiwyg = "true";
defparam \S.WAIT_DECR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N51
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \S.START~q  & ( (!\S.WAIT_DECR~q  & (((\S.WAIT_INCR~q  & \KEY[0]~input_o )))) # (\S.WAIT_DECR~q  & (((\S.WAIT_INCR~q  & \KEY[0]~input_o )) # (\KEY[1]~input_o ))) ) ) # ( !\S.START~q  )

	.dataa(!\S.WAIT_DECR~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\S.WAIT_INCR~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hFFFFFFFF111F111F;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N53
dffeas \S.START_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.START_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.START_RENDER .is_wysiwyg = "true";
defparam \S.START_RENDER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N36
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \rr_start~q  & ( \S.START_RENDER~q  ) ) # ( !\rr_start~q  & ( \S.START_RENDER~q  ) ) # ( \rr_start~q  & ( !\S.START_RENDER~q  & ( ((!\Selector5~0_combout ) # ((\S.RENDER_DONE~q ) # (\S.WAIT_DECR~q ))) # (\S.WAIT_INPUT~q ) ) ) )

	.dataa(!\S.WAIT_INPUT~q ),
	.datab(!\Selector5~0_combout ),
	.datac(!\S.WAIT_DECR~q ),
	.datad(!\S.RENDER_DONE~q ),
	.datae(!\rr_start~q ),
	.dataf(!\S.START_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0000DFFFFFFFFFFF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N37
dffeas rr_start(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam rr_start.is_wysiwyg = "true";
defparam rr_start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N15
cyclonev_lcell_comb \rr|S.START~0 (
// Equation(s):
// \rr|S.START~0_combout  = (\rr|S.START~q ) # (\rr_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_start~q ),
	.datad(!\rr|S.START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.START~0 .extended_lut = "off";
defparam \rr|S.START~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \rr|S.START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N19
dffeas reset_renderer(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector5~1_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_renderer~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_renderer.is_wysiwyg = "true";
defparam reset_renderer.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N45
cyclonev_lcell_comb \LEDR~2 (
// Equation(s):
// \LEDR~2_combout  = ( \S.START~q  & ( \S.START_RENDER~q  ) ) # ( !\S.START~q  )

	.dataa(!\S.START_RENDER~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~2 .extended_lut = "off";
defparam \LEDR~2 .lut_mask = 64'hFFFFFFFF55555555;
defparam \LEDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N24
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~0_combout  & ( \S.WAIT_RENDER~q  & ( (\reset_renderer~q  & !\LEDR~2_combout ) ) ) ) # ( !\Selector5~0_combout  & ( \S.WAIT_RENDER~q  & ( (\reset_renderer~q  & !\LEDR~2_combout ) ) ) ) # ( \Selector5~0_combout  & ( 
// !\S.WAIT_RENDER~q  & ( (!\LEDR~2_combout  & (((!\S.WAIT_INPUT~q  & !\S.WAIT_DECR~q )) # (\reset_renderer~q ))) ) ) ) # ( !\Selector5~0_combout  & ( !\S.WAIT_RENDER~q  & ( (\reset_renderer~q  & !\LEDR~2_combout ) ) ) )

	.dataa(!\reset_renderer~q ),
	.datab(!\LEDR~2_combout ),
	.datac(!\S.WAIT_INPUT~q ),
	.datad(!\S.WAIT_DECR~q ),
	.datae(!\Selector5~0_combout ),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h4444C44444444444;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N20
dffeas \reset_renderer~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector5~1_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_renderer~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reset_renderer~DUPLICATE .is_wysiwyg = "true";
defparam \reset_renderer~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N0
cyclonev_lcell_comb rr_rst(
// Equation(s):
// \rr_rst~combout  = ( \reset_renderer~DUPLICATE_q  ) # ( !\reset_renderer~DUPLICATE_q  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_renderer~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_rst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rr_rst.extended_lut = "off";
defparam rr_rst.lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam rr_rst.shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N17
dffeas \rr|S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|S.START~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.START .is_wysiwyg = "true";
defparam \rr|S.START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N0
cyclonev_lcell_comb \rr|Add5~13 (
// Equation(s):
// \rr|Add5~13_sumout  = SUM(( !\rr|val_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add5~14  = CARRY(( !\rr|val_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~13_sumout ),
	.cout(\rr|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~13 .extended_lut = "off";
defparam \rr|Add5~13 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N48
cyclonev_lcell_comb \rr|Selector79~0 (
// Equation(s):
// \rr|Selector79~0_combout  = (\rr|S.WRITE_VAL~q  & !\rr|Add5~13_sumout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(!\rr|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector79~0 .extended_lut = "off";
defparam \rr|Selector79~0 .lut_mask = 64'h3030303030303030;
defparam \rr|Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N51
cyclonev_lcell_comb \rr|NS.ADJ_ASCII_ADDR~0 (
// Equation(s):
// \rr|NS.ADJ_ASCII_ADDR~0_combout  = ( \rr|S.WRITE_ADDR~q  & ( \rr|LessThan2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|LessThan2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.ADJ_ASCII_ADDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.ADJ_ASCII_ADDR~0 .extended_lut = "off";
defparam \rr|NS.ADJ_ASCII_ADDR~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \rr|NS.ADJ_ASCII_ADDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N52
dffeas \rr|S.ADJ_ASCII_ADDR~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.ADJ_ASCII_ADDR~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.ADJ_ASCII_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.ADJ_ASCII_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.ADJ_ASCII_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y65_N40
dffeas \rr|S.INCR~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.INCR~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INCR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INCR~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.INCR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N30
cyclonev_lcell_comb \rr|WideOr14~0 (
// Equation(s):
// \rr|WideOr14~0_combout  = ( !\rr|S.VAL_UPDATE~q  & ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.INCR~DUPLICATE_q  & (!\rr|S.READ_VAL~DUPLICATE_q  & (!\rr|S.ADDR_UPDATE~q  & !\rr|S.READ_ADDR~q ))) ) ) )

	.dataa(!\rr|S.INCR~DUPLICATE_q ),
	.datab(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datac(!\rr|S.ADDR_UPDATE~q ),
	.datad(!\rr|S.READ_ADDR~q ),
	.datae(!\rr|S.VAL_UPDATE~q ),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr14~0 .extended_lut = "off";
defparam \rr|WideOr14~0 .lut_mask = 64'h8000000000000000;
defparam \rr|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N12
cyclonev_lcell_comb \rr|WideOr19 (
// Equation(s):
// \rr|WideOr19~combout  = ( \rr|WideOr14~0_combout  & ( (!\rr|S.DONE~q  & (!\rr|S.ADJ_ASCII_ADDR~DUPLICATE_q  & (!\rr|S.WRITE_ADDR~q  & !\rr|S.WRITE_BG~DUPLICATE_q ))) ) )

	.dataa(!\rr|S.DONE~q ),
	.datab(!\rr|S.ADJ_ASCII_ADDR~DUPLICATE_q ),
	.datac(!\rr|S.WRITE_ADDR~q ),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr19 .extended_lut = "off";
defparam \rr|WideOr19 .lut_mask = 64'h0000000080008000;
defparam \rr|WideOr19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N50
dffeas \rr|val_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[0] .is_wysiwyg = "true";
defparam \rr|val_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N3
cyclonev_lcell_comb \rr|Add5~9 (
// Equation(s):
// \rr|Add5~9_sumout  = SUM(( !\rr|val_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add5~14  ))
// \rr|Add5~10  = CARRY(( !\rr|val_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~9_sumout ),
	.cout(\rr|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~9 .extended_lut = "off";
defparam \rr|Add5~9 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N51
cyclonev_lcell_comb \rr|Selector78~0 (
// Equation(s):
// \rr|Selector78~0_combout  = (\rr|S.WRITE_VAL~q  & !\rr|Add5~9_sumout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(gnd),
	.datad(!\rr|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector78~0 .extended_lut = "off";
defparam \rr|Selector78~0 .lut_mask = 64'h3300330033003300;
defparam \rr|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N52
dffeas \rr|val_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|val_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N6
cyclonev_lcell_comb \rr|Add5~5 (
// Equation(s):
// \rr|Add5~5_sumout  = SUM(( !\rr|val_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add5~10  ))
// \rr|Add5~6  = CARRY(( !\rr|val_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|val_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~5_sumout ),
	.cout(\rr|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~5 .extended_lut = "off";
defparam \rr|Add5~5 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N45
cyclonev_lcell_comb \rr|Selector77~0 (
// Equation(s):
// \rr|Selector77~0_combout  = ( !\rr|Add5~5_sumout  & ( \rr|S.WRITE_VAL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_VAL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector77~0 .extended_lut = "off";
defparam \rr|Selector77~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N47
dffeas \rr|val_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|val_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N9
cyclonev_lcell_comb \rr|Add5~1 (
// Equation(s):
// \rr|Add5~1_sumout  = SUM(( \rr|val_count [3] ) + ( VCC ) + ( \rr|Add5~6  ))
// \rr|Add5~2  = CARRY(( \rr|val_count [3] ) + ( VCC ) + ( \rr|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~1_sumout ),
	.cout(\rr|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~1 .extended_lut = "off";
defparam \rr|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N39
cyclonev_lcell_comb \rr|Selector76~0 (
// Equation(s):
// \rr|Selector76~0_combout  = ( \rr|val_count [3] & ( \rr|Add5~1_sumout  & ( (!\rr|WideOr19~combout ) # (\rr|S.WRITE_VAL~q ) ) ) ) # ( !\rr|val_count [3] & ( \rr|Add5~1_sumout  & ( \rr|S.WRITE_VAL~q  ) ) ) # ( \rr|val_count [3] & ( !\rr|Add5~1_sumout  & ( 
// !\rr|WideOr19~combout  ) ) )

	.dataa(!\rr|WideOr19~combout ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_VAL~q ),
	.datad(gnd),
	.datae(!\rr|val_count [3]),
	.dataf(!\rr|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector76~0 .extended_lut = "off";
defparam \rr|Selector76~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \rr|Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N41
dffeas \rr|val_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[3] .is_wysiwyg = "true";
defparam \rr|val_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N12
cyclonev_lcell_comb \rr|Add5~29 (
// Equation(s):
// \rr|Add5~29_sumout  = SUM(( \rr|val_count [4] ) + ( VCC ) + ( \rr|Add5~2  ))
// \rr|Add5~30  = CARRY(( \rr|val_count [4] ) + ( VCC ) + ( \rr|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~29_sumout ),
	.cout(\rr|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~29 .extended_lut = "off";
defparam \rr|Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N27
cyclonev_lcell_comb \rr|Selector75~0 (
// Equation(s):
// \rr|Selector75~0_combout  = ( \rr|Add5~29_sumout  & ( ((!\rr|WideOr19~combout  & \rr|val_count [4])) # (\rr|S.WRITE_VAL~q ) ) ) # ( !\rr|Add5~29_sumout  & ( (!\rr|WideOr19~combout  & \rr|val_count [4]) ) )

	.dataa(!\rr|WideOr19~combout ),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(gnd),
	.datad(!\rr|val_count [4]),
	.datae(gnd),
	.dataf(!\rr|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector75~0 .extended_lut = "off";
defparam \rr|Selector75~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N29
dffeas \rr|val_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[4] .is_wysiwyg = "true";
defparam \rr|val_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N15
cyclonev_lcell_comb \rr|Add5~25 (
// Equation(s):
// \rr|Add5~25_sumout  = SUM(( \rr|val_count [5] ) + ( VCC ) + ( \rr|Add5~30  ))
// \rr|Add5~26  = CARRY(( \rr|val_count [5] ) + ( VCC ) + ( \rr|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~25_sumout ),
	.cout(\rr|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~25 .extended_lut = "off";
defparam \rr|Add5~25 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N24
cyclonev_lcell_comb \rr|Selector74~0 (
// Equation(s):
// \rr|Selector74~0_combout  = ( \rr|Add5~25_sumout  & ( ((!\rr|WideOr19~combout  & \rr|val_count [5])) # (\rr|S.WRITE_VAL~q ) ) ) # ( !\rr|Add5~25_sumout  & ( (!\rr|WideOr19~combout  & \rr|val_count [5]) ) )

	.dataa(!\rr|WideOr19~combout ),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(gnd),
	.datad(!\rr|val_count [5]),
	.datae(gnd),
	.dataf(!\rr|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector74~0 .extended_lut = "off";
defparam \rr|Selector74~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N25
dffeas \rr|val_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[5] .is_wysiwyg = "true";
defparam \rr|val_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N18
cyclonev_lcell_comb \rr|Add5~21 (
// Equation(s):
// \rr|Add5~21_sumout  = SUM(( \rr|val_count [6] ) + ( VCC ) + ( \rr|Add5~26  ))
// \rr|Add5~22  = CARRY(( \rr|val_count [6] ) + ( VCC ) + ( \rr|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~21_sumout ),
	.cout(\rr|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~21 .extended_lut = "off";
defparam \rr|Add5~21 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N33
cyclonev_lcell_comb \rr|Selector73~0 (
// Equation(s):
// \rr|Selector73~0_combout  = ( \rr|Add5~21_sumout  & ( ((!\rr|WideOr19~combout  & \rr|val_count [6])) # (\rr|S.WRITE_VAL~q ) ) ) # ( !\rr|Add5~21_sumout  & ( (!\rr|WideOr19~combout  & \rr|val_count [6]) ) )

	.dataa(!\rr|WideOr19~combout ),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(gnd),
	.datad(!\rr|val_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector73~0 .extended_lut = "off";
defparam \rr|Selector73~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N35
dffeas \rr|val_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[6] .is_wysiwyg = "true";
defparam \rr|val_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N21
cyclonev_lcell_comb \rr|Add5~17 (
// Equation(s):
// \rr|Add5~17_sumout  = SUM(( \rr|val_count [7] ) + ( VCC ) + ( \rr|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|val_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add5~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add5~17 .extended_lut = "off";
defparam \rr|Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N30
cyclonev_lcell_comb \rr|Selector72~0 (
// Equation(s):
// \rr|Selector72~0_combout  = (!\rr|WideOr19~combout  & (((\rr|S.WRITE_VAL~q  & \rr|Add5~17_sumout )) # (\rr|val_count [7]))) # (\rr|WideOr19~combout  & (\rr|S.WRITE_VAL~q  & (\rr|Add5~17_sumout )))

	.dataa(!\rr|WideOr19~combout ),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(!\rr|Add5~17_sumout ),
	.datad(!\rr|val_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector72~0 .extended_lut = "off";
defparam \rr|Selector72~0 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \rr|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N32
dffeas \rr|val_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[7] .is_wysiwyg = "true";
defparam \rr|val_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N54
cyclonev_lcell_comb \rr|LessThan3~0 (
// Equation(s):
// \rr|LessThan3~0_combout  = ( !\rr|val_count [4] & ( !\rr|val_count [5] & ( (!\rr|val_count [7] & !\rr|val_count [6]) ) ) )

	.dataa(gnd),
	.datab(!\rr|val_count [7]),
	.datac(!\rr|val_count [6]),
	.datad(gnd),
	.datae(!\rr|val_count [4]),
	.dataf(!\rr|val_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan3~0 .extended_lut = "off";
defparam \rr|LessThan3~0 .lut_mask = 64'hC0C0000000000000;
defparam \rr|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N42
cyclonev_lcell_comb \rr|LessThan3~1 (
// Equation(s):
// \rr|LessThan3~1_combout  = ( !\rr|val_count [3] & ( (\rr|val_count [0] & (\rr|val_count[1]~DUPLICATE_q  & (\rr|LessThan3~0_combout  & \rr|val_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|val_count [0]),
	.datab(!\rr|val_count[1]~DUPLICATE_q ),
	.datac(!\rr|LessThan3~0_combout ),
	.datad(!\rr|val_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|val_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan3~1 .extended_lut = "off";
defparam \rr|LessThan3~1 .lut_mask = 64'h0001000100000000;
defparam \rr|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N54
cyclonev_lcell_comb \rr|NS.VAL_UPDATE~0 (
// Equation(s):
// \rr|NS.VAL_UPDATE~0_combout  = ( !\rr|LessThan3~1_combout  & ( \rr|S.WRITE_VAL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_VAL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.VAL_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.VAL_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.VAL_UPDATE~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|NS.VAL_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N56
dffeas \rr|S.VAL_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.VAL_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.VAL_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.VAL_UPDATE .is_wysiwyg = "true";
defparam \rr|S.VAL_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N15
cyclonev_lcell_comb \rr|NS~0 (
// Equation(s):
// \rr|NS~0_combout  = (\rr|S.ADJ_ASCII_ADDR~DUPLICATE_q ) # (\rr|S.VAL_UPDATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.VAL_UPDATE~q ),
	.datad(!\rr|S.ADJ_ASCII_ADDR~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS~0 .extended_lut = "off";
defparam \rr|NS~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \rr|NS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N17
dffeas \rr|S.READ_VAL~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_VAL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_VAL~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.READ_VAL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y64_N34
dffeas \rr|S.WRITE_VAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.READ_VAL~DUPLICATE_q ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_VAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_VAL .is_wysiwyg = "true";
defparam \rr|S.WRITE_VAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N39
cyclonev_lcell_comb \rr|NS.INCR~0 (
// Equation(s):
// \rr|NS.INCR~0_combout  = ( \rr|LessThan3~1_combout  & ( \rr|S.WRITE_VAL~q  ) )

	.dataa(!\rr|S.WRITE_VAL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.INCR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.INCR~0 .extended_lut = "off";
defparam \rr|NS.INCR~0 .lut_mask = 64'h0000000055555555;
defparam \rr|NS.INCR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N41
dffeas \rr|S.INCR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.INCR~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INCR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INCR .is_wysiwyg = "true";
defparam \rr|S.INCR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N0
cyclonev_lcell_comb \rr|Add6~29 (
// Equation(s):
// \rr|Add6~29_sumout  = SUM(( \rr|mem_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add6~30  = CARRY(( \rr|mem_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~29_sumout ),
	.cout(\rr|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~29 .extended_lut = "off";
defparam \rr|Add6~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N9
cyclonev_lcell_comb \rr|WideNor1~0 (
// Equation(s):
// \rr|WideNor1~0_combout  = ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.VAL_UPDATE~q  & !\rr|S.ADDR_UPDATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.VAL_UPDATE~q ),
	.datad(!\rr|S.ADDR_UPDATE~q ),
	.datae(gnd),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideNor1~0 .extended_lut = "off";
defparam \rr|WideNor1~0 .lut_mask = 64'hF000F00000000000;
defparam \rr|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N27
cyclonev_lcell_comb \rr|WideOr20 (
// Equation(s):
// \rr|WideOr20~combout  = ( \rr|S.INCR~q  & ( \rr|WideNor1~0_combout  ) ) # ( !\rr|S.INCR~q  & ( (!\rr|S.START~q  & \rr|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.START~q ),
	.datad(!\rr|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\rr|S.INCR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr20~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr20 .extended_lut = "off";
defparam \rr|WideOr20 .lut_mask = 64'h00F000F000FF00FF;
defparam \rr|WideOr20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N33
cyclonev_lcell_comb \rr|Selector87~0 (
// Equation(s):
// \rr|Selector87~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|Add6~29_sumout  & \rr|S.INCR~q ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|Add6~29_sumout  & \rr|S.INCR~q )) # (\rr|mem_count [0]) ) )

	.dataa(!\rr|Add6~29_sumout ),
	.datab(gnd),
	.datac(!\rr|S.INCR~q ),
	.datad(!\rr|mem_count [0]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector87~0 .extended_lut = "off";
defparam \rr|Selector87~0 .lut_mask = 64'h05FF05FF05050505;
defparam \rr|Selector87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N35
dffeas \rr|mem_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[0] .is_wysiwyg = "true";
defparam \rr|mem_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N3
cyclonev_lcell_comb \rr|Add6~25 (
// Equation(s):
// \rr|Add6~25_sumout  = SUM(( \rr|mem_count [1] ) + ( GND ) + ( \rr|Add6~30  ))
// \rr|Add6~26  = CARRY(( \rr|mem_count [1] ) + ( GND ) + ( \rr|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~25_sumout ),
	.cout(\rr|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~25 .extended_lut = "off";
defparam \rr|Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N30
cyclonev_lcell_comb \rr|Selector86~0 (
// Equation(s):
// \rr|Selector86~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~25_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~25_sumout )) # (\rr|mem_count [1]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR~q ),
	.datac(!\rr|Add6~25_sumout ),
	.datad(!\rr|mem_count [1]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector86~0 .extended_lut = "off";
defparam \rr|Selector86~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N32
dffeas \rr|mem_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[1] .is_wysiwyg = "true";
defparam \rr|mem_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \rr|Add6~21 (
// Equation(s):
// \rr|Add6~21_sumout  = SUM(( \rr|mem_count [2] ) + ( GND ) + ( \rr|Add6~26  ))
// \rr|Add6~22  = CARRY(( \rr|mem_count [2] ) + ( GND ) + ( \rr|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|mem_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~21_sumout ),
	.cout(\rr|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~21 .extended_lut = "off";
defparam \rr|Add6~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N36
cyclonev_lcell_comb \rr|Selector85~0 (
// Equation(s):
// \rr|Selector85~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~21_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~21_sumout )) # (\rr|mem_count [2]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR~q ),
	.datac(!\rr|Add6~21_sumout ),
	.datad(!\rr|mem_count [2]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector85~0 .extended_lut = "off";
defparam \rr|Selector85~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N37
dffeas \rr|mem_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[2] .is_wysiwyg = "true";
defparam \rr|mem_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N9
cyclonev_lcell_comb \rr|Add6~9 (
// Equation(s):
// \rr|Add6~9_sumout  = SUM(( \rr|mem_count [3] ) + ( GND ) + ( \rr|Add6~22  ))
// \rr|Add6~10  = CARRY(( \rr|mem_count [3] ) + ( GND ) + ( \rr|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~9_sumout ),
	.cout(\rr|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~9 .extended_lut = "off";
defparam \rr|Add6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N45
cyclonev_lcell_comb \rr|Selector84~0 (
// Equation(s):
// \rr|Selector84~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~9_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~9_sumout )) # (\rr|mem_count [3]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR~q ),
	.datac(!\rr|Add6~9_sumout ),
	.datad(!\rr|mem_count [3]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector84~0 .extended_lut = "off";
defparam \rr|Selector84~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N47
dffeas \rr|mem_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[3] .is_wysiwyg = "true";
defparam \rr|mem_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \rr|Add6~5 (
// Equation(s):
// \rr|Add6~5_sumout  = SUM(( \rr|mem_count [4] ) + ( GND ) + ( \rr|Add6~10  ))
// \rr|Add6~6  = CARRY(( \rr|mem_count [4] ) + ( GND ) + ( \rr|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|mem_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~5_sumout ),
	.cout(\rr|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~5 .extended_lut = "off";
defparam \rr|Add6~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N42
cyclonev_lcell_comb \rr|Selector83~0 (
// Equation(s):
// \rr|Selector83~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~5_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~5_sumout )) # (\rr|mem_count [4]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR~q ),
	.datac(!\rr|Add6~5_sumout ),
	.datad(!\rr|mem_count [4]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector83~0 .extended_lut = "off";
defparam \rr|Selector83~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N43
dffeas \rr|mem_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[4] .is_wysiwyg = "true";
defparam \rr|mem_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N15
cyclonev_lcell_comb \rr|Add6~17 (
// Equation(s):
// \rr|Add6~17_sumout  = SUM(( \rr|mem_count [5] ) + ( GND ) + ( \rr|Add6~6  ))
// \rr|Add6~18  = CARRY(( \rr|mem_count [5] ) + ( GND ) + ( \rr|Add6~6  ))

	.dataa(!\rr|mem_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~17_sumout ),
	.cout(\rr|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~17 .extended_lut = "off";
defparam \rr|Add6~17 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N57
cyclonev_lcell_comb \rr|Selector82~0 (
// Equation(s):
// \rr|Selector82~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~17_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~17_sumout )) # (\rr|mem_count [5]) ) )

	.dataa(!\rr|mem_count [5]),
	.datab(gnd),
	.datac(!\rr|S.INCR~q ),
	.datad(!\rr|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector82~0 .extended_lut = "off";
defparam \rr|Selector82~0 .lut_mask = 64'h555F555F000F000F;
defparam \rr|Selector82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N58
dffeas \rr|mem_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[5] .is_wysiwyg = "true";
defparam \rr|mem_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N18
cyclonev_lcell_comb \rr|Add6~13 (
// Equation(s):
// \rr|Add6~13_sumout  = SUM(( \rr|mem_count[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add6~18  ))
// \rr|Add6~14  = CARRY(( \rr|mem_count[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add6~18  ))

	.dataa(gnd),
	.datab(!\rr|mem_count[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~13_sumout ),
	.cout(\rr|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~13 .extended_lut = "off";
defparam \rr|Add6~13 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N50
dffeas \rr|mem_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[6] .is_wysiwyg = "true";
defparam \rr|mem_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N48
cyclonev_lcell_comb \rr|Selector81~0 (
// Equation(s):
// \rr|Selector81~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|S.INCR~q  & \rr|Add6~13_sumout ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|S.INCR~q  & \rr|Add6~13_sumout )) # (\rr|mem_count [6]) ) )

	.dataa(gnd),
	.datab(!\rr|S.INCR~q ),
	.datac(!\rr|Add6~13_sumout ),
	.datad(!\rr|mem_count [6]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector81~0 .extended_lut = "off";
defparam \rr|Selector81~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N49
dffeas \rr|mem_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|mem_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N21
cyclonev_lcell_comb \rr|Add6~1 (
// Equation(s):
// \rr|Add6~1_sumout  = SUM(( \rr|mem_count [7] ) + ( GND ) + ( \rr|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add6~1 .extended_lut = "off";
defparam \rr|Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \rr|Selector80~0 (
// Equation(s):
// \rr|Selector80~0_combout  = ( \rr|WideOr20~combout  & ( (\rr|Add6~1_sumout  & \rr|S.INCR~q ) ) ) # ( !\rr|WideOr20~combout  & ( ((\rr|Add6~1_sumout  & \rr|S.INCR~q )) # (\rr|mem_count [7]) ) )

	.dataa(!\rr|Add6~1_sumout ),
	.datab(!\rr|S.INCR~q ),
	.datac(gnd),
	.datad(!\rr|mem_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr20~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector80~0 .extended_lut = "off";
defparam \rr|Selector80~0 .lut_mask = 64'h11FF11FF11111111;
defparam \rr|Selector80~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N25
dffeas \rr|mem_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|mem_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|mem_count[7] .is_wysiwyg = "true";
defparam \rr|mem_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N6
cyclonev_lcell_comb \rr|LessThan1~0 (
// Equation(s):
// \rr|LessThan1~0_combout  = ( \rr|mem_count[6]~DUPLICATE_q  & ( (\rr|mem_count [5] & (\rr|mem_count [7] & ((\rr|mem_count [3]) # (\rr|mem_count [4])))) ) )

	.dataa(!\rr|mem_count [5]),
	.datab(!\rr|mem_count [4]),
	.datac(!\rr|mem_count [3]),
	.datad(!\rr|mem_count [7]),
	.datae(gnd),
	.dataf(!\rr|mem_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan1~0 .extended_lut = "off";
defparam \rr|LessThan1~0 .lut_mask = 64'h0000000000150015;
defparam \rr|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N39
cyclonev_lcell_comb \rr|Selector2~0 (
// Equation(s):
// \rr|Selector2~0_combout  = ( \rr|LessThan1~0_combout  & ( \rr|S.ADDR_UPDATE~q  ) ) # ( !\rr|LessThan1~0_combout  & ( (\rr|S.INIT~q ) # (\rr|S.ADDR_UPDATE~q ) ) )

	.dataa(!\rr|S.ADDR_UPDATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector2~0 .extended_lut = "off";
defparam \rr|Selector2~0 .lut_mask = 64'h55FF55FF55555555;
defparam \rr|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N41
dffeas \rr|S.READ_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_ADDR .is_wysiwyg = "true";
defparam \rr|S.READ_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y65_N47
dffeas \rr|S.WRITE_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.READ_ADDR~q ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_ADDR .is_wysiwyg = "true";
defparam \rr|S.WRITE_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y62_N53
dffeas \rr|S.ADJ_ASCII_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.ADJ_ASCII_ADDR~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.ADJ_ASCII_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.ADJ_ASCII_ADDR .is_wysiwyg = "true";
defparam \rr|S.ADJ_ASCII_ADDR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N48
cyclonev_lcell_comb \rr|WideOr18 (
// Equation(s):
// \rr|WideOr18~combout  = ( \rr|WideOr14~0_combout  & ( (!\rr|S.ADJ_ASCII_ADDR~q  & (!\rr|S.WRITE_VAL~q  & (!\rr|S.DONE~q  & !\rr|S.WRITE_BG~DUPLICATE_q ))) ) )

	.dataa(!\rr|S.ADJ_ASCII_ADDR~q ),
	.datab(!\rr|S.WRITE_VAL~q ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr18 .extended_lut = "off";
defparam \rr|WideOr18 .lut_mask = 64'h0000000080008000;
defparam \rr|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N0
cyclonev_lcell_comb \rr|Add4~13 (
// Equation(s):
// \rr|Add4~13_sumout  = SUM(( \rr|addr_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add4~14  = CARRY(( \rr|addr_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|addr_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~13_sumout ),
	.cout(\rr|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~13 .extended_lut = "off";
defparam \rr|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N39
cyclonev_lcell_comb \rr|Selector71~0 (
// Equation(s):
// \rr|Selector71~0_combout  = ( \rr|Add4~13_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [0])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~13_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [0]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_ADDR~q ),
	.datad(!\rr|addr_count [0]),
	.datae(gnd),
	.dataf(!\rr|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector71~0 .extended_lut = "off";
defparam \rr|Selector71~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \rr|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N40
dffeas \rr|addr_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[0] .is_wysiwyg = "true";
defparam \rr|addr_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N3
cyclonev_lcell_comb \rr|Add4~9 (
// Equation(s):
// \rr|Add4~9_sumout  = SUM(( \rr|addr_count [1] ) + ( VCC ) + ( \rr|Add4~14  ))
// \rr|Add4~10  = CARRY(( \rr|addr_count [1] ) + ( VCC ) + ( \rr|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|addr_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~9_sumout ),
	.cout(\rr|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~9 .extended_lut = "off";
defparam \rr|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N6
cyclonev_lcell_comb \rr|Selector70~0 (
// Equation(s):
// \rr|Selector70~0_combout  = ( \rr|WideOr18~combout  & ( (\rr|Add4~9_sumout  & \rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|WideOr18~combout  & ( ((\rr|Add4~9_sumout  & \rr|S.WRITE_ADDR~q )) # (\rr|addr_count [1]) ) )

	.dataa(!\rr|Add4~9_sumout ),
	.datab(!\rr|S.WRITE_ADDR~q ),
	.datac(gnd),
	.datad(!\rr|addr_count [1]),
	.datae(gnd),
	.dataf(!\rr|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector70~0 .extended_lut = "off";
defparam \rr|Selector70~0 .lut_mask = 64'h11FF11FF11111111;
defparam \rr|Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N7
dffeas \rr|addr_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[1] .is_wysiwyg = "true";
defparam \rr|addr_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N6
cyclonev_lcell_comb \rr|Add4~5 (
// Equation(s):
// \rr|Add4~5_sumout  = SUM(( !\rr|addr_count [2] ) + ( VCC ) + ( \rr|Add4~10  ))
// \rr|Add4~6  = CARRY(( !\rr|addr_count [2] ) + ( VCC ) + ( \rr|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|addr_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~5_sumout ),
	.cout(\rr|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~5 .extended_lut = "off";
defparam \rr|Add4~5 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N27
cyclonev_lcell_comb \rr|Selector69~0 (
// Equation(s):
// \rr|Selector69~0_combout  = ( \rr|addr_count [2] & ( (!\rr|WideOr18~combout ) # ((\rr|S.WRITE_ADDR~q  & !\rr|Add4~5_sumout )) ) ) # ( !\rr|addr_count [2] & ( (\rr|S.WRITE_ADDR~q  & !\rr|Add4~5_sumout ) ) )

	.dataa(!\rr|S.WRITE_ADDR~q ),
	.datab(gnd),
	.datac(!\rr|Add4~5_sumout ),
	.datad(!\rr|WideOr18~combout ),
	.datae(!\rr|addr_count [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector69~0 .extended_lut = "off";
defparam \rr|Selector69~0 .lut_mask = 64'h5050FF505050FF50;
defparam \rr|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N29
dffeas \rr|addr_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[2] .is_wysiwyg = "true";
defparam \rr|addr_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \rr|Add4~1 (
// Equation(s):
// \rr|Add4~1_sumout  = SUM(( \rr|addr_count [3] ) + ( VCC ) + ( \rr|Add4~6  ))
// \rr|Add4~2  = CARRY(( \rr|addr_count [3] ) + ( VCC ) + ( \rr|Add4~6  ))

	.dataa(!\rr|addr_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~1_sumout ),
	.cout(\rr|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~1 .extended_lut = "off";
defparam \rr|Add4~1 .lut_mask = 64'h0000000000005555;
defparam \rr|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N42
cyclonev_lcell_comb \rr|Selector68~0 (
// Equation(s):
// \rr|Selector68~0_combout  = ( \rr|Add4~1_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [3])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~1_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [3]) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_ADDR~q ),
	.datac(!\rr|WideOr18~combout ),
	.datad(!\rr|addr_count [3]),
	.datae(gnd),
	.dataf(!\rr|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector68~0 .extended_lut = "off";
defparam \rr|Selector68~0 .lut_mask = 64'h00F000F033F333F3;
defparam \rr|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N43
dffeas \rr|addr_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[3] .is_wysiwyg = "true";
defparam \rr|addr_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \rr|Add4~29 (
// Equation(s):
// \rr|Add4~29_sumout  = SUM(( \rr|addr_count [4] ) + ( VCC ) + ( \rr|Add4~2  ))
// \rr|Add4~30  = CARRY(( \rr|addr_count [4] ) + ( VCC ) + ( \rr|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|addr_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~29_sumout ),
	.cout(\rr|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~29 .extended_lut = "off";
defparam \rr|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N36
cyclonev_lcell_comb \rr|Selector67~0 (
// Equation(s):
// \rr|Selector67~0_combout  = ( \rr|Add4~29_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [4])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~29_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [4]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.WRITE_ADDR~q ),
	.datac(gnd),
	.datad(!\rr|addr_count [4]),
	.datae(gnd),
	.dataf(!\rr|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector67~0 .extended_lut = "off";
defparam \rr|Selector67~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N37
dffeas \rr|addr_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[4] .is_wysiwyg = "true";
defparam \rr|addr_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N15
cyclonev_lcell_comb \rr|Add4~25 (
// Equation(s):
// \rr|Add4~25_sumout  = SUM(( \rr|addr_count [5] ) + ( VCC ) + ( \rr|Add4~30  ))
// \rr|Add4~26  = CARRY(( \rr|addr_count [5] ) + ( VCC ) + ( \rr|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|addr_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~25_sumout ),
	.cout(\rr|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~25 .extended_lut = "off";
defparam \rr|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N3
cyclonev_lcell_comb \rr|Selector66~0 (
// Equation(s):
// \rr|Selector66~0_combout  = ( \rr|Add4~25_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [5])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~25_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [5]) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr18~combout ),
	.datac(!\rr|S.WRITE_ADDR~q ),
	.datad(!\rr|addr_count [5]),
	.datae(gnd),
	.dataf(!\rr|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector66~0 .extended_lut = "off";
defparam \rr|Selector66~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \rr|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N5
dffeas \rr|addr_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[5] .is_wysiwyg = "true";
defparam \rr|addr_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N18
cyclonev_lcell_comb \rr|Add4~21 (
// Equation(s):
// \rr|Add4~21_sumout  = SUM(( \rr|addr_count [6] ) + ( VCC ) + ( \rr|Add4~26  ))
// \rr|Add4~22  = CARRY(( \rr|addr_count [6] ) + ( VCC ) + ( \rr|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|addr_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~21_sumout ),
	.cout(\rr|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~21 .extended_lut = "off";
defparam \rr|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N12
cyclonev_lcell_comb \rr|Selector65~0 (
// Equation(s):
// \rr|Selector65~0_combout  = ( \rr|Add4~21_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [6])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~21_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [6]) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_ADDR~q ),
	.datac(!\rr|WideOr18~combout ),
	.datad(!\rr|addr_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector65~0 .extended_lut = "off";
defparam \rr|Selector65~0 .lut_mask = 64'h00F000F033F333F3;
defparam \rr|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N13
dffeas \rr|addr_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[6] .is_wysiwyg = "true";
defparam \rr|addr_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N21
cyclonev_lcell_comb \rr|Add4~17 (
// Equation(s):
// \rr|Add4~17_sumout  = SUM(( \rr|addr_count [7] ) + ( VCC ) + ( \rr|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|addr_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~17 .extended_lut = "off";
defparam \rr|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N57
cyclonev_lcell_comb \rr|Selector64~0 (
// Equation(s):
// \rr|Selector64~0_combout  = ( \rr|Add4~17_sumout  & ( ((!\rr|WideOr18~combout  & \rr|addr_count [7])) # (\rr|S.WRITE_ADDR~q ) ) ) # ( !\rr|Add4~17_sumout  & ( (!\rr|WideOr18~combout  & \rr|addr_count [7]) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr18~combout ),
	.datac(!\rr|S.WRITE_ADDR~q ),
	.datad(!\rr|addr_count [7]),
	.datae(gnd),
	.dataf(!\rr|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector64~0 .extended_lut = "off";
defparam \rr|Selector64~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \rr|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N58
dffeas \rr|addr_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|addr_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|addr_count[7] .is_wysiwyg = "true";
defparam \rr|addr_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N42
cyclonev_lcell_comb \rr|LessThan2~0 (
// Equation(s):
// \rr|LessThan2~0_combout  = ( !\rr|addr_count [7] & ( !\rr|addr_count [4] & ( (!\rr|addr_count [6] & !\rr|addr_count [5]) ) ) )

	.dataa(!\rr|addr_count [6]),
	.datab(gnd),
	.datac(!\rr|addr_count [5]),
	.datad(gnd),
	.datae(!\rr|addr_count [7]),
	.dataf(!\rr|addr_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~0 .extended_lut = "off";
defparam \rr|LessThan2~0 .lut_mask = 64'hA0A0000000000000;
defparam \rr|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N36
cyclonev_lcell_comb \rr|LessThan2~1 (
// Equation(s):
// \rr|LessThan2~1_combout  = ( !\rr|addr_count [1] & ( !\rr|addr_count [3] & ( (\rr|addr_count [2] & (\rr|LessThan2~0_combout  & !\rr|addr_count [0])) ) ) )

	.dataa(!\rr|addr_count [2]),
	.datab(!\rr|LessThan2~0_combout ),
	.datac(gnd),
	.datad(!\rr|addr_count [0]),
	.datae(!\rr|addr_count [1]),
	.dataf(!\rr|addr_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~1 .extended_lut = "off";
defparam \rr|LessThan2~1 .lut_mask = 64'h1100000000000000;
defparam \rr|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N21
cyclonev_lcell_comb \rr|NS.ADDR_UPDATE~0 (
// Equation(s):
// \rr|NS.ADDR_UPDATE~0_combout  = ( \rr|S.WRITE_ADDR~q  & ( !\rr|LessThan2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|LessThan2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.ADDR_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.ADDR_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.ADDR_UPDATE~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \rr|NS.ADDR_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y62_N22
dffeas \rr|S.ADDR_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|NS.ADDR_UPDATE~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.ADDR_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.ADDR_UPDATE .is_wysiwyg = "true";
defparam \rr|S.ADDR_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N36
cyclonev_lcell_comb \rr|WideOr17 (
// Equation(s):
// \rr|WideOr17~combout  = ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.ADDR_UPDATE~q  & (!\rr|S.VAL_UPDATE~q  & ((!\rr|S.START~q ) # (\rr|S.WRITE_BG~DUPLICATE_q )))) ) )

	.dataa(!\rr|S.ADDR_UPDATE~q ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|S.VAL_UPDATE~q ),
	.datae(gnd),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr17 .extended_lut = "off";
defparam \rr|WideOr17 .lut_mask = 64'h8A008A0000000000;
defparam \rr|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y65_N58
dffeas \rr|bg_str_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y65_N11
dffeas \rr|S.WRITE_BG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N0
cyclonev_lcell_comb \rr|Add1~17 (
// Equation(s):
// \rr|Add1~17_sumout  = SUM(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \rr|Add1~18  = CARRY(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~17_sumout ),
	.cout(\rr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~17 .extended_lut = "off";
defparam \rr|Add1~17 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N48
cyclonev_lcell_comb \rr|Selector63~0 (
// Equation(s):
// \rr|Selector63~0_combout  = ( !\rr|Add1~17_sumout  & ( \rr|S.WRITE_BG~q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector63~0 .extended_lut = "off";
defparam \rr|Selector63~0 .lut_mask = 64'h3333333300000000;
defparam \rr|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N50
dffeas \rr|bg_str_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N3
cyclonev_lcell_comb \rr|Add1~13 (
// Equation(s):
// \rr|Add1~13_sumout  = SUM(( !\rr|bg_str_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))
// \rr|Add1~14  = CARRY(( !\rr|bg_str_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~13_sumout ),
	.cout(\rr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~13 .extended_lut = "off";
defparam \rr|Add1~13 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N33
cyclonev_lcell_comb \rr|Selector62~0 (
// Equation(s):
// \rr|Selector62~0_combout  = (\rr|S.WRITE_BG~q  & !\rr|Add1~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~q ),
	.datad(!\rr|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector62~0 .extended_lut = "off";
defparam \rr|Selector62~0 .lut_mask = 64'h0F000F000F000F00;
defparam \rr|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N34
dffeas \rr|bg_str_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N6
cyclonev_lcell_comb \rr|Add1~9 (
// Equation(s):
// \rr|Add1~9_sumout  = SUM(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~14  ))
// \rr|Add1~10  = CARRY(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~9_sumout ),
	.cout(\rr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~9 .extended_lut = "off";
defparam \rr|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N18
cyclonev_lcell_comb \rr|Selector61~0 (
// Equation(s):
// \rr|Selector61~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( \rr|Add1~9_sumout  ) ) # ( !\rr|S.WRITE_BG~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector61~0 .extended_lut = "off";
defparam \rr|Selector61~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \rr|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N19
dffeas \rr|bg_str_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N9
cyclonev_lcell_comb \rr|Add1~5 (
// Equation(s):
// \rr|Add1~5_sumout  = SUM(( !\rr|bg_str_count[3]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~10  ))
// \rr|Add1~6  = CARRY(( !\rr|bg_str_count[3]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~5_sumout ),
	.cout(\rr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~5 .extended_lut = "off";
defparam \rr|Add1~5 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N15
cyclonev_lcell_comb \rr|Selector60~0 (
// Equation(s):
// \rr|Selector60~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector60~0 .extended_lut = "off";
defparam \rr|Selector60~0 .lut_mask = 64'h00000000FF00FF00;
defparam \rr|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N16
dffeas \rr|bg_str_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N12
cyclonev_lcell_comb \rr|Add1~1 (
// Equation(s):
// \rr|Add1~1_sumout  = SUM(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))
// \rr|Add1~2  = CARRY(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~1_sumout ),
	.cout(\rr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~1 .extended_lut = "off";
defparam \rr|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N48
cyclonev_lcell_comb \rr|Selector59~0 (
// Equation(s):
// \rr|Selector59~0_combout  = ( \rr|Add1~1_sumout  ) # ( !\rr|Add1~1_sumout  & ( !\rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector59~0 .extended_lut = "off";
defparam \rr|Selector59~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \rr|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y65_N49
dffeas \rr|bg_str_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N15
cyclonev_lcell_comb \rr|Add1~49 (
// Equation(s):
// \rr|Add1~49_sumout  = SUM(( !\rr|bg_str_count[5]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~2  ))
// \rr|Add1~50  = CARRY(( !\rr|bg_str_count[5]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~2  ))

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~49_sumout ),
	.cout(\rr|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~49 .extended_lut = "off";
defparam \rr|Add1~49 .lut_mask = 64'h000000000000AAAA;
defparam \rr|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N36
cyclonev_lcell_comb \rr|Selector58~0 (
// Equation(s):
// \rr|Selector58~0_combout  = ( !\rr|Add1~49_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector58~0 .extended_lut = "off";
defparam \rr|Selector58~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y65_N37
dffeas \rr|bg_str_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N18
cyclonev_lcell_comb \rr|Add1~25 (
// Equation(s):
// \rr|Add1~25_sumout  = SUM(( \rr|bg_str_count[6]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~50  ))
// \rr|Add1~26  = CARRY(( \rr|bg_str_count[6]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~25_sumout ),
	.cout(\rr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~25 .extended_lut = "off";
defparam \rr|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N57
cyclonev_lcell_comb \rr|Selector57~0 (
// Equation(s):
// \rr|Selector57~0_combout  = ( \rr|bg_str_count [6] & ( \rr|Add1~25_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|Add1~25_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count [6] 
// & ( !\rr|Add1~25_sumout  & ( !\rr|WideOr17~combout  ) ) )

	.dataa(!\rr|WideOr17~combout ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector57~0 .extended_lut = "off";
defparam \rr|Selector57~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \rr|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y65_N59
dffeas \rr|bg_str_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[6] .is_wysiwyg = "true";
defparam \rr|bg_str_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y65_N49
dffeas \rr|bg_str_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0] .is_wysiwyg = "true";
defparam \rr|bg_str_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y65_N17
dffeas \rr|bg_str_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3] .is_wysiwyg = "true";
defparam \rr|bg_str_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \rr|WideOr5~0 (
// Equation(s):
// \rr|WideOr5~0_combout  = ( \rr|bg_str_count [3] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~0 .extended_lut = "off";
defparam \rr|WideOr5~0 .lut_mask = 64'h0000000004000400;
defparam \rr|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N53
dffeas \rr|bg_str_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[8] .is_wysiwyg = "true";
defparam \rr|bg_str_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N21
cyclonev_lcell_comb \rr|Add1~33 (
// Equation(s):
// \rr|Add1~33_sumout  = SUM(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))
// \rr|Add1~34  = CARRY(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~33_sumout ),
	.cout(\rr|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~33 .extended_lut = "off";
defparam \rr|Add1~33 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N54
cyclonev_lcell_comb \rr|Selector56~0 (
// Equation(s):
// \rr|Selector56~0_combout  = ( !\rr|Add1~33_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector56~0 .extended_lut = "off";
defparam \rr|Selector56~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N56
dffeas \rr|bg_str_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N24
cyclonev_lcell_comb \rr|Add1~21 (
// Equation(s):
// \rr|Add1~21_sumout  = SUM(( \rr|bg_str_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))
// \rr|Add1~22  = CARRY(( \rr|bg_str_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))

	.dataa(gnd),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~21_sumout ),
	.cout(\rr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~21 .extended_lut = "off";
defparam \rr|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \rr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N51
cyclonev_lcell_comb \rr|Selector55~0 (
// Equation(s):
// \rr|Selector55~0_combout  = ( \rr|bg_str_count [8] & ( \rr|Add1~21_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [8] & ( \rr|Add1~21_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count [8] 
// & ( !\rr|Add1~21_sumout  & ( !\rr|WideOr17~combout  ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|WideOr17~combout ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector55~0 .extended_lut = "off";
defparam \rr|Selector55~0 .lut_mask = 64'h0000F0F03333F3F3;
defparam \rr|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N52
dffeas \rr|bg_str_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N27
cyclonev_lcell_comb \rr|Add1~45 (
// Equation(s):
// \rr|Add1~45_sumout  = SUM(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~22  ))
// \rr|Add1~46  = CARRY(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~22  ))

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~45_sumout ),
	.cout(\rr|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~45 .extended_lut = "off";
defparam \rr|Add1~45 .lut_mask = 64'h000000000000AAAA;
defparam \rr|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N27
cyclonev_lcell_comb \rr|Selector54~0 (
// Equation(s):
// \rr|Selector54~0_combout  = ( !\rr|Add1~45_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector54~0 .extended_lut = "off";
defparam \rr|Selector54~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N28
dffeas \rr|bg_str_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y65_N38
dffeas \rr|bg_str_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[5] .is_wysiwyg = "true";
defparam \rr|bg_str_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y66_N55
dffeas \rr|bg_str_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7] .is_wysiwyg = "true";
defparam \rr|bg_str_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y66_N5
dffeas \rr|bg_str_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[11] .is_wysiwyg = "true";
defparam \rr|bg_str_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N30
cyclonev_lcell_comb \rr|Add1~41 (
// Equation(s):
// \rr|Add1~41_sumout  = SUM(( \rr|bg_str_count[10]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~46  ))
// \rr|Add1~42  = CARRY(( \rr|bg_str_count[10]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~41_sumout ),
	.cout(\rr|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~41 .extended_lut = "off";
defparam \rr|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N54
cyclonev_lcell_comb \rr|Selector53~0 (
// Equation(s):
// \rr|Selector53~0_combout  = ( \rr|WideOr17~combout  & ( \rr|Add1~41_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( !\rr|WideOr17~combout  & ( \rr|Add1~41_sumout  & ( (\rr|S.WRITE_BG~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|WideOr17~combout  & ( !\rr|Add1~41_sumout  & ( \rr|bg_str_count[10]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr17~combout ),
	.dataf(!\rr|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector53~0 .extended_lut = "off";
defparam \rr|Selector53~0 .lut_mask = 64'h333300003F3F0F0F;
defparam \rr|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N28
dffeas \rr|bg_str_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector53~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N33
cyclonev_lcell_comb \rr|Add1~37 (
// Equation(s):
// \rr|Add1~37_sumout  = SUM(( \rr|bg_str_count[11]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~42  ))
// \rr|Add1~38  = CARRY(( \rr|bg_str_count[11]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~37_sumout ),
	.cout(\rr|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~37 .extended_lut = "off";
defparam \rr|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N3
cyclonev_lcell_comb \rr|Selector52~0 (
// Equation(s):
// \rr|Selector52~0_combout  = ( \rr|Add1~37_sumout  & ( ((!\rr|WideOr17~combout  & \rr|bg_str_count [11])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|Add1~37_sumout  & ( (!\rr|WideOr17~combout  & \rr|bg_str_count [11]) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr17~combout ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector52~0 .extended_lut = "off";
defparam \rr|Selector52~0 .lut_mask = 64'h00F000F055F555F5;
defparam \rr|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N4
dffeas \rr|bg_str_count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N36
cyclonev_lcell_comb \rr|Add1~29 (
// Equation(s):
// \rr|Add1~29_sumout  = SUM(( !\rr|bg_str_count [12] ) + ( VCC ) + ( \rr|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~29 .extended_lut = "off";
defparam \rr|Add1~29 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N9
cyclonev_lcell_comb \rr|Selector51~0 (
// Equation(s):
// \rr|Selector51~0_combout  = ( !\rr|Add1~29_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector51~0 .extended_lut = "off";
defparam \rr|Selector51~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N10
dffeas \rr|bg_str_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[12] .is_wysiwyg = "true";
defparam \rr|bg_str_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N27
cyclonev_lcell_comb \rr|WideOr9~0 (
// Equation(s):
// \rr|WideOr9~0_combout  = ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~0 .extended_lut = "off";
defparam \rr|WideOr9~0 .lut_mask = 64'hFF00FF0000000000;
defparam \rr|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N48
cyclonev_lcell_comb \rr|LessThan0~0 (
// Equation(s):
// \rr|LessThan0~0_combout  = ( \rr|WideOr9~0_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count [7] & \rr|bg_str_count [12]))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [12]),
	.datae(gnd),
	.dataf(!\rr|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~0 .extended_lut = "off";
defparam \rr|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \rr|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N9
cyclonev_lcell_comb \rr|LessThan0~1 (
// Equation(s):
// \rr|LessThan0~1_combout  = ( \rr|LessThan0~0_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr5~0_combout  & !\rr|bg_str_count[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr5~0_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~1 .extended_lut = "off";
defparam \rr|LessThan0~1 .lut_mask = 64'h000000000C000C00;
defparam \rr|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N0
cyclonev_lcell_comb \rr|NS.BG_UPDATE~0 (
// Equation(s):
// \rr|NS.BG_UPDATE~0_combout  = ( !\rr|LessThan0~1_combout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.BG_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.BG_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.BG_UPDATE~0 .lut_mask = 64'h3333333300000000;
defparam \rr|NS.BG_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N1
dffeas \rr|S.BG_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.BG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.BG_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.BG_UPDATE .is_wysiwyg = "true";
defparam \rr|S.BG_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N9
cyclonev_lcell_comb \rr|Selector0~0 (
// Equation(s):
// \rr|Selector0~0_combout  = ( \rr|S.BG_UPDATE~q  ) # ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.START~q  & \rr_start~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.START~q ),
	.datad(!\rr_start~q ),
	.datae(gnd),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector0~0 .extended_lut = "off";
defparam \rr|Selector0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \rr|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N10
dffeas \rr|S.WRITE_BG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N21
cyclonev_lcell_comb \rr|Selector1~0 (
// Equation(s):
// \rr|Selector1~0_combout  = ( \rr|LessThan0~1_combout  & ( (\rr|S.INCR~q ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|LessThan0~1_combout  & ( \rr|S.INCR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|S.INCR~q ),
	.datae(gnd),
	.dataf(!\rr|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector1~0 .extended_lut = "off";
defparam \rr|Selector1~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \rr|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N22
dffeas \rr|S.INIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INIT .is_wysiwyg = "true";
defparam \rr|S.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N3
cyclonev_lcell_comb \rr|S.DONE~0 (
// Equation(s):
// \rr|S.DONE~0_combout  = ( \rr|LessThan1~0_combout  & ( (\rr|S.DONE~q ) # (\rr|S.INIT~q ) ) ) # ( !\rr|LessThan1~0_combout  & ( \rr|S.DONE~q  ) )

	.dataa(!\rr|S.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.DONE~q ),
	.datae(gnd),
	.dataf(!\rr|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.DONE~0 .extended_lut = "off";
defparam \rr|S.DONE~0 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \rr|S.DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N5
dffeas \rr|S.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|S.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.DONE .is_wysiwyg = "true";
defparam \rr|S.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N24
cyclonev_lcell_comb \rr|Selector50~0 (
// Equation(s):
// \rr|Selector50~0_combout  = ((\rr|S.START~q  & \rr|done~q )) # (\rr|S.DONE~q )

	.dataa(gnd),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|done~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector50~0 .extended_lut = "off";
defparam \rr|Selector50~0 .lut_mask = 64'h0F3F0F3F0F3F0F3F;
defparam \rr|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N25
dffeas \rr|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|done .is_wysiwyg = "true";
defparam \rr|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N18
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((!\rr|done~q  & \S.WAIT_RENDER~q )) # (\S.START_RENDER~q )

	.dataa(gnd),
	.datab(!\rr|done~q ),
	.datac(!\S.START_RENDER~q ),
	.datad(!\S.WAIT_RENDER~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0FCF0FCF0FCF0FCF;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y61_N19
dffeas \S.WAIT_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_RENDER .is_wysiwyg = "true";
defparam \S.WAIT_RENDER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N57
cyclonev_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = ( \S.WAIT_INPUT~q  & ( \S.DECR~q  ) ) # ( !\S.WAIT_INPUT~q  & ( \S.DECR~q  ) ) # ( \S.WAIT_INPUT~q  & ( !\S.DECR~q  ) ) # ( !\S.WAIT_INPUT~q  & ( !\S.DECR~q  & ( (!\S.START~q ) # ((\S.WAIT_DECR~q ) # (\S.WAIT_RENDER~q )) ) ) )

	.dataa(!\S.START~q ),
	.datab(gnd),
	.datac(!\S.WAIT_RENDER~q ),
	.datad(!\S.WAIT_DECR~q ),
	.datae(!\S.WAIT_INPUT~q ),
	.dataf(!\S.DECR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr2.extended_lut = "off";
defparam WideOr2.lut_mask = 64'hAFFFFFFFFFFFFFFF;
defparam WideOr2.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N33
cyclonev_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( \S.DECR~q  ) # ( !\S.DECR~q  & ( (!\S.START~q ) # (((\S.RENDER_DONE~q ) # (\S.WAIT_INCR~q )) # (\S.WAIT_RENDER~q )) ) )

	.dataa(!\S.START~q ),
	.datab(!\S.WAIT_RENDER~q ),
	.datac(!\S.WAIT_INCR~q ),
	.datad(!\S.RENDER_DONE~q ),
	.datae(gnd),
	.dataf(!\S.DECR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N30
cyclonev_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = ( \S.INCR~q  ) # ( !\S.INCR~q  & ( (!\S.START~q ) # (((\S.RENDER_DONE~q ) # (\S.WAIT_INPUT~q )) # (\S.WAIT_RENDER~q )) ) )

	.dataa(!\S.START~q ),
	.datab(!\S.WAIT_RENDER~q ),
	.datac(!\S.WAIT_INPUT~q ),
	.datad(!\S.RENDER_DONE~q ),
	.datae(gnd),
	.dataf(!\S.INCR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr0.extended_lut = "off";
defparam WideOr0.lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam WideOr0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N54
cyclonev_lcell_comb \controller|controller|clock|clk_25~0 (
// Equation(s):
// \controller|controller|clock|clk_25~0_combout  = ( !\controller|controller|clock|clk_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|clock|clk_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|clock|clk_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|clock|clk_25~0 .extended_lut = "off";
defparam \controller|controller|clock|clk_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \controller|controller|clock|clk_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N50
dffeas \controller|controller|clock|clk_25 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\controller|controller|clock|clk_25~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|clock|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|clock|clk_25 .is_wysiwyg = "true";
defparam \controller|controller|clock|clk_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N30
cyclonev_lcell_comb \controller|controller|driver|Add1~13 (
// Equation(s):
// \controller|controller|driver|Add1~13_sumout  = SUM(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add1~14  = CARRY(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~13_sumout ),
	.cout(\controller|controller|driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~13 .extended_lut = "off";
defparam \controller|controller|driver|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N56
dffeas \controller|controller|driver|vcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \controller|controller|driver|Add1~1 (
// Equation(s):
// \controller|controller|driver|Add1~1_sumout  = SUM(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))
// \controller|controller|driver|Add1~2  = CARRY(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~1_sumout ),
	.cout(\controller|controller|driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~1 .extended_lut = "off";
defparam \controller|controller|driver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N48
cyclonev_lcell_comb \controller|controller|driver|Add1~5 (
// Equation(s):
// \controller|controller|driver|Add1~5_sumout  = SUM(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))
// \controller|controller|driver|Add1~6  = CARRY(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~5_sumout ),
	.cout(\controller|controller|driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~5 .extended_lut = "off";
defparam \controller|controller|driver|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|controller|driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N25
dffeas \controller|controller|driver|vcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \controller|controller|driver|Add1~17 (
// Equation(s):
// \controller|controller|driver|Add1~17_sumout  = SUM(( \controller|controller|driver|vcount[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))
// \controller|controller|driver|Add1~18  = CARRY(( \controller|controller|driver|vcount[7]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~17_sumout ),
	.cout(\controller|controller|driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~17 .extended_lut = "off";
defparam \controller|controller|driver|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N19
dffeas \controller|controller|driver|vcount[7]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N54
cyclonev_lcell_comb \controller|controller|driver|Add1~21 (
// Equation(s):
// \controller|controller|driver|Add1~21_sumout  = SUM(( \controller|controller|driver|vcount [8] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))
// \controller|controller|driver|Add1~22  = CARRY(( \controller|controller|driver|vcount [8] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~21_sumout ),
	.cout(\controller|controller|driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~21 .extended_lut = "off";
defparam \controller|controller|driver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N59
dffeas \controller|controller|driver|vcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N20
dffeas \controller|controller|driver|vcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \controller|controller|driver|Equal5~0 (
// Equation(s):
// \controller|controller|driver|Equal5~0_combout  = ( !\controller|controller|driver|vcount [9] & ( !\controller|controller|driver|vcount [1] & ( (!\controller|controller|driver|vcount[4]~DUPLICATE_q  & (!\controller|controller|driver|vcount [8] & 
// (!\controller|controller|driver|vcount [7] & !\controller|controller|driver|vcount [2]))) ) ) )

	.dataa(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|vcount [8]),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(!\controller|controller|driver|vcount [2]),
	.datae(!\controller|controller|driver|vcount [9]),
	.dataf(!\controller|controller|driver|vcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \controller|controller|driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \controller|controller|driver|Equal4~0 (
// Equation(s):
// \controller|controller|driver|Equal4~0_combout  = ( \controller|controller|driver|vcount [0] & ( (!\controller|controller|driver|vcount [5] & \controller|controller|driver|vcount [3]) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \controller|controller|driver|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \controller|controller|driver|Selector5~0 (
// Equation(s):
// \controller|controller|driver|Selector5~0_combout  = ( \controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|vs.VFRONT~DUPLICATE_q  & ( (!\controller|controller|driver|Equal4~0_combout ) # 
// ((!\controller|controller|driver|Equal5~0_combout ) # (\controller|controller|driver|vcount[6]~DUPLICATE_q )) ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|vs.VFRONT~DUPLICATE_q  & ( 
// (!\controller|controller|driver|Equal4~0_combout ) # ((!\controller|controller|driver|Equal5~0_combout ) # (\controller|controller|driver|vcount[6]~DUPLICATE_q )) ) ) ) # ( \controller|controller|driver|Equal4~1_combout  & ( 
// !\controller|controller|driver|vs.VFRONT~DUPLICATE_q  & ( (!\controller|controller|driver|vs.VDISP~q  & (\controller|controller|driver|Equal4~0_combout  & \controller|controller|driver|vcount[6]~DUPLICATE_q )) ) ) )

	.dataa(!\controller|controller|driver|vs.VDISP~q ),
	.datab(!\controller|controller|driver|Equal4~0_combout ),
	.datac(!\controller|controller|driver|Equal5~0_combout ),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|Equal4~1_combout ),
	.dataf(!\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector5~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector5~0 .lut_mask = 64'h00000022FCFFFCFF;
defparam \controller|controller|driver|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N16
dffeas \controller|controller|driver|vs.VFRONT~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N39
cyclonev_lcell_comb \controller|controller|driver|Equal6~0 (
// Equation(s):
// \controller|controller|driver|Equal6~0_combout  = ( \controller|controller|driver|vcount [0] & ( !\controller|controller|driver|vcount [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal6~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal6~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \controller|controller|driver|Selector6~0 (
// Equation(s):
// \controller|controller|driver|Selector6~0_combout  = ( \controller|controller|driver|vcount [3] & ( \controller|controller|driver|vs.VSYNC~q  ) ) # ( !\controller|controller|driver|vcount [3] & ( \controller|controller|driver|vs.VSYNC~q  & ( 
// (!\controller|controller|driver|Equal5~0_combout ) # ((!\controller|controller|driver|Equal6~0_combout ) # (\controller|controller|driver|vcount[6]~DUPLICATE_q )) ) ) ) # ( \controller|controller|driver|vcount [3] & ( 
// !\controller|controller|driver|vs.VSYNC~q  & ( (\controller|controller|driver|Equal5~0_combout  & (\controller|controller|driver|vs.VFRONT~DUPLICATE_q  & (\controller|controller|driver|Equal6~0_combout  & 
// !\controller|controller|driver|vcount[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|Equal5~0_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.datac(!\controller|controller|driver|Equal6~0_combout ),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|vcount [3]),
	.dataf(!\controller|controller|driver|vs.VSYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector6~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector6~0 .lut_mask = 64'h00000100FAFFFFFF;
defparam \controller|controller|driver|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N50
dffeas \controller|controller|driver|vs.VSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector6~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N26
dffeas \controller|controller|driver|vcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \controller|controller|driver|Equal6~1 (
// Equation(s):
// \controller|controller|driver|Equal6~1_combout  = ( \controller|controller|driver|Equal5~0_combout  & ( (!\controller|controller|driver|vcount [3] & !\controller|controller|driver|vcount [6]) ) )

	.dataa(!\controller|controller|driver|vcount [3]),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal6~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal6~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \controller|controller|driver|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N57
cyclonev_lcell_comb \controller|controller|driver|Selector7~0 (
// Equation(s):
// \controller|controller|driver|Selector7~0_combout  = ( \controller|controller|driver|Equal6~1_combout  & ( (!\controller|controller|driver|vcount [0] & (\controller|controller|driver|vs.VBACK~q  & ((!\controller|controller|driver|vcount [5])))) # 
// (\controller|controller|driver|vcount [0] & (((\controller|controller|driver|vs.VSYNC~q  & !\controller|controller|driver|vcount [5])) # (\controller|controller|driver|vs.VBACK~q ))) ) ) # ( !\controller|controller|driver|Equal6~1_combout  & ( 
// \controller|controller|driver|vs.VBACK~q  ) )

	.dataa(!\controller|controller|driver|vcount [0]),
	.datab(!\controller|controller|driver|vs.VBACK~q ),
	.datac(!\controller|controller|driver|vs.VSYNC~q ),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector7~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector7~0 .lut_mask = 64'h3333333337113711;
defparam \controller|controller|driver|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N32
dffeas \controller|controller|driver|vs.VBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector7~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VBACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N21
cyclonev_lcell_comb \controller|controller|driver|vcount[7]~0 (
// Equation(s):
// \controller|controller|driver|vcount[7]~0_combout  = ( \controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal5~0_combout  & ( (!\controller|controller|driver|vcount [5] & (!\controller|controller|driver|vs.VBACK~q  & 
// (!\controller|controller|driver|vcount[6]~DUPLICATE_q  & !\controller|controller|driver|vcount [3]))) ) ) ) # ( !\controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal5~0_combout  & ( (\controller|controller|driver|vcount [5] & 
// (\controller|controller|driver|vs.VBACK~q  & (!\controller|controller|driver|vcount[6]~DUPLICATE_q  & !\controller|controller|driver|vcount [3]))) ) ) )

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vs.VBACK~q ),
	.datac(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(!\controller|controller|driver|vcount [0]),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[7]~0 .extended_lut = "off";
defparam \controller|controller|driver|vcount[7]~0 .lut_mask = 64'h0000000010008000;
defparam \controller|controller|driver|vcount[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \controller|controller|driver|Add0~25 (
// Equation(s):
// \controller|controller|driver|Add0~25_sumout  = SUM(( \controller|controller|driver|hcount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add0~26  = CARRY(( \controller|controller|driver|hcount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~25_sumout ),
	.cout(\controller|controller|driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~25 .extended_lut = "off";
defparam \controller|controller|driver|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \controller|controller|driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N19
dffeas \controller|controller|driver|hcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|hcount[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N15
cyclonev_lcell_comb \controller|controller|driver|Add0~9 (
// Equation(s):
// \controller|controller|driver|Add0~9_sumout  = SUM(( \controller|controller|driver|hcount[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~22  ))
// \controller|controller|driver|Add0~10  = CARRY(( \controller|controller|driver|hcount[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~9_sumout ),
	.cout(\controller|controller|driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~9 .extended_lut = "off";
defparam \controller|controller|driver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \controller|controller|driver|Add0~17 (
// Equation(s):
// \controller|controller|driver|Add0~17_sumout  = SUM(( \controller|controller|driver|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))
// \controller|controller|driver|Add0~18  = CARRY(( \controller|controller|driver|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~17_sumout ),
	.cout(\controller|controller|driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~17 .extended_lut = "off";
defparam \controller|controller|driver|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|controller|driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N18
cyclonev_lcell_comb \controller|controller|driver|hcount[6]~feeder (
// Equation(s):
// \controller|controller|driver|hcount[6]~feeder_combout  = ( \controller|controller|driver|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[6]~feeder .extended_lut = "off";
defparam \controller|controller|driver|hcount[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|driver|hcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N20
dffeas \controller|controller|driver|hcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|hcount[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N40
dffeas \controller|controller|driver|hcount[8]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N21
cyclonev_lcell_comb \controller|controller|driver|Add0~37 (
// Equation(s):
// \controller|controller|driver|Add0~37_sumout  = SUM(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))
// \controller|controller|driver|Add0~38  = CARRY(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~37_sumout ),
	.cout(\controller|controller|driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~37 .extended_lut = "off";
defparam \controller|controller|driver|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N47
dffeas \controller|controller|driver|hcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~37_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \controller|controller|driver|Add0~33 (
// Equation(s):
// \controller|controller|driver|Add0~33_sumout  = SUM(( \controller|controller|driver|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))
// \controller|controller|driver|Add0~34  = CARRY(( \controller|controller|driver|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~33_sumout ),
	.cout(\controller|controller|driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~33 .extended_lut = "off";
defparam \controller|controller|driver|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N41
dffeas \controller|controller|driver|hcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N53
dffeas \controller|controller|driver|hcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \controller|controller|driver|Equal0~0 (
// Equation(s):
// \controller|controller|driver|Equal0~0_combout  = ( !\controller|controller|driver|hcount [7] & ( \controller|controller|driver|hcount [3] & ( (\controller|controller|driver|hcount[0]~DUPLICATE_q  & (!\controller|controller|driver|hcount [8] & 
// (\controller|controller|driver|hcount [2] & \controller|controller|driver|hcount [1]))) ) ) )

	.dataa(!\controller|controller|driver|hcount[0]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hcount [8]),
	.datac(!\controller|controller|driver|hcount [2]),
	.datad(!\controller|controller|driver|hcount [1]),
	.datae(!\controller|controller|driver|hcount [7]),
	.dataf(!\controller|controller|driver|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~0 .lut_mask = 64'h0000000000040000;
defparam \controller|controller|driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N40
dffeas \controller|controller|driver|hcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|hcount[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N27
cyclonev_lcell_comb \controller|controller|driver|Add0~13 (
// Equation(s):
// \controller|controller|driver|Add0~13_sumout  = SUM(( \controller|controller|driver|hcount [9] ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~13 .extended_lut = "off";
defparam \controller|controller|driver|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N39
cyclonev_lcell_comb \controller|controller|driver|hcount[9]~feeder (
// Equation(s):
// \controller|controller|driver|hcount[9]~feeder_combout  = ( \controller|controller|driver|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[9]~feeder .extended_lut = "off";
defparam \controller|controller|driver|hcount[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|driver|hcount[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N41
dffeas \controller|controller|driver|hcount[9]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|hcount[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N5
dffeas \controller|controller|driver|hcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N23
dffeas \controller|controller|driver|hcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N51
cyclonev_lcell_comb \controller|controller|driver|Equal0~1 (
// Equation(s):
// \controller|controller|driver|Equal0~1_combout  = ( \controller|controller|driver|hcount [5] & ( (\controller|controller|driver|hcount [6] & (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount[9]~DUPLICATE_q  & 
// \controller|controller|driver|hcount [4]))) ) )

	.dataa(!\controller|controller|driver|hcount [6]),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|hcount [4]),
	.datae(!\controller|controller|driver|hcount [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~1 .lut_mask = 64'h0000000100000001;
defparam \controller|controller|driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \controller|controller|driver|Equal1~0 (
// Equation(s):
// \controller|controller|driver|Equal1~0_combout  = ( \controller|controller|driver|Equal0~0_combout  & ( !\controller|controller|driver|hcount [9] & ( (!\controller|controller|driver|hcount[4]~DUPLICATE_q  & 
// !\controller|controller|driver|hcount[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|Equal0~0_combout ),
	.dataf(!\controller|controller|driver|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal1~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal1~0 .lut_mask = 64'h0000CC0000000000;
defparam \controller|controller|driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N0
cyclonev_lcell_comb \controller|controller|driver|Equal2~0 (
// Equation(s):
// \controller|controller|driver|Equal2~0_combout  = ( \controller|controller|driver|hcount [4] & ( \controller|controller|driver|Equal0~0_combout  & ( (\controller|controller|driver|hcount [6] & (!\controller|controller|driver|hcount [5] & 
// !\controller|controller|driver|hcount[9]~DUPLICATE_q )) ) ) )

	.dataa(!\controller|controller|driver|hcount [6]),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|hcount [4]),
	.dataf(!\controller|controller|driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal2~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal2~0 .lut_mask = 64'h0000000000005000;
defparam \controller|controller|driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N57
cyclonev_lcell_comb \controller|controller|driver|Selector1~0 (
// Equation(s):
// \controller|controller|driver|Selector1~0_combout  = ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( ((\controller|controller|driver|Equal0~1_combout  & !\controller|controller|driver|hs.HDISP~q )) # (\controller|controller|driver|hs.HFRONT~q ) 
// ) ) # ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (!\controller|controller|driver|Equal0~1_combout  & (\controller|controller|driver|hs.HFRONT~q  & (!\controller|controller|driver|Equal1~0_combout ))) # 
// (\controller|controller|driver|Equal0~1_combout  & ((!\controller|controller|driver|hs.HDISP~q ) # ((\controller|controller|driver|hs.HFRONT~q  & !\controller|controller|driver|Equal1~0_combout )))) ) )

	.dataa(!\controller|controller|driver|Equal0~1_combout ),
	.datab(!\controller|controller|driver|hs.HFRONT~q ),
	.datac(!\controller|controller|driver|Equal1~0_combout ),
	.datad(!\controller|controller|driver|hs.HDISP~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector1~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector1~0 .lut_mask = 64'h7530753077337733;
defparam \controller|controller|driver|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N32
dffeas \controller|controller|driver|hs.HFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector1~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HFRONT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \controller|controller|driver|Selector2~0 (
// Equation(s):
// \controller|controller|driver|Selector2~0_combout  = ( \controller|controller|driver|Equal1~0_combout  & ( (!\controller|controller|driver|hcount [5] & (((\controller|controller|driver|hs.HSYNC~q  & !\controller|controller|driver|Equal2~0_combout )) # 
// (\controller|controller|driver|hs.HFRONT~q ))) # (\controller|controller|driver|hcount [5] & (((\controller|controller|driver|hs.HSYNC~q  & !\controller|controller|driver|Equal2~0_combout )))) ) ) # ( !\controller|controller|driver|Equal1~0_combout  & ( 
// (\controller|controller|driver|hs.HSYNC~q  & !\controller|controller|driver|Equal2~0_combout ) ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|hs.HFRONT~q ),
	.datac(!\controller|controller|driver|hs.HSYNC~q ),
	.datad(!\controller|controller|driver|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector2~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector2~0 .lut_mask = 64'h0F000F002F222F22;
defparam \controller|controller|driver|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N14
dffeas \controller|controller|driver|hs.HSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector2~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HSYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \controller|controller|driver|Selector3~0 (
// Equation(s):
// \controller|controller|driver|Selector3~0_combout  = ( \controller|controller|driver|hs.HSYNC~q  & ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( ((\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|Equal1~0_combout )) 
// # (\controller|controller|driver|Equal2~0_combout ) ) ) ) # ( !\controller|controller|driver|hs.HSYNC~q  & ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HBACK~q  & 
// !\controller|controller|driver|Equal1~0_combout ) ) ) ) # ( \controller|controller|driver|hs.HSYNC~q  & ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (\controller|controller|driver|Equal2~0_combout ) # 
// (\controller|controller|driver|hs.HBACK~q ) ) ) ) # ( !\controller|controller|driver|hs.HSYNC~q  & ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( \controller|controller|driver|hs.HBACK~q  ) ) )

	.dataa(!\controller|controller|driver|hs.HBACK~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal2~0_combout ),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(!\controller|controller|driver|hs.HSYNC~q ),
	.dataf(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector3~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector3~0 .lut_mask = 64'h55555F5F55005F0F;
defparam \controller|controller|driver|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N29
dffeas \controller|controller|driver|hs.HBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector3~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HBACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \controller|controller|driver|Selector0~0 (
// Equation(s):
// \controller|controller|driver|Selector0~0_combout  = ( \controller|controller|driver|hs.HBACK~q  & ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (!\controller|controller|driver|Equal1~0_combout  & ((\controller|controller|driver|hs.HDISP~q ) 
// # (\controller|controller|driver|Equal0~1_combout ))) ) ) ) # ( !\controller|controller|driver|hs.HBACK~q  & ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q ) # 
// (\controller|controller|driver|Equal0~1_combout ) ) ) ) # ( \controller|controller|driver|hs.HBACK~q  & ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q ) # 
// (\controller|controller|driver|Equal0~1_combout ) ) ) ) # ( !\controller|controller|driver|hs.HBACK~q  & ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q ) # 
// (\controller|controller|driver|Equal0~1_combout ) ) ) )

	.dataa(!\controller|controller|driver|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\controller|controller|driver|hs.HDISP~q ),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(!\controller|controller|driver|hs.HBACK~q ),
	.dataf(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~0 .lut_mask = 64'h5F5F5F5F5F5F5F00;
defparam \controller|controller|driver|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N56
dffeas \controller|controller|driver|hs.HDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector0~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N28
dffeas \controller|controller|driver|hs.HBACK~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector3~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HBACK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HBACK~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HBACK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N33
cyclonev_lcell_comb \controller|controller|driver|hcount[3]~1 (
// Equation(s):
// \controller|controller|driver|hcount[3]~1_combout  = ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (!\controller|controller|driver|hcount [6] & (\controller|controller|driver|hs.HBACK~DUPLICATE_q  & (!\controller|controller|driver|hs.HFRONT~q 
//  & !\controller|controller|driver|hcount [4]))) # (\controller|controller|driver|hcount [6] & (((\controller|controller|driver|hcount [4])))) ) ) # ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( (!\controller|controller|driver|hcount [6] & 
// (((\controller|controller|driver|hs.HFRONT~q  & !\controller|controller|driver|hcount [4])))) # (\controller|controller|driver|hcount [6] & (!\controller|controller|driver|hs.HBACK~DUPLICATE_q  & (!\controller|controller|driver|hs.HFRONT~q  & 
// \controller|controller|driver|hcount [4]))) ) )

	.dataa(!\controller|controller|driver|hcount [6]),
	.datab(!\controller|controller|driver|hs.HBACK~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hs.HFRONT~q ),
	.datad(!\controller|controller|driver|hcount [4]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[3]~1 .extended_lut = "off";
defparam \controller|controller|driver|hcount[3]~1 .lut_mask = 64'h0A400A4020552055;
defparam \controller|controller|driver|hcount[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \controller|controller|driver|hcount[3]~0 (
// Equation(s):
// \controller|controller|driver|hcount[3]~0_combout  = ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( \controller|controller|driver|hcount[4]~DUPLICATE_q  & ( (!\controller|controller|driver|hs.HDISP~q  & 
// (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount [9] & \controller|controller|driver|hcount[3]~1_combout ))) ) ) ) # ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( 
// \controller|controller|driver|hcount[4]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q  & (\controller|controller|driver|Equal0~0_combout  & (!\controller|controller|driver|hcount [9] & \controller|controller|driver|hcount[3]~1_combout ))) ) ) 
// ) # ( \controller|controller|driver|hcount[5]~DUPLICATE_q  & ( !\controller|controller|driver|hcount[4]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q  & (\controller|controller|driver|Equal0~0_combout  & (!\controller|controller|driver|hcount 
// [9] & \controller|controller|driver|hcount[3]~1_combout ))) ) ) ) # ( !\controller|controller|driver|hcount[5]~DUPLICATE_q  & ( !\controller|controller|driver|hcount[4]~DUPLICATE_q  & ( (\controller|controller|driver|hs.HDISP~q  & 
// (\controller|controller|driver|Equal0~0_combout  & (!\controller|controller|driver|hcount [9] & \controller|controller|driver|hcount[3]~1_combout ))) ) ) )

	.dataa(!\controller|controller|driver|hs.HDISP~q ),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount [9]),
	.datad(!\controller|controller|driver|hcount[3]~1_combout ),
	.datae(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.dataf(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[3]~0 .extended_lut = "off";
defparam \controller|controller|driver|hcount[3]~0 .lut_mask = 64'h0010001000100002;
defparam \controller|controller|driver|hcount[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N35
dffeas \controller|controller|driver|hcount[0]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N3
cyclonev_lcell_comb \controller|controller|driver|Add0~5 (
// Equation(s):
// \controller|controller|driver|Add0~5_sumout  = SUM(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))
// \controller|controller|driver|Add0~6  = CARRY(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~5_sumout ),
	.cout(\controller|controller|driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~5 .extended_lut = "off";
defparam \controller|controller|driver|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N59
dffeas \controller|controller|driver|hcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~5_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \controller|controller|driver|Add0~1 (
// Equation(s):
// \controller|controller|driver|Add0~1_sumout  = SUM(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))
// \controller|controller|driver|Add0~2  = CARRY(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~1_sumout ),
	.cout(\controller|controller|driver|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~1 .extended_lut = "off";
defparam \controller|controller|driver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N56
dffeas \controller|controller|driver|hcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~1_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N9
cyclonev_lcell_comb \controller|controller|driver|Add0~29 (
// Equation(s):
// \controller|controller|driver|Add0~29_sumout  = SUM(( \controller|controller|driver|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))
// \controller|controller|driver|Add0~30  = CARRY(( \controller|controller|driver|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~29_sumout ),
	.cout(\controller|controller|driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~29 .extended_lut = "off";
defparam \controller|controller|driver|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N52
dffeas \controller|controller|driver|hcount[3]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \controller|controller|driver|Add0~21 (
// Equation(s):
// \controller|controller|driver|Add0~21_sumout  = SUM(( \controller|controller|driver|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))
// \controller|controller|driver|Add0~22  = CARRY(( \controller|controller|driver|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~21_sumout ),
	.cout(\controller|controller|driver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~21 .extended_lut = "off";
defparam \controller|controller|driver|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|controller|driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N4
dffeas \controller|controller|driver|hcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N22
dffeas \controller|controller|driver|hcount[5]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[5]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \controller|controller|driver|Selector0~1 (
// Equation(s):
// \controller|controller|driver|Selector0~1_combout  = ( \controller|controller|driver|Equal0~0_combout  & ( !\controller|controller|driver|hcount[4]~DUPLICATE_q  & ( (\controller|controller|driver|hcount[5]~DUPLICATE_q  & 
// (\controller|controller|driver|hs.HBACK~DUPLICATE_q  & (!\controller|controller|driver|hcount [9] & !\controller|controller|driver|hcount[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|hcount[5]~DUPLICATE_q ),
	.datab(!\controller|controller|driver|hs.HBACK~DUPLICATE_q ),
	.datac(!\controller|controller|driver|hcount [9]),
	.datad(!\controller|controller|driver|hcount[6]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|Equal0~0_combout ),
	.dataf(!\controller|controller|driver|hcount[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~1 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~1 .lut_mask = 64'h0000100000000000;
defparam \controller|controller|driver|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N17
dffeas \controller|controller|driver|vs.VFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N42
cyclonev_lcell_comb \controller|controller|driver|Equal5~1 (
// Equation(s):
// \controller|controller|driver|Equal5~1_combout  = ( \controller|controller|driver|Equal5~0_combout  & ( (\controller|controller|driver|Equal4~0_combout  & !\controller|controller|driver|vcount [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal4~0_combout ),
	.datad(!\controller|controller|driver|vcount [6]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~1 .lut_mask = 64'h000000000F000F00;
defparam \controller|controller|driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N0
cyclonev_lcell_comb \controller|controller|driver|vcount[7]~2 (
// Equation(s):
// \controller|controller|driver|vcount[7]~2_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal5~1_combout  & ( ((\controller|controller|driver|vs.VFRONT~q ) # (\controller|controller|driver|Selector0~1_combout )) 
// # (\controller|controller|driver|vcount[7]~0_combout ) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal5~1_combout  & ( (\controller|controller|driver|Selector0~1_combout ) # 
// (\controller|controller|driver|Equal4~2_combout ) ) ) ) # ( \controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|Equal5~1_combout  & ( ((\controller|controller|driver|vcount[7]~0_combout  & 
// !\controller|controller|driver|vs.VFRONT~q )) # (\controller|controller|driver|Selector0~1_combout ) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|Equal5~1_combout  & ( 
// (\controller|controller|driver|Selector0~1_combout ) # (\controller|controller|driver|Equal4~2_combout ) ) ) )

	.dataa(!\controller|controller|driver|Equal4~2_combout ),
	.datab(!\controller|controller|driver|vcount[7]~0_combout ),
	.datac(!\controller|controller|driver|Selector0~1_combout ),
	.datad(!\controller|controller|driver|vs.VFRONT~q ),
	.datae(!\controller|controller|driver|vs.VDISP~q ),
	.dataf(!\controller|controller|driver|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[7]~2 .extended_lut = "off";
defparam \controller|controller|driver|vcount[7]~2 .lut_mask = 64'h5F5F3F0F5F5F3FFF;
defparam \controller|controller|driver|vcount[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N4
dffeas \controller|controller|driver|vcount[9]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N57
cyclonev_lcell_comb \controller|controller|driver|Add1~25 (
// Equation(s):
// \controller|controller|driver|Add1~25_sumout  = SUM(( \controller|controller|driver|vcount[9]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~25 .extended_lut = "off";
defparam \controller|controller|driver|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N5
dffeas \controller|controller|driver|vcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N33
cyclonev_lcell_comb \controller|controller|driver|Equal4~1 (
// Equation(s):
// \controller|controller|driver|Equal4~1_combout  = ( \controller|controller|driver|vcount [8] & ( \controller|controller|driver|vcount [7] & ( (!\controller|controller|driver|vcount [9] & (\controller|controller|driver|vcount [2] & 
// (\controller|controller|driver|vcount [1] & \controller|controller|driver|vcount[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|vcount [9]),
	.datab(!\controller|controller|driver|vcount [2]),
	.datac(!\controller|controller|driver|vcount [1]),
	.datad(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|vcount [8]),
	.dataf(!\controller|controller|driver|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~1 .lut_mask = 64'h0000000000000002;
defparam \controller|controller|driver|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N51
cyclonev_lcell_comb \controller|controller|driver|Equal4~2 (
// Equation(s):
// \controller|controller|driver|Equal4~2_combout  = ( \controller|controller|driver|Equal4~0_combout  & ( (\controller|controller|driver|Equal4~1_combout  & \controller|controller|driver|vcount [6]) ) )

	.dataa(!\controller|controller|driver|Equal4~1_combout ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~2 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~2 .lut_mask = 64'h0000000005050505;
defparam \controller|controller|driver|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N45
cyclonev_lcell_comb \controller|controller|driver|vcount[7]~1 (
// Equation(s):
// \controller|controller|driver|vcount[7]~1_combout  = ( \controller|controller|driver|Equal5~1_combout  & ( (!\controller|controller|driver|vs.VDISP~q  & (\controller|controller|driver|Equal4~2_combout )) # (\controller|controller|driver|vs.VDISP~q  & 
// (((\controller|controller|driver|vcount[7]~0_combout ) # (\controller|controller|driver|vs.VFRONT~q )))) ) ) # ( !\controller|controller|driver|Equal5~1_combout  & ( (!\controller|controller|driver|vs.VDISP~q  & 
// (\controller|controller|driver|Equal4~2_combout )) # (\controller|controller|driver|vs.VDISP~q  & (((!\controller|controller|driver|vs.VFRONT~q  & \controller|controller|driver|vcount[7]~0_combout )))) ) )

	.dataa(!\controller|controller|driver|Equal4~2_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|vs.VDISP~q ),
	.datad(!\controller|controller|driver|vcount[7]~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[7]~1 .extended_lut = "off";
defparam \controller|controller|driver|vcount[7]~1 .lut_mask = 64'h505C505C535F535F;
defparam \controller|controller|driver|vcount[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N23
dffeas \controller|controller|driver|vcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \controller|controller|driver|Add1~29 (
// Equation(s):
// \controller|controller|driver|Add1~29_sumout  = SUM(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))
// \controller|controller|driver|Add1~30  = CARRY(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~29_sumout ),
	.cout(\controller|controller|driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~29 .extended_lut = "off";
defparam \controller|controller|driver|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N11
dffeas \controller|controller|driver|vcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N36
cyclonev_lcell_comb \controller|controller|driver|Add1~37 (
// Equation(s):
// \controller|controller|driver|Add1~37_sumout  = SUM(( \controller|controller|driver|vcount [2] ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))
// \controller|controller|driver|Add1~38  = CARRY(( \controller|controller|driver|vcount [2] ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~37_sumout ),
	.cout(\controller|controller|driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~37 .extended_lut = "off";
defparam \controller|controller|driver|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N41
dffeas \controller|controller|driver|vcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~37_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \controller|controller|driver|Add1~9 (
// Equation(s):
// \controller|controller|driver|Add1~9_sumout  = SUM(( \controller|controller|driver|vcount [3] ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))
// \controller|controller|driver|Add1~10  = CARRY(( \controller|controller|driver|vcount [3] ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~9_sumout ),
	.cout(\controller|controller|driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~9 .extended_lut = "off";
defparam \controller|controller|driver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N29
dffeas \controller|controller|driver|vcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~9_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N42
cyclonev_lcell_comb \controller|controller|driver|Add1~33 (
// Equation(s):
// \controller|controller|driver|Add1~33_sumout  = SUM(( \controller|controller|driver|vcount [4] ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))
// \controller|controller|driver|Add1~34  = CARRY(( \controller|controller|driver|vcount [4] ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~33_sumout ),
	.cout(\controller|controller|driver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~33 .extended_lut = "off";
defparam \controller|controller|driver|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N55
dffeas \controller|controller|driver|vcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N38
dffeas \controller|controller|driver|vcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~1_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[7]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N6
cyclonev_lcell_comb \controller|controller|driver|Equal7~0 (
// Equation(s):
// \controller|controller|driver|Equal7~0_combout  = ( !\controller|controller|driver|vcount [6] & ( (\controller|controller|driver|Equal5~0_combout  & (!\controller|controller|driver|vcount [3] & !\controller|controller|driver|vcount [0])) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|Equal5~0_combout ),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal7~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal7~0 .lut_mask = 64'h3000300000000000;
defparam \controller|controller|driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \controller|controller|driver|Selector4~0 (
// Equation(s):
// \controller|controller|driver|Selector4~0_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q ) # 
// (!\controller|controller|driver|Equal7~0_combout )) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q ) # 
// (!\controller|controller|driver|Equal7~0_combout )) ) ) ) # ( \controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|Equal4~2_combout  & ( (!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q ) # 
// (!\controller|controller|driver|Equal7~0_combout )) ) ) )

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vs.VBACK~q ),
	.datac(!\controller|controller|driver|Equal7~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|driver|vs.VDISP~q ),
	.dataf(!\controller|controller|driver|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector4~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector4~0 .lut_mask = 64'h0000FEFEFEFEFEFE;
defparam \controller|controller|driver|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N14
dffeas \controller|controller|driver|vs.VDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector4~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y70_N23
dffeas \controller|controller|driver|vblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VDISP~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vblank .is_wysiwyg = "true";
defparam \controller|controller|driver|vblank .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y70_N20
dffeas \controller|controller|driver|hblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HDISP~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hblank .is_wysiwyg = "true";
defparam \controller|controller|driver|hblank .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N6
cyclonev_lcell_comb \controller|controller|driver|vga_blank (
// Equation(s):
// \controller|controller|driver|vga_blank~combout  = ( \controller|controller|driver|hblank~q  ) # ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_blank .extended_lut = "off";
defparam \controller|controller|driver|vga_blank .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \controller|controller|driver|vga_blank .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N18
cyclonev_lcell_comb \controller|controller|driver|y[0]~0 (
// Equation(s):
// \controller|controller|driver|y[0]~0_combout  = ( \controller|controller|driver|vcount [0] & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[0]~0 .extended_lut = "off";
defparam \controller|controller|driver|y[0]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \controller|controller|driver|y[1]~1 (
// Equation(s):
// \controller|controller|driver|y[1]~1_combout  = ( !\controller|controller|driver|vblank~q  & ( \controller|controller|driver|vcount [1] ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|driver|vblank~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[1]~1 .extended_lut = "off";
defparam \controller|controller|driver|y[1]~1 .lut_mask = 64'h3333000033330000;
defparam \controller|controller|driver|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N36
cyclonev_lcell_comb \controller|controller|driver|y[2]~2 (
// Equation(s):
// \controller|controller|driver|y[2]~2_combout  = ( \controller|controller|driver|vcount [2] & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[2]~2 .extended_lut = "off";
defparam \controller|controller|driver|y[2]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N38
dffeas \controller|controller|switch_buffer (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y61_N2
dffeas \controller|WRITE_S.ITERATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y61_N34
dffeas \controller|WRITE_S.DELAY~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N51
cyclonev_lcell_comb \controller|WideOr4 (
// Equation(s):
// \controller|WideOr4~combout  = ( !\controller|WRITE_S.CHECK~q  & ( (\S.START~q  & (!\controller|WRITE_S.WRITE_DONE~q  & (!\controller|WRITE_S.DELAY~DUPLICATE_q  & !\controller|WRITE_S.WRITE_START~q ))) ) )

	.dataa(!\S.START~q ),
	.datab(!\controller|WRITE_S.WRITE_DONE~q ),
	.datac(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.WRITE_START~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.CHECK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4 .extended_lut = "off";
defparam \controller|WideOr4 .lut_mask = 64'h4000400000000000;
defparam \controller|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N0
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|address_count [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add1~2  = CARRY(( \controller|address_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N36
cyclonev_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [0])) # (\controller|Add1~1_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [0]) ) )

	.dataa(gnd),
	.datab(!\controller|Add1~1_sumout ),
	.datac(!\controller|WideOr4~combout ),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector16~0 .extended_lut = "off";
defparam \controller|Selector16~0 .lut_mask = 64'h00F000F033F333F3;
defparam \controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N38
dffeas \controller|address_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0] .is_wysiwyg = "true";
defparam \controller|address_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N3
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~6  = CARRY(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N54
cyclonev_lcell_comb \controller|Selector15~0 (
// Equation(s):
// \controller|Selector15~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [1])) # (\controller|Add1~5_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [1]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~5_sumout ),
	.datad(!\controller|address_count [1]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector15~0 .extended_lut = "off";
defparam \controller|Selector15~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N56
dffeas \controller|address_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[1] .is_wysiwyg = "true";
defparam \controller|address_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N6
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|address_count[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~10  = CARRY(( \controller|address_count[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N55
dffeas \controller|address_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2] .is_wysiwyg = "true";
defparam \controller|address_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N54
cyclonev_lcell_comb \controller|Selector14~0 (
// Equation(s):
// \controller|Selector14~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~q  & \controller|Add1~9_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~q  & \controller|Add1~9_sumout )) # 
// (\controller|address_count [2]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(gnd),
	.datac(!\controller|Add1~9_sumout ),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector14~0 .extended_lut = "off";
defparam \controller|Selector14~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N56
dffeas \controller|address_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N9
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N27
cyclonev_lcell_comb \controller|Selector13~0 (
// Equation(s):
// \controller|Selector13~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~q  & \controller|Add1~13_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~q  & \controller|Add1~13_sumout )) # 
// (\controller|address_count [3]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(gnd),
	.datac(!\controller|Add1~13_sumout ),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector13~0 .extended_lut = "off";
defparam \controller|Selector13~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N29
dffeas \controller|address_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[3] .is_wysiwyg = "true";
defparam \controller|address_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N12
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|address_count[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~18  = CARRY(( \controller|address_count[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N58
dffeas \controller|address_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4] .is_wysiwyg = "true";
defparam \controller|address_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N57
cyclonev_lcell_comb \controller|Selector12~0 (
// Equation(s):
// \controller|Selector12~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~q  & \controller|Add1~17_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~q  & \controller|Add1~17_sumout )) # 
// (\controller|address_count [4]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(gnd),
	.datac(!\controller|Add1~17_sumout ),
	.datad(!\controller|address_count [4]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector12~0 .extended_lut = "off";
defparam \controller|Selector12~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N59
dffeas \controller|address_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N15
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|address_count[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~22  = CARRY(( \controller|address_count[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N26
dffeas \controller|address_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5] .is_wysiwyg = "true";
defparam \controller|address_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N24
cyclonev_lcell_comb \controller|Selector11~0 (
// Equation(s):
// \controller|Selector11~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|Add1~21_sumout  & \controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|Add1~21_sumout  & \controller|WRITE_S.ITERATE~q )) # 
// (\controller|address_count [5]) ) )

	.dataa(gnd),
	.datab(!\controller|Add1~21_sumout ),
	.datac(!\controller|WRITE_S.ITERATE~q ),
	.datad(!\controller|address_count [5]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector11~0 .extended_lut = "off";
defparam \controller|Selector11~0 .lut_mask = 64'h03FF03FF03030303;
defparam \controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N25
dffeas \controller|address_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N18
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|address_count[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~26  = CARRY(( \controller|address_count[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N40
dffeas \controller|address_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6] .is_wysiwyg = "true";
defparam \controller|address_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N39
cyclonev_lcell_comb \controller|Selector10~0 (
// Equation(s):
// \controller|Selector10~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~q  & \controller|Add1~25_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~q  & \controller|Add1~25_sumout )) # 
// (\controller|address_count [6]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(gnd),
	.datac(!\controller|Add1~25_sumout ),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector10~0 .extended_lut = "off";
defparam \controller|Selector10~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N41
dffeas \controller|address_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N21
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~30  = CARRY(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N21
cyclonev_lcell_comb \controller|Selector9~0 (
// Equation(s):
// \controller|Selector9~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|Add1~29_sumout  & \controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|Add1~29_sumout  & 
// \controller|WRITE_S.ITERATE~DUPLICATE_q )) # (\controller|address_count [7]) ) )

	.dataa(!\controller|address_count [7]),
	.datab(gnd),
	.datac(!\controller|Add1~29_sumout ),
	.datad(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector9~0 .extended_lut = "off";
defparam \controller|Selector9~0 .lut_mask = 64'h555F555F000F000F;
defparam \controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N23
dffeas \controller|address_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[7] .is_wysiwyg = "true";
defparam \controller|address_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N24
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~34  = CARRY(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N51
cyclonev_lcell_comb \controller|Selector8~0 (
// Equation(s):
// \controller|Selector8~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [8])) # (\controller|Add1~33_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [8]) ) )

	.dataa(!\controller|Add1~33_sumout ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector8~0 .extended_lut = "off";
defparam \controller|Selector8~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N53
dffeas \controller|address_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8] .is_wysiwyg = "true";
defparam \controller|address_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N27
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))
// \controller|Add1~38  = CARRY(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N57
cyclonev_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [9])) # (\controller|Add1~37_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [9]) ) )

	.dataa(!\controller|Add1~37_sumout ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [9]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector7~0 .extended_lut = "off";
defparam \controller|Selector7~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N59
dffeas \controller|address_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[9] .is_wysiwyg = "true";
defparam \controller|address_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N30
cyclonev_lcell_comb \controller|Add1~41 (
// Equation(s):
// \controller|Add1~41_sumout  = SUM(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~42  = CARRY(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~41_sumout ),
	.cout(\controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~41 .extended_lut = "off";
defparam \controller|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N45
cyclonev_lcell_comb \controller|Selector6~0 (
// Equation(s):
// \controller|Selector6~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [10])) # (\controller|Add1~41_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [10]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~41_sumout ),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector6~0 .extended_lut = "off";
defparam \controller|Selector6~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N47
dffeas \controller|address_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10] .is_wysiwyg = "true";
defparam \controller|address_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N33
cyclonev_lcell_comb \controller|Add1~45 (
// Equation(s):
// \controller|Add1~45_sumout  = SUM(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))
// \controller|Add1~46  = CARRY(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~45_sumout ),
	.cout(\controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~45 .extended_lut = "off";
defparam \controller|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N48
cyclonev_lcell_comb \controller|Selector5~0 (
// Equation(s):
// \controller|Selector5~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [11])) # (\controller|Add1~45_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [11]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~45_sumout ),
	.datad(!\controller|address_count [11]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector5~0 .extended_lut = "off";
defparam \controller|Selector5~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N49
dffeas \controller|address_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[11] .is_wysiwyg = "true";
defparam \controller|address_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N36
cyclonev_lcell_comb \controller|Add1~49 (
// Equation(s):
// \controller|Add1~49_sumout  = SUM(( \controller|address_count [12] ) + ( GND ) + ( \controller|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~49 .extended_lut = "off";
defparam \controller|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N42
cyclonev_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = ( \controller|WRITE_S.ITERATE~DUPLICATE_q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [12])) # (\controller|Add1~49_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~DUPLICATE_q  & ( 
// (!\controller|WideOr4~combout  & \controller|address_count [12]) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~49_sumout ),
	.datad(!\controller|address_count [12]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector4~0 .extended_lut = "off";
defparam \controller|Selector4~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y61_N43
dffeas \controller|address_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12] .is_wysiwyg = "true";
defparam \controller|address_count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y61_N46
dffeas \controller|address_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N36
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|address_count [11] & ( !\controller|address_count [8] & ( (\controller|address_count [12] & (!\controller|address_count[10]~DUPLICATE_q  & \controller|address_count [9])) ) ) )

	.dataa(gnd),
	.datab(!\controller|address_count [12]),
	.datac(!\controller|address_count[10]~DUPLICATE_q ),
	.datad(!\controller|address_count [9]),
	.datae(!\controller|address_count [11]),
	.dataf(!\controller|address_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h0030000000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N6
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|address_count[4]~DUPLICATE_q  & ( \controller|address_count [5] & ( (\controller|address_count [3] & (!\controller|address_count[6]~DUPLICATE_q  & \controller|address_count[2]~DUPLICATE_q )) ) ) )

	.dataa(!\controller|address_count [3]),
	.datab(!\controller|address_count[6]~DUPLICATE_q ),
	.datac(!\controller|address_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\controller|address_count[4]~DUPLICATE_q ),
	.dataf(!\controller|address_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000000404;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N18
cyclonev_lcell_comb \controller|Equal0~2 (
// Equation(s):
// \controller|Equal0~2_combout  = ( \controller|Equal0~1_combout  & ( (\controller|address_count [7] & (\controller|Equal0~0_combout  & (\controller|address_count [1] & \controller|address_count [0]))) ) )

	.dataa(!\controller|address_count [7]),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|address_count [1]),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~2 .extended_lut = "off";
defparam \controller|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N3
cyclonev_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = ( \controller|Equal0~2_combout  & ( (!\S.START~q ) # (\controller|WRITE_S.CHECK~q ) ) ) # ( !\controller|Equal0~2_combout  & ( !\S.START~q  ) )

	.dataa(!\S.START~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WRITE_S.CHECK~q ),
	.datae(gnd),
	.dataf(!\controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector0~0 .extended_lut = "off";
defparam \controller|Selector0~0 .lut_mask = 64'hAAAAAAAAAAFFAAFF;
defparam \controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N4
dffeas \controller|WRITE_S.WRITE_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_DONE .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N30
cyclonev_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = ( \controller|WRITE_S.WRITE_DONE~q  ) # ( !\controller|WRITE_S.WRITE_DONE~q  & ( (!\controller|controller|switch_buffer~q  & \controller|WRITE_S.WAIT_SWITCH~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~q ),
	.datad(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WRITE_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~0 .extended_lut = "off";
defparam \controller|Selector1~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N32
dffeas \controller|WRITE_S.WAIT_SWITCH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WAIT_SWITCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WAIT_SWITCH .is_wysiwyg = "true";
defparam \controller|WRITE_S.WAIT_SWITCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N9
cyclonev_lcell_comb \controller|WRITE_NS.WRITE_START~0 (
// Equation(s):
// \controller|WRITE_NS.WRITE_START~0_combout  = ( \controller|controller|switch_buffer~q  & ( \controller|WRITE_S.WAIT_SWITCH~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|switch_buffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.WRITE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.WRITE_START~0 .extended_lut = "off";
defparam \controller|WRITE_NS.WRITE_START~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|WRITE_NS.WRITE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N10
dffeas \controller|WRITE_S.WRITE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.WRITE_START~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_START .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N6
cyclonev_lcell_comb \controller|WRITE_NS~0 (
// Equation(s):
// \controller|WRITE_NS~0_combout  = (\controller|WRITE_S.WRITE_START~q ) # (\controller|WRITE_S.ITERATE~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller|WRITE_S.WRITE_START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS~0 .extended_lut = "off";
defparam \controller|WRITE_NS~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \controller|WRITE_NS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N8
dffeas \controller|WRITE_S.CHECK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N54
cyclonev_lcell_comb \controller|WideOr5 (
// Equation(s):
// \controller|WideOr5~combout  = ( !\controller|WRITE_S.WRITE_DONE~q  & ( (\S.START~q  & (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & (!\controller|WRITE_S.CHECK~q  & !\controller|WRITE_S.WRITE_START~q ))) ) )

	.dataa(!\S.START~q ),
	.datab(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.CHECK~q ),
	.datad(!\controller|WRITE_S.WRITE_START~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WRITE_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5 .extended_lut = "off";
defparam \controller|WideOr5 .lut_mask = 64'h4000400000000000;
defparam \controller|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N12
cyclonev_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = ( \controller|delay_count [0] & ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( !\controller|WideOr5~combout  ) ) ) # ( !\controller|delay_count [0] & ( \controller|WRITE_S.DELAY~DUPLICATE_q  ) ) # ( 
// \controller|delay_count [0] & ( !\controller|WRITE_S.DELAY~DUPLICATE_q  & ( !\controller|WideOr5~combout  ) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr5~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|delay_count [0]),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector20~0 .extended_lut = "off";
defparam \controller|Selector20~0 .lut_mask = 64'h0000CCCCFFFFCCCC;
defparam \controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N14
dffeas \controller|delay_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[0] .is_wysiwyg = "true";
defparam \controller|delay_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y61_N47
dffeas \controller|delay_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1] .is_wysiwyg = "true";
defparam \controller|delay_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N45
cyclonev_lcell_comb \controller|Selector19~0 (
// Equation(s):
// \controller|Selector19~0_combout  = ( \controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|delay_count [0] & ((\controller|delay_count [1]))) # (\controller|delay_count [0] & ((!\controller|WideOr5~combout ) # (!\controller|delay_count [1]))) ) ) # ( 
// !\controller|WRITE_S.DELAY~DUPLICATE_q  & ( (!\controller|WideOr5~combout  & \controller|delay_count [1]) ) )

	.dataa(!\controller|WideOr5~combout ),
	.datab(gnd),
	.datac(!\controller|delay_count [0]),
	.datad(!\controller|delay_count [1]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector19~0 .extended_lut = "off";
defparam \controller|Selector19~0 .lut_mask = 64'h00AA00AA0FFA0FFA;
defparam \controller|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N46
dffeas \controller|delay_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|delay_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N42
cyclonev_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = ( \controller|delay_count[1]~DUPLICATE_q  & ( (!\controller|delay_count [2] & (((\controller|delay_count [0] & \controller|WRITE_S.DELAY~q )))) # (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # 
// ((!\controller|delay_count [0] & \controller|WRITE_S.DELAY~q )))) ) ) # ( !\controller|delay_count[1]~DUPLICATE_q  & ( (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ))) ) )

	.dataa(!\controller|WideOr5~combout ),
	.datab(!\controller|delay_count [0]),
	.datac(!\controller|WRITE_S.DELAY~q ),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|delay_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector18~0 .extended_lut = "off";
defparam \controller|Selector18~0 .lut_mask = 64'h00AF00AF03AE03AE;
defparam \controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N44
dffeas \controller|delay_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[2] .is_wysiwyg = "true";
defparam \controller|delay_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N48
cyclonev_lcell_comb \controller|Selector17~0 (
// Equation(s):
// \controller|Selector17~0_combout  = ( \controller|delay_count [3] & ( \controller|delay_count[1]~DUPLICATE_q  & ( (!\controller|WideOr5~combout ) # ((\controller|WRITE_S.DELAY~q  & ((!\controller|delay_count [0]) # (!\controller|delay_count [2])))) ) ) ) 
// # ( !\controller|delay_count [3] & ( \controller|delay_count[1]~DUPLICATE_q  & ( (\controller|WRITE_S.DELAY~q  & (\controller|delay_count [0] & \controller|delay_count [2])) ) ) ) # ( \controller|delay_count [3] & ( !\controller|delay_count[1]~DUPLICATE_q 
//  & ( (!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ) ) ) )

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(!\controller|delay_count [0]),
	.datac(!\controller|WideOr5~combout ),
	.datad(!\controller|delay_count [2]),
	.datae(!\controller|delay_count [3]),
	.dataf(!\controller|delay_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector17~0 .extended_lut = "off";
defparam \controller|Selector17~0 .lut_mask = 64'h0000F5F50011F5F4;
defparam \controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N50
dffeas \controller|delay_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[3] .is_wysiwyg = "true";
defparam \controller|delay_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N30
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~0 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~0_combout  = ( \controller|delay_count [2] & ( (\controller|delay_count [0] & (!\controller|delay_count [3] & \controller|delay_count [1])) ) )

	.dataa(gnd),
	.datab(!\controller|delay_count [0]),
	.datac(!\controller|delay_count [3]),
	.datad(!\controller|delay_count [1]),
	.datae(gnd),
	.dataf(!\controller|delay_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~0 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~0 .lut_mask = 64'h0000000000300030;
defparam \controller|WRITE_NS.ITERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N33
cyclonev_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = ( \controller|Equal0~2_combout  & ( (!\controller|WRITE_NS.ITERATE~0_combout  & \controller|WRITE_S.DELAY~q ) ) ) # ( !\controller|Equal0~2_combout  & ( ((!\controller|WRITE_NS.ITERATE~0_combout  & 
// \controller|WRITE_S.DELAY~q )) # (\controller|WRITE_S.CHECK~q ) ) )

	.dataa(!\controller|WRITE_S.CHECK~q ),
	.datab(gnd),
	.datac(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datad(!\controller|WRITE_S.DELAY~q ),
	.datae(gnd),
	.dataf(!\controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector2~0 .extended_lut = "off";
defparam \controller|Selector2~0 .lut_mask = 64'h55F555F500F000F0;
defparam \controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N35
dffeas \controller|WRITE_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y61_N0
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~1 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~1_combout  = ( \controller|WRITE_NS.ITERATE~0_combout  & ( \controller|WRITE_S.DELAY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.DELAY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~1 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|WRITE_NS.ITERATE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y61_N1
dffeas \controller|WRITE_S.ITERATE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N57
cyclonev_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = ( !\controller|WRITE_S.WAIT_SWITCH~q  & ( (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & !\controller|WRITE_S.DELAY~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~0 .extended_lut = "off";
defparam \controller|Selector3~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N33
cyclonev_lcell_comb \controller|Selector3~1 (
// Equation(s):
// \controller|Selector3~1_combout  = ( \controller|WRITE_S.WRITE_DONE~q  ) # ( !\controller|WRITE_S.WRITE_DONE~q  & ( (\controller|vga_write_done~q  & ((!\S.START~q ) # ((!\controller|Selector3~0_combout ) # (\controller|WRITE_S.CHECK~q )))) ) )

	.dataa(!\S.START~q ),
	.datab(!\controller|Selector3~0_combout ),
	.datac(!\controller|WRITE_S.CHECK~q ),
	.datad(!\controller|vga_write_done~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WRITE_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~1 .extended_lut = "off";
defparam \controller|Selector3~1 .lut_mask = 64'h00EF00EFFFFFFFFF;
defparam \controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N35
dffeas \controller|vga_write_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vga_write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vga_write_done .is_wysiwyg = "true";
defparam \controller|vga_write_done .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y61_N28
dffeas \controller|controller|SWITCH_S.RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.RESET .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N12
cyclonev_lcell_comb \controller|controller|Selector2~0 (
// Equation(s):
// \controller|controller|Selector2~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( (!\controller|controller|Selector0~0_combout  & (((\controller|controller|count [3])))) # (\controller|controller|Selector0~0_combout  & 
// (((!\controller|controller|count [3]) # (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [3] & 
// ((\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(!\controller|controller|count [3]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector2~0 .extended_lut = "off";
defparam \controller|controller|Selector2~0 .lut_mask = 64'h007700770FF70FF7;
defparam \controller|controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N14
dffeas \controller|controller|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[3] .is_wysiwyg = "true";
defparam \controller|controller|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \controller|controller|driver|disp_done~0 (
// Equation(s):
// \controller|controller|driver|disp_done~0_combout  = ( \controller|controller|driver|vcount [5] & ( (\controller|controller|driver|disp_done~q  & ((!\KEY[3]~input_o ) # (!\controller|controller|driver|vs.VFRONT~DUPLICATE_q ))) ) ) # ( 
// !\controller|controller|driver|vcount [5] & ( (!\KEY[3]~input_o  & (\controller|controller|driver|disp_done~q )) # (\KEY[3]~input_o  & ((!\controller|controller|driver|vs.VFRONT~DUPLICATE_q  & (\controller|controller|driver|disp_done~q )) # 
// (\controller|controller|driver|vs.VFRONT~DUPLICATE_q  & ((\controller|controller|driver|Equal7~0_combout ))))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\controller|controller|driver|disp_done~q ),
	.datac(!\controller|controller|driver|vs.VFRONT~DUPLICATE_q ),
	.datad(!\controller|controller|driver|Equal7~0_combout ),
	.datae(!\controller|controller|driver|vcount [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|disp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|disp_done~0 .extended_lut = "off";
defparam \controller|controller|driver|disp_done~0 .lut_mask = 64'h3237323232373232;
defparam \controller|controller|driver|disp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N47
dffeas \controller|controller|driver|disp_done (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|disp_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|disp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|disp_done .is_wysiwyg = "true";
defparam \controller|controller|driver|disp_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N24
cyclonev_lcell_comb \controller|controller|Selector0~1 (
// Equation(s):
// \controller|controller|Selector0~1_combout  = ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|Selector0~0_combout ) # ((!\controller|controller|SWITCH_S.DELAY~q ) # 
// (!\controller|controller|count [3])) ) ) ) # ( !\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (\controller|vga_write_done~q  & ((!\controller|controller|Selector0~0_combout ) # 
// ((!\controller|controller|SWITCH_S.DELAY~q ) # (!\controller|controller|count [3])))) ) ) ) # ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( !\controller|controller|driver|disp_done~q  & ( (!\controller|controller|Selector0~0_combout ) # 
// ((!\controller|controller|SWITCH_S.DELAY~q ) # (!\controller|controller|count [3])) ) ) )

	.dataa(!\controller|controller|Selector0~0_combout ),
	.datab(!\controller|controller|SWITCH_S.DELAY~q ),
	.datac(!\controller|vga_write_done~q ),
	.datad(!\controller|controller|count [3]),
	.datae(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~1 .extended_lut = "off";
defparam \controller|controller|Selector0~1 .lut_mask = 64'h0000FFEE0F0EFFEE;
defparam \controller|controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N26
dffeas \controller|controller|SWITCH_S.WAIT_SIGNAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y61_N34
dffeas \controller|vga_write_done~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vga_write_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vga_write_done~DUPLICATE .is_wysiwyg = "true";
defparam \controller|vga_write_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N21
cyclonev_lcell_comb \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 (
// Equation(s):
// \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout  = ( \controller|vga_write_done~DUPLICATE_q  & ( \controller|controller|driver|disp_done~q  & ( !\controller|controller|SWITCH_S.WAIT_SIGNAL~q  ) ) )

	.dataa(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|vga_write_done~DUPLICATE_q ),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .extended_lut = "off";
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .lut_mask = 64'h000000000000AAAA;
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N23
dffeas \controller|controller|SWITCH_S.SWITCH_BUFFER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N0
cyclonev_lcell_comb \controller|controller|Selector5~0 (
// Equation(s):
// \controller|controller|Selector5~0_combout  = ( \controller|controller|count [0] & ( \controller|controller|SWITCH_S.RESET~q  ) ) # ( !\controller|controller|count [0] & ( \controller|controller|SWITCH_S.RESET~q  & ( 
// \controller|controller|SWITCH_S.DELAY~q  ) ) ) # ( \controller|controller|count [0] & ( !\controller|controller|SWITCH_S.RESET~q  & ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  ) ) ) # ( !\controller|controller|count [0] & ( 
// !\controller|controller|SWITCH_S.RESET~q  & ( \controller|controller|SWITCH_S.DELAY~q  ) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.DELAY~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|count [0]),
	.dataf(!\controller|controller|SWITCH_S.RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector5~0 .extended_lut = "off";
defparam \controller|controller|Selector5~0 .lut_mask = 64'h333355553333FFFF;
defparam \controller|controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N2
dffeas \controller|controller|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[0] .is_wysiwyg = "true";
defparam \controller|controller|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N15
cyclonev_lcell_comb \controller|controller|Selector4~0 (
// Equation(s):
// \controller|controller|Selector4~0_combout  = ( \controller|controller|count [0] & ( (!\controller|controller|count [1] & (((\controller|controller|SWITCH_S.DELAY~q )))) # (\controller|controller|count [1] & (((\controller|controller|SWITCH_S.RESET~q )) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) ) # ( !\controller|controller|count [0] & ( (\controller|controller|count [1] & (((\controller|controller|SWITCH_S.DELAY~q ) # (\controller|controller|SWITCH_S.RESET~q )) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|SWITCH_S.DELAY~q ),
	.datad(!\controller|controller|count [1]),
	.datae(gnd),
	.dataf(!\controller|controller|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector4~0 .extended_lut = "off";
defparam \controller|controller|Selector4~0 .lut_mask = 64'h007F007F0F770F77;
defparam \controller|controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N17
dffeas \controller|controller|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[1] .is_wysiwyg = "true";
defparam \controller|controller|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N42
cyclonev_lcell_comb \controller|controller|Selector3~0 (
// Equation(s):
// \controller|controller|Selector3~0_combout  = ( \controller|controller|count [2] & ( \controller|controller|SWITCH_S.DELAY~q  & ( (((!\controller|controller|count [0]) # (!\controller|controller|count [1])) # (\controller|controller|SWITCH_S.RESET~q )) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) ) # ( !\controller|controller|count [2] & ( \controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|count [0] & \controller|controller|count [1]) ) ) ) # ( \controller|controller|count 
// [2] & ( !\controller|controller|SWITCH_S.DELAY~q  & ( (\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|count [0]),
	.datad(!\controller|controller|count [1]),
	.datae(!\controller|controller|count [2]),
	.dataf(!\controller|controller|SWITCH_S.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector3~0 .extended_lut = "off";
defparam \controller|controller|Selector3~0 .lut_mask = 64'h00007777000FFFF7;
defparam \controller|controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N43
dffeas \controller|controller|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[2] .is_wysiwyg = "true";
defparam \controller|controller|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N48
cyclonev_lcell_comb \controller|controller|Selector0~0 (
// Equation(s):
// \controller|controller|Selector0~0_combout  = ( \controller|controller|count [1] & ( (\controller|controller|count [2] & \controller|controller|count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|count [2]),
	.datad(!\controller|controller|count [0]),
	.datae(gnd),
	.dataf(!\controller|controller|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~0 .extended_lut = "off";
defparam \controller|controller|Selector0~0 .lut_mask = 64'h00000000000F000F;
defparam \controller|controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N39
cyclonev_lcell_comb \controller|controller|Selector1~0 (
// Equation(s):
// \controller|controller|Selector1~0_combout  = ( \controller|controller|SWITCH_S.RESET~q  ) # ( !\controller|controller|SWITCH_S.RESET~q  & ( (\controller|controller|SWITCH_S.DELAY~q  & ((!\controller|controller|Selector0~0_combout ) # 
// (!\controller|controller|count [3]))) ) )

	.dataa(!\controller|controller|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\controller|controller|count [3]),
	.datad(!\controller|controller|SWITCH_S.DELAY~q ),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector1~0 .extended_lut = "off";
defparam \controller|controller|Selector1~0 .lut_mask = 64'h00FA00FAFFFFFFFF;
defparam \controller|controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N41
dffeas \controller|controller|SWITCH_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N36
cyclonev_lcell_comb \controller|controller|Selector6~0 (
// Equation(s):
// \controller|controller|Selector6~0_combout  = ( \controller|controller|SWITCH_S.SWITCH_BUFFER~q  ) # ( !\controller|controller|SWITCH_S.SWITCH_BUFFER~q  & ( (\controller|controller|switch_buffer~q  & ((!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ) # 
// (\controller|controller|SWITCH_S.DELAY~q ))) ) )

	.dataa(gnd),
	.datab(!\controller|controller|SWITCH_S.DELAY~q ),
	.datac(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datad(!\controller|controller|switch_buffer~q ),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector6~0 .extended_lut = "off";
defparam \controller|controller|Selector6~0 .lut_mask = 64'h00F300F3FFFFFFFF;
defparam \controller|controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y61_N37
dffeas \controller|controller|switch_buffer~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \controller|controller|buffer|Selector0~0 (
// Equation(s):
// \controller|controller|buffer|Selector0~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( ((!\S.START~q ) # (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q )) # (\controller|controller|switch_buffer~DUPLICATE_q ) ) ) # ( 
// !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (!\S.START~q ) # ((!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|controller|buffer|S.B1_DISP_B2_WRITE~q )) ) )

	.dataa(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datab(!\S.START~q ),
	.datac(gnd),
	.datad(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector0~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector0~0 .lut_mask = 64'hCCEECCEEDDFFDDFF;
defparam \controller|controller|buffer|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N34
dffeas \controller|controller|buffer|S.B1_DISP_B2_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 (
// Equation(s):
// \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) # (\controller|controller|switch_buffer~DUPLICATE_q ) ) ) # ( 
// !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( (!\controller|controller|switch_buffer~DUPLICATE_q  & \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|switch_buffer~DUPLICATE_q ),
	.datad(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .extended_lut = "off";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N50
dffeas \controller|controller|buffer|S.B2_DISP_B1_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \controller|controller|buffer|Selector61~0 (
// Equation(s):
// \controller|controller|buffer|Selector61~0_combout  = ( \controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) ) # ( !\controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q 
//  ) ) # ( \controller|controller|buffer|wren_2~q  & ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) ) )

	.dataa(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|wren_2~q ),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector61~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector61~0 .lut_mask = 64'h0000AAAAFFFFFFFF;
defparam \controller|controller|buffer|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N37
dffeas \controller|controller|buffer|wren_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_2 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N45
cyclonev_lcell_comb \rr|ascii_input~0 (
// Equation(s):
// \rr|ascii_input~0_combout  = ( !\rr|S.WRITE_VAL~q  & ( !\rr|S.WRITE_ADDR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_ADDR~q ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_VAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|ascii_input~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|ascii_input~0 .extended_lut = "off";
defparam \rr|ascii_input~0 .lut_mask = 64'hFF00FF0000000000;
defparam \rr|ascii_input~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N24
cyclonev_lcell_comb \rr|Selector4~0 (
// Equation(s):
// \rr|Selector4~0_combout  = ( \rr|WideOr14~0_combout  & ( (!\rr|ascii_input~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|WideOr14~0_combout  & ( ((!\rr|ascii_input~0_combout ) # (\rr|ascii_write_en~q )) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|ascii_input~0_combout ),
	.datad(!\rr|ascii_write_en~q ),
	.datae(gnd),
	.dataf(!\rr|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector4~0 .extended_lut = "off";
defparam \rr|Selector4~0 .lut_mask = 64'hF3FFF3FFF3F3F3F3;
defparam \rr|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N26
dffeas \rr|ascii_write_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_en .is_wysiwyg = "true";
defparam \rr|ascii_write_en .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y65_N50
dffeas \rr|bg_str_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4] .is_wysiwyg = "true";
defparam \rr|bg_str_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y65_N29
dffeas \rr|bg_str_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector53~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[10] .is_wysiwyg = "true";
defparam \rr|bg_str_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N12
cyclonev_lcell_comb \rr|WideOr4~41 (
// Equation(s):
// \rr|WideOr4~41_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (\rr|bg_str_count [10] & \rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count 
// [6] $ (!\rr|bg_str_count [10])))) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (\rr|bg_str_count [10] & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [10] & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [4] $ (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & !\rr|bg_str_count [10])) # (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count [10]))))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~41 .extended_lut = "off";
defparam \rr|WideOr4~41 .lut_mask = 64'h9400000929404002;
defparam \rr|WideOr4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N39
cyclonev_lcell_comb \rr|WideOr4~40 (
// Equation(s):
// \rr|WideOr4~40_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q 
// ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q 
// )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~40 .extended_lut = "off";
defparam \rr|WideOr4~40 .lut_mask = 64'h1008411024418224;
defparam \rr|WideOr4~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N15
cyclonev_lcell_comb \rr|WideOr4~58 (
// Equation(s):
// \rr|WideOr4~58_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~58 .extended_lut = "off";
defparam \rr|WideOr4~58 .lut_mask = 64'h0881600860080660;
defparam \rr|WideOr4~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N39
cyclonev_lcell_comb \rr|WideOr4~42 (
// Equation(s):
// \rr|WideOr4~42_combout  = ( \rr|WideOr4~58_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~40_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~41_combout )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr4~40_combout )))) ) ) # ( !\rr|WideOr4~58_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~40_combout ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~41_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~40_combout )))) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~41_combout ),
	.datad(!\rr|WideOr4~40_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~42 .extended_lut = "off";
defparam \rr|WideOr4~42 .lut_mask = 64'h029B029B46DF46DF;
defparam \rr|WideOr4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N18
cyclonev_lcell_comb \rr|WideOr4~35 (
// Equation(s):
// \rr|WideOr4~35_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [10] & ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count 
// [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~35 .extended_lut = "off";
defparam \rr|WideOr4~35 .lut_mask = 64'h4001022409902440;
defparam \rr|WideOr4~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N29
dffeas \rr|bg_str_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9] .is_wysiwyg = "true";
defparam \rr|bg_str_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N42
cyclonev_lcell_comb \rr|WideOr4~37 (
// Equation(s):
// \rr|WideOr4~37_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) # (\rr|bg_str_count [4] & (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) # (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & \rr|bg_str_count [9]))) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & !\rr|bg_str_count [9]))) # 
// (\rr|bg_str_count [5] & (\rr|bg_str_count [9] & (!\rr|bg_str_count [4] $ (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [9] & (!\rr|bg_str_count [4] $ 
// (\rr|bg_str_count [6])))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & \rr|bg_str_count [9]))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~37 .extended_lut = "off";
defparam \rr|WideOr4~37 .lut_mask = 64'h9002400902240990;
defparam \rr|WideOr4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N0
cyclonev_lcell_comb \rr|WideOr4~38 (
// Equation(s):
// \rr|WideOr4~38_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count [9] & (!\rr|bg_str_count [4] $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [4] & 
// (\rr|bg_str_count [6] & \rr|bg_str_count [9]))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & !\rr|bg_str_count [9]))) # (\rr|bg_str_count [4] & 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) # 
// (\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ 
// (!\rr|bg_str_count [9])))) # (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & \rr|bg_str_count [9]))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~38 .extended_lut = "off";
defparam \rr|WideOr4~38 .lut_mask = 64'h0224099024409002;
defparam \rr|WideOr4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N24
cyclonev_lcell_comb \rr|WideOr4~36 (
// Equation(s):
// \rr|WideOr4~36_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & !\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [4] $ (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count 
// [4] $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (\rr|bg_str_count [6] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count 
// [10] & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [4] & (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~36 .extended_lut = "off";
defparam \rr|WideOr4~36 .lut_mask = 64'h0990244090024009;
defparam \rr|WideOr4~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N30
cyclonev_lcell_comb \rr|WideOr4~39 (
// Equation(s):
// \rr|WideOr4~39_combout  = ( \rr|WideOr4~38_combout  & ( \rr|WideOr4~36_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~35_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~37_combout )))) 
// ) ) ) # ( !\rr|WideOr4~38_combout  & ( \rr|WideOr4~36_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr4~35_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q  & 
// \rr|WideOr4~37_combout )))) ) ) ) # ( \rr|WideOr4~38_combout  & ( !\rr|WideOr4~36_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~35_combout  & (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr4~37_combout )))) ) ) ) # ( !\rr|WideOr4~38_combout  & ( !\rr|WideOr4~36_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~35_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~37_combout ))))) ) ) )

	.dataa(!\rr|WideOr4~35_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~37_combout ),
	.datae(!\rr|WideOr4~38_combout ),
	.dataf(!\rr|WideOr4~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~39 .extended_lut = "off";
defparam \rr|WideOr4~39 .lut_mask = 64'h04073437C4C7F4F7;
defparam \rr|WideOr4~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N51
cyclonev_lcell_comb \rr|WideOr4~43 (
// Equation(s):
// \rr|WideOr4~43_combout  = ( \rr|WideOr4~39_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~42_combout  & (\rr|bg_str_count [0] & !\rr|bg_str_count[2]~DUPLICATE_q 
// ))) ) ) # ( !\rr|WideOr4~39_combout  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~42_combout  & (\rr|bg_str_count [0] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|WideOr4~42_combout ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~43 .extended_lut = "off";
defparam \rr|WideOr4~43 .lut_mask = 64'h0100010001AA01AA;
defparam \rr|WideOr4~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N21
cyclonev_lcell_comb \rr|WideOr4~12 (
// Equation(s):
// \rr|WideOr4~12_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [10] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~12 .extended_lut = "off";
defparam \rr|WideOr4~12 .lut_mask = 64'h0404040420202020;
defparam \rr|WideOr4~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N0
cyclonev_lcell_comb \rr|WideOr9~1 (
// Equation(s):
// \rr|WideOr9~1_combout  = !\rr|bg_str_count [11] $ (\rr|bg_str_count[7]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~1 .extended_lut = "off";
defparam \rr|WideOr9~1 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \rr|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N39
cyclonev_lcell_comb \rr|WideOr4~11 (
// Equation(s):
// \rr|WideOr4~11_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  
// & ((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~11 .extended_lut = "off";
defparam \rr|WideOr4~11 .lut_mask = 64'h0AAF0AAF000A000A;
defparam \rr|WideOr4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N18
cyclonev_lcell_comb \rr|WideOr4~10 (
// Equation(s):
// \rr|WideOr4~10_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [10] & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~10 .extended_lut = "off";
defparam \rr|WideOr4~10 .lut_mask = 64'h44DD44DD22442244;
defparam \rr|WideOr4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N54
cyclonev_lcell_comb \rr|WideOr4~16 (
// Equation(s):
// \rr|WideOr4~16_combout  = ( \rr|WideOr4~11_combout  & ( \rr|WideOr4~10_combout  & ( (\rr|WideOr9~1_combout  & ((!\rr|bg_str_count [9] & ((\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [9] & ((!\rr|WideOr4~12_combout ) # 
// (!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( !\rr|WideOr4~11_combout  & ( \rr|WideOr4~10_combout  & ( (\rr|WideOr9~1_combout  & ((!\rr|WideOr4~12_combout ) # ((!\rr|bg_str_count [9]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|WideOr4~11_combout  & ( !\rr|WideOr4~10_combout  & ( (!\rr|WideOr4~12_combout  & (\rr|WideOr9~1_combout  & (\rr|bg_str_count [9] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr4~11_combout  & ( !\rr|WideOr4~10_combout  & ( 
// (\rr|WideOr9~1_combout  & ((!\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [9] & (!\rr|WideOr4~12_combout  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr4~12_combout ),
	.datab(!\rr|WideOr9~1_combout ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~11_combout ),
	.dataf(!\rr|WideOr4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~16 .extended_lut = "off";
defparam \rr|WideOr4~16 .lut_mask = 64'h3002000233320332;
defparam \rr|WideOr4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N48
cyclonev_lcell_comb \rr|WideOr4~8 (
// Equation(s):
// \rr|WideOr4~8_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [9] & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count [9] & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [9] & (((\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~8 .extended_lut = "off";
defparam \rr|WideOr4~8 .lut_mask = 64'h852AA902A9422A54;
defparam \rr|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N21
cyclonev_lcell_comb \rr|WideOr4~9 (
// Equation(s):
// \rr|WideOr4~9_combout  = ( \rr|WideOr4~8_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|WideOr4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~9 .extended_lut = "off";
defparam \rr|WideOr4~9 .lut_mask = 64'h000000000F000F00;
defparam \rr|WideOr4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N6
cyclonev_lcell_comb \rr|WideOr8~0 (
// Equation(s):
// \rr|WideOr8~0_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~0 .extended_lut = "off";
defparam \rr|WideOr8~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \rr|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N36
cyclonev_lcell_comb \rr|WideOr4~13 (
// Equation(s):
// \rr|WideOr4~13_combout  = ( \rr|WideOr4~11_combout  & ( \rr|WideOr4~12_combout  & ( (\rr|WideOr8~0_combout  & ((!\rr|WideOr4~10_combout ) # (!\rr|bg_str_count [5] $ (\rr|bg_str_count [9])))) ) ) ) # ( !\rr|WideOr4~11_combout  & ( \rr|WideOr4~12_combout  & 
// ( (\rr|WideOr8~0_combout  & ((!\rr|bg_str_count [5] & (\rr|bg_str_count [9] & !\rr|WideOr4~10_combout )) # (\rr|bg_str_count [5] & ((!\rr|WideOr4~10_combout ) # (\rr|bg_str_count [9]))))) ) ) ) # ( \rr|WideOr4~11_combout  & ( !\rr|WideOr4~12_combout  & ( 
// (\rr|WideOr8~0_combout  & ((!\rr|bg_str_count [5] & ((!\rr|bg_str_count [9]) # (!\rr|WideOr4~10_combout ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [9] & !\rr|WideOr4~10_combout )))) ) ) ) # ( !\rr|WideOr4~11_combout  & ( !\rr|WideOr4~12_combout  & ( 
// (\rr|WideOr8~0_combout  & (!\rr|WideOr4~10_combout  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [9])))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|WideOr8~0_combout ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|WideOr4~10_combout ),
	.datae(!\rr|WideOr4~11_combout ),
	.dataf(!\rr|WideOr4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~13 .extended_lut = "off";
defparam \rr|WideOr4~13 .lut_mask = 64'h1200322013013321;
defparam \rr|WideOr4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N54
cyclonev_lcell_comb \rr|WideOr4~18 (
// Equation(s):
// \rr|WideOr4~18_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~18 .extended_lut = "off";
defparam \rr|WideOr4~18 .lut_mask = 64'hB024D2B00D4B240D;
defparam \rr|WideOr4~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N24
cyclonev_lcell_comb \rr|WideOr4~17 (
// Equation(s):
// \rr|WideOr4~17_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~17 .extended_lut = "off";
defparam \rr|WideOr4~17 .lut_mask = 64'h158181A8FAD65615;
defparam \rr|WideOr4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N12
cyclonev_lcell_comb \rr|WideOr4~19 (
// Equation(s):
// \rr|WideOr4~19_combout  = ( !\rr|WideOr4~18_combout  & ( \rr|WideOr4~17_combout  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr4~18_combout  & ( !\rr|WideOr4~17_combout  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr4~18_combout  & ( !\rr|WideOr4~17_combout  & ( !\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr4~18_combout ),
	.dataf(!\rr|WideOr4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~19 .extended_lut = "off";
defparam \rr|WideOr4~19 .lut_mask = 64'h3C3C0C0C30300000;
defparam \rr|WideOr4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N42
cyclonev_lcell_comb \rr|WideOr4~14 (
// Equation(s):
// \rr|WideOr4~14_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6]) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6]) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~14 .extended_lut = "off";
defparam \rr|WideOr4~14 .lut_mask = 64'h5050F5F500005050;
defparam \rr|WideOr4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N48
cyclonev_lcell_comb \rr|WideOr4~15 (
// Equation(s):
// \rr|WideOr4~15_combout  = ( \rr|WideOr4~11_combout  & ( \rr|WideOr4~10_combout  & ( (\rr|WideOr9~1_combout  & ((!\rr|bg_str_count [5] & ((\rr|bg_str_count [9]) # (\rr|WideOr4~14_combout ))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count [9]))))) ) ) ) # ( 
// !\rr|WideOr4~11_combout  & ( \rr|WideOr4~10_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr4~14_combout  & (!\rr|bg_str_count [9] & \rr|WideOr9~1_combout ))) ) ) ) # ( \rr|WideOr4~11_combout  & ( !\rr|WideOr4~10_combout  & ( (\rr|WideOr9~1_combout  & 
// (((\rr|bg_str_count [9]) # (\rr|WideOr4~14_combout )) # (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|WideOr4~11_combout  & ( !\rr|WideOr4~10_combout  & ( (\rr|WideOr9~1_combout  & ((!\rr|bg_str_count [5] & (\rr|WideOr4~14_combout  & !\rr|bg_str_count [9])) # 
// (\rr|bg_str_count [5] & ((\rr|bg_str_count [9]))))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|WideOr4~14_combout ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|WideOr9~1_combout ),
	.datae(!\rr|WideOr4~11_combout ),
	.dataf(!\rr|WideOr4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~15 .extended_lut = "off";
defparam \rr|WideOr4~15 .lut_mask = 64'h0025007F0020007A;
defparam \rr|WideOr4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N0
cyclonev_lcell_comb \rr|WideOr4~20 (
// Equation(s):
// \rr|WideOr4~20_combout  = ( !\rr|WideOr4~19_combout  & ( \rr|WideOr4~15_combout  & ( (!\rr|WideOr4~16_combout  & \rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr4~19_combout  & ( !\rr|WideOr4~15_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|WideOr4~9_combout  & !\rr|WideOr4~13_combout )) ) ) ) # ( !\rr|WideOr4~19_combout  & ( !\rr|WideOr4~15_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|WideOr4~9_combout  & !\rr|WideOr4~13_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|WideOr4~16_combout )) ) ) )

	.dataa(!\rr|WideOr4~16_combout ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~9_combout ),
	.datad(!\rr|WideOr4~13_combout ),
	.datae(!\rr|WideOr4~19_combout ),
	.dataf(!\rr|WideOr4~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~20 .extended_lut = "off";
defparam \rr|WideOr4~20 .lut_mask = 64'hE222C00022220000;
defparam \rr|WideOr4~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N51
cyclonev_lcell_comb \rr|WideOr4~5 (
// Equation(s):
// \rr|WideOr4~5_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) 
// ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~5 .extended_lut = "off";
defparam \rr|WideOr4~5 .lut_mask = 64'h9A45592445A2249A;
defparam \rr|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N12
cyclonev_lcell_comb \rr|WideOr4~2 (
// Equation(s):
// \rr|WideOr4~2_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & \rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [11] & 
// (\rr|bg_str_count [5] & !\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] $ (((\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] $ (((\rr|bg_str_count[7]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~2 .extended_lut = "off";
defparam \rr|WideOr4~2 .lut_mask = 64'h8661986698661986;
defparam \rr|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N42
cyclonev_lcell_comb \rr|WideOr4~1 (
// Equation(s):
// \rr|WideOr4~1_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count 
// [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  
// & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (((!\rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count 
// [6]))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6]))))) # (\rr|bg_str_count [11] & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~1 .extended_lut = "off";
defparam \rr|WideOr4~1 .lut_mask = 64'h8698EB6698196686;
defparam \rr|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N30
cyclonev_lcell_comb \rr|WideOr4~0 (
// Equation(s):
// \rr|WideOr4~0_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [10] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) 
// # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [10] & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [10] & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~0 .extended_lut = "off";
defparam \rr|WideOr4~0 .lut_mask = 64'h0781781E60700781;
defparam \rr|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N18
cyclonev_lcell_comb \rr|WideOr4~3 (
// Equation(s):
// \rr|WideOr4~3_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [6] & 
// !\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~3 .extended_lut = "off";
defparam \rr|WideOr4~3 .lut_mask = 64'h5A688516165AA185;
defparam \rr|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N30
cyclonev_lcell_comb \rr|WideOr4~4 (
// Equation(s):
// \rr|WideOr4~4_combout  = ( \rr|WideOr4~0_combout  & ( \rr|WideOr4~3_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|WideOr4~1_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (((\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr4~2_combout ))) ) ) ) # ( !\rr|WideOr4~0_combout  & ( \rr|WideOr4~3_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|WideOr4~1_combout )))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~2_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr4~0_combout  & ( !\rr|WideOr4~3_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|bg_str_count[9]~DUPLICATE_q ) # 
// (!\rr|WideOr4~1_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr4~2_combout ))) ) ) ) # ( !\rr|WideOr4~0_combout  & ( !\rr|WideOr4~3_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|WideOr4~1_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~2_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|WideOr4~2_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~1_combout ),
	.datae(!\rr|WideOr4~0_combout ),
	.dataf(!\rr|WideOr4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~4 .extended_lut = "off";
defparam \rr|WideOr4~4 .lut_mask = 64'hBAB0BFB51A101F15;
defparam \rr|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N0
cyclonev_lcell_comb \rr|WideOr4~6 (
// Equation(s):
// \rr|WideOr4~6_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((\rr|bg_str_count [6] & \rr|bg_str_count [10]))))) # (\rr|bg_str_count [5] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count [10])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (((\rr|bg_str_count [10]) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count [6] & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [10])) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count 
// [10])))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [6] & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [10])) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [10])))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((\rr|bg_str_count [6] & \rr|bg_str_count [10]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count [10]) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((\rr|bg_str_count [10]) # 
// (\rr|bg_str_count [6]))))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~6 .extended_lut = "off";
defparam \rr|WideOr4~6 .lut_mask = 64'h61A55861861AA586;
defparam \rr|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N12
cyclonev_lcell_comb \rr|WideOr4~7 (
// Equation(s):
// \rr|WideOr4~7_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [10])) # (\rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [10] & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [10]))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (((\rr|bg_str_count [10] & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (\rr|bg_str_count [10] & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [10]))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [10])) # (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [10] & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~7 .extended_lut = "off";
defparam \rr|WideOr4~7 .lut_mask = 64'hEA7E95A95795EA7E;
defparam \rr|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N12
cyclonev_lcell_comb \rr|WideOr4~67 (
// Equation(s):
// \rr|WideOr4~67_combout  = ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr4~4_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~7_combout )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|WideOr4~6_combout )))))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr4~4_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (((!\rr|WideOr4~6_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr4~5_combout )))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~5_combout ),
	.datad(!\rr|WideOr4~4_combout ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr4~6_combout ),
	.datag(!\rr|WideOr4~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~67 .extended_lut = "on";
defparam \rr|WideOr4~67 .lut_mask = 64'h04AE45EF15BF01AB;
defparam \rr|WideOr4~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N24
cyclonev_lcell_comb \rr|WideOr4~22 (
// Equation(s):
// \rr|WideOr4~22_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~22 .extended_lut = "off";
defparam \rr|WideOr4~22 .lut_mask = 64'h1863C6188C31638C;
defparam \rr|WideOr4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N30
cyclonev_lcell_comb \rr|WideOr4~27 (
// Equation(s):
// \rr|WideOr4~27_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & 
// ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~27 .extended_lut = "off";
defparam \rr|WideOr4~27 .lut_mask = 64'h8C31638CC61831C6;
defparam \rr|WideOr4~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N42
cyclonev_lcell_comb \rr|WideOr4~21 (
// Equation(s):
// \rr|WideOr4~21_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [7] & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~21 .extended_lut = "off";
defparam \rr|WideOr4~21 .lut_mask = 64'h31C6043118634610;
defparam \rr|WideOr4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N54
cyclonev_lcell_comb \rr|WideOr4~23 (
// Equation(s):
// \rr|WideOr4~23_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~23 .extended_lut = "off";
defparam \rr|WideOr4~23 .lut_mask = 64'h638C186331C68C31;
defparam \rr|WideOr4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N15
cyclonev_lcell_comb \rr|WideOr4~24 (
// Equation(s):
// \rr|WideOr4~24_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [7] & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~24 .extended_lut = "off";
defparam \rr|WideOr4~24 .lut_mask = 64'h293CC243432994C2;
defparam \rr|WideOr4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N18
cyclonev_lcell_comb \rr|WideOr4~25 (
// Equation(s):
// \rr|WideOr4~25_combout  = ( \rr|WideOr4~23_combout  & ( \rr|WideOr4~24_combout  & ( ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~21_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~22_combout ))) # (\rr|bg_str_count [6]) ) ) ) # ( 
// !\rr|WideOr4~23_combout  & ( \rr|WideOr4~24_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~21_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~22_combout )))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[8]~DUPLICATE_q )) ) ) ) # ( \rr|WideOr4~23_combout  & ( !\rr|WideOr4~24_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~21_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|WideOr4~22_combout )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr4~23_combout  & ( !\rr|WideOr4~24_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr4~21_combout ))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~22_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~22_combout ),
	.datad(!\rr|WideOr4~21_combout ),
	.datae(!\rr|WideOr4~23_combout ),
	.dataf(!\rr|WideOr4~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~25 .extended_lut = "off";
defparam \rr|WideOr4~25 .lut_mask = 64'h028A46CE139B57DF;
defparam \rr|WideOr4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N0
cyclonev_lcell_comb \rr|WideOr4~26 (
// Equation(s):
// \rr|WideOr4~26_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [7] & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~26 .extended_lut = "off";
defparam \rr|WideOr4~26 .lut_mask = 64'hC61831C6638C1863;
defparam \rr|WideOr4~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N48
cyclonev_lcell_comb \rr|WideOr4~63 (
// Equation(s):
// \rr|WideOr4~63_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr4~27_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~26_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr4~25_combout ))))) ) ) # ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr4~22_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (((\rr|WideOr4~27_combout )))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr4~25_combout ))))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~22_combout ),
	.datad(!\rr|WideOr4~27_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr4~25_combout ),
	.datag(!\rr|WideOr4~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~63 .extended_lut = "on";
defparam \rr|WideOr4~63 .lut_mask = 64'h048C084C37BF3B7F;
defparam \rr|WideOr4~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N30
cyclonev_lcell_comb \rr|WideOr4~30 (
// Equation(s):
// \rr|WideOr4~30_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q 
// )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~30 .extended_lut = "off";
defparam \rr|WideOr4~30 .lut_mask = 64'h1008080606818160;
defparam \rr|WideOr4~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N30
cyclonev_lcell_comb \rr|WideOr4~56 (
// Equation(s):
// \rr|WideOr4~56_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) 
// ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~56 .extended_lut = "off";
defparam \rr|WideOr4~56 .lut_mask = 64'h1200000448121200;
defparam \rr|WideOr4~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N51
cyclonev_lcell_comb \rr|WideOr4~28 (
// Equation(s):
// \rr|WideOr4~28_combout  = ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~28 .extended_lut = "off";
defparam \rr|WideOr4~28 .lut_mask = 64'h0000000030300000;
defparam \rr|WideOr4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N57
cyclonev_lcell_comb \rr|WideOr4~29 (
// Equation(s):
// \rr|WideOr4~29_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~28_combout  & !\rr|bg_str_count [9]))) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~28_combout  & \rr|bg_str_count [9]))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~28_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~29 .extended_lut = "off";
defparam \rr|WideOr4~29 .lut_mask = 64'h0002000202000200;
defparam \rr|WideOr4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N27
cyclonev_lcell_comb \rr|WideOr4~55 (
// Equation(s):
// \rr|WideOr4~55_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  
// & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~55 .extended_lut = "off";
defparam \rr|WideOr4~55 .lut_mask = 64'h5A055A0505000500;
defparam \rr|WideOr4~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N24
cyclonev_lcell_comb \rr|WideOr4~31 (
// Equation(s):
// \rr|WideOr4~31_combout  = ( \rr|WideOr4~55_combout  & ( (!\rr|bg_str_count [9] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [11] & !\rr|bg_str_count[7]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~31 .extended_lut = "off";
defparam \rr|WideOr4~31 .lut_mask = 64'h0000000008000800;
defparam \rr|WideOr4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N6
cyclonev_lcell_comb \rr|WideOr4~54 (
// Equation(s):
// \rr|WideOr4~54_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) ) ) ) # ( 
// \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  
// & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~54 .extended_lut = "off";
defparam \rr|WideOr4~54 .lut_mask = 64'h8008008018018018;
defparam \rr|WideOr4~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N0
cyclonev_lcell_comb \rr|WideOr4~59 (
// Equation(s):
// \rr|WideOr4~59_combout  = ( !\rr|bg_str_count [11] & ( (((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~30_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~54_combout )))) # (\rr|WideOr4~31_combout )) # (\rr|WideOr4~29_combout ) ) ) # ( 
// \rr|bg_str_count [11] & ( (((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~56_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~30_combout ))) # (\rr|WideOr4~31_combout )) # (\rr|WideOr4~29_combout ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr4~30_combout ),
	.datac(!\rr|WideOr4~56_combout ),
	.datad(!\rr|WideOr4~29_combout ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|WideOr4~31_combout ),
	.datag(!\rr|WideOr4~54_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~59 .extended_lut = "on";
defparam \rr|WideOr4~59 .lut_mask = 64'h27FF1BFFFFFFFFFF;
defparam \rr|WideOr4~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N18
cyclonev_lcell_comb \rr|WideOr4~33 (
// Equation(s):
// \rr|WideOr4~33_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( ((\rr|WideOr4~13_combout ) # (\rr|WideOr4~15_combout )) # (\rr|WideOr4~9_combout ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|WideOr4~59_combout  ) )

	.dataa(!\rr|WideOr4~9_combout ),
	.datab(!\rr|WideOr4~15_combout ),
	.datac(!\rr|WideOr4~13_combout ),
	.datad(!\rr|WideOr4~59_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~33 .extended_lut = "off";
defparam \rr|WideOr4~33 .lut_mask = 64'h00FF00FF7F7F7F7F;
defparam \rr|WideOr4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N18
cyclonev_lcell_comb \rr|WideOr4~34 (
// Equation(s):
// \rr|WideOr4~34_combout  = ( \rr|WideOr4~63_combout  & ( \rr|WideOr4~33_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q ) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr4~67_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|WideOr4~20_combout ))) 
// ) ) ) # ( !\rr|WideOr4~63_combout  & ( \rr|WideOr4~33_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|WideOr4~67_combout )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|WideOr4~20_combout ) # 
// ((!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr4~63_combout  & ( !\rr|WideOr4~33_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|WideOr4~67_combout )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|WideOr4~20_combout  & (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr4~63_combout  & ( !\rr|WideOr4~33_combout  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr4~67_combout ))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|WideOr4~20_combout )))) ) ) )

	.dataa(!\rr|WideOr4~20_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~67_combout ),
	.datae(!\rr|WideOr4~63_combout ),
	.dataf(!\rr|WideOr4~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~34 .extended_lut = "off";
defparam \rr|WideOr4~34 .lut_mask = 64'h020EC2CE323EF2FE;
defparam \rr|WideOr4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N48
cyclonev_lcell_comb \rr|WideOr4~52 (
// Equation(s):
// \rr|WideOr4~52_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [9] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [9] & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [9])) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count [9])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [9] & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [9]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~52 .extended_lut = "off";
defparam \rr|WideOr4~52 .lut_mask = 64'h0402810002010008;
defparam \rr|WideOr4~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N6
cyclonev_lcell_comb \rr|WideOr4~57 (
// Equation(s):
// \rr|WideOr4~57_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (\rr|bg_str_count[5]~DUPLICATE_q 
//  & \rr|bg_str_count [6])) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~57 .extended_lut = "off";
defparam \rr|WideOr4~57 .lut_mask = 64'h0420004210420004;
defparam \rr|WideOr4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N24
cyclonev_lcell_comb \rr|WideOr4~53 (
// Equation(s):
// \rr|WideOr4~53_combout  = ( \rr|WideOr4~52_combout  & ( \rr|WideOr4~57_combout  & ( (\rr|WideOr9~0_combout  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr4~52_combout  & ( \rr|WideOr4~57_combout  & ( (\rr|WideOr9~0_combout  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr4~52_combout  & ( !\rr|WideOr4~57_combout  & ( (\rr|WideOr9~0_combout  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|WideOr9~0_combout ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~52_combout ),
	.dataf(!\rr|WideOr4~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~53 .extended_lut = "off";
defparam \rr|WideOr4~53 .lut_mask = 64'h0000004401000144;
defparam \rr|WideOr4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N20
dffeas \rr|bg_str_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2] .is_wysiwyg = "true";
defparam \rr|bg_str_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \rr|WideOr4~49 (
// Equation(s):
// \rr|WideOr4~49_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count 
// [0]))))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count [0] & !\rr|bg_str_count 
// [6])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count [2] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0]))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count [2] & (!\rr|bg_str_count [6] & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [2] & \rr|bg_str_count [6]) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~49 .extended_lut = "off";
defparam \rr|WideOr4~49 .lut_mask = 64'h000F7000A7F10FA7;
defparam \rr|WideOr4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N9
cyclonev_lcell_comb \rr|WideOr4~50 (
// Equation(s):
// \rr|WideOr4~50_combout  = ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~50 .extended_lut = "off";
defparam \rr|WideOr4~50 .lut_mask = 64'h0F000F0000000000;
defparam \rr|WideOr4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N48
cyclonev_lcell_comb \rr|WideOr4~46 (
// Equation(s):
// \rr|WideOr4~46_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  
// & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0]))))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q )) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count [0]) # 
// (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~46 .extended_lut = "off";
defparam \rr|WideOr4~46 .lut_mask = 64'h4C00CD4C339B0033;
defparam \rr|WideOr4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N54
cyclonev_lcell_comb \rr|WideOr4~47 (
// Equation(s):
// \rr|WideOr4~47_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [6]) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) 
// # (\rr|bg_str_count [0]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0])))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~47 .extended_lut = "off";
defparam \rr|WideOr4~47 .lut_mask = 64'hCD4C9BCD00334C00;
defparam \rr|WideOr4~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N6
cyclonev_lcell_comb \rr|WideOr4~45 (
// Equation(s):
// \rr|WideOr4~45_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count [0] & !\rr|bg_str_count [6])))) 
// ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [0]))))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~45 .extended_lut = "off";
defparam \rr|WideOr4~45 .lut_mask = 64'h339B0033CD4C9BCD;
defparam \rr|WideOr4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N35
dffeas \rr|bg_str_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1] .is_wysiwyg = "true";
defparam \rr|bg_str_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N18
cyclonev_lcell_comb \rr|WideOr4~44 (
// Equation(s):
// \rr|WideOr4~44_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [0] & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2])) # (\rr|bg_str_count [0] & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count [2]))))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|bg_str_count [2])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count [0] & \rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count [0] & \rr|bg_str_count [1])))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [0] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [2])) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count [2]))))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~44 .extended_lut = "off";
defparam \rr|WideOr4~44 .lut_mask = 64'hC770F0100FF1C770;
defparam \rr|WideOr4~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \rr|WideOr4~48 (
// Equation(s):
// \rr|WideOr4~48_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|WideOr4~44_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~47_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~45_combout ))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|WideOr4~44_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr4~46_combout ) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr4~44_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|WideOr4~47_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr4~45_combout ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr4~44_combout  & ( (\rr|WideOr4~46_combout  & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr4~46_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~47_combout ),
	.datad(!\rr|WideOr4~45_combout ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~48 .extended_lut = "off";
defparam \rr|WideOr4~48 .lut_mask = 64'h44440C3F77770C3F;
defparam \rr|WideOr4~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N36
cyclonev_lcell_comb \rr|WideOr4~51 (
// Equation(s):
// \rr|WideOr4~51_combout  = ( \rr|WideOr4~48_combout  & ( (\rr|WideOr9~0_combout  & (((\rr|WideOr4~49_combout  & \rr|WideOr4~50_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) # ( !\rr|WideOr4~48_combout  & ( (\rr|WideOr4~49_combout  & 
// (\rr|WideOr4~50_combout  & \rr|WideOr9~0_combout )) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|WideOr4~49_combout ),
	.datac(!\rr|WideOr4~50_combout ),
	.datad(!\rr|WideOr9~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~51 .extended_lut = "off";
defparam \rr|WideOr4~51 .lut_mask = 64'h0003000300570057;
defparam \rr|WideOr4~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N54
cyclonev_lcell_comb \rr|Equal0~1 (
// Equation(s):
// \rr|Equal0~1_combout  = ( !\rr|mem_count [2] & ( !\rr|mem_count[6]~DUPLICATE_q  & ( (!\rr|mem_count [4] & !\rr|mem_count [5]) ) ) )

	.dataa(gnd),
	.datab(!\rr|mem_count [4]),
	.datac(!\rr|mem_count [5]),
	.datad(gnd),
	.datae(!\rr|mem_count [2]),
	.dataf(!\rr|mem_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~1 .extended_lut = "off";
defparam \rr|Equal0~1 .lut_mask = 64'hC0C0000000000000;
defparam \rr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N51
cyclonev_lcell_comb \rr|Equal0~0 (
// Equation(s):
// \rr|Equal0~0_combout  = ( !\rr|mem_count [1] & ( (!\rr|mem_count [0] & (!\rr|mem_count [7] & !\rr|mem_count [3])) ) )

	.dataa(!\rr|mem_count [0]),
	.datab(gnd),
	.datac(!\rr|mem_count [7]),
	.datad(!\rr|mem_count [3]),
	.datae(gnd),
	.dataf(!\rr|mem_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~0 .extended_lut = "off";
defparam \rr|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \rr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N42
cyclonev_lcell_comb \rr|Equal0~2 (
// Equation(s):
// \rr|Equal0~2_combout  = ( \rr|Equal0~1_combout  & ( \rr|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|Equal0~1_combout ),
	.dataf(!\rr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~2 .extended_lut = "off";
defparam \rr|Equal0~2 .lut_mask = 64'h000000000000FFFF;
defparam \rr|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N0
cyclonev_lcell_comb \rr|Add2~33 (
// Equation(s):
// \rr|Add2~33_sumout  = SUM(( \rr|curr_addr [2] ) + ( VCC ) + ( !VCC ))
// \rr|Add2~34  = CARRY(( \rr|curr_addr [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~33_sumout ),
	.cout(\rr|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~33 .extended_lut = "off";
defparam \rr|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N15
cyclonev_lcell_comb \rr|curr_addr~2 (
// Equation(s):
// \rr|curr_addr~2_combout  = ( !\rr|Equal0~2_combout  & ( \rr|Add2~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr~2 .extended_lut = "off";
defparam \rr|curr_addr~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|curr_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N27
cyclonev_lcell_comb \rr|curr_addr[4]~0 (
// Equation(s):
// \rr|curr_addr[4]~0_combout  = ( !\reset_renderer~q  & ( (\rr|S.INIT~q  & \KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\rr|S.INIT~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_renderer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr[4]~0 .extended_lut = "off";
defparam \rr|curr_addr[4]~0 .lut_mask = 64'h0303030300000000;
defparam \rr|curr_addr[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N17
dffeas \rr|curr_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|curr_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[2] .is_wysiwyg = "true";
defparam \rr|curr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N3
cyclonev_lcell_comb \rr|Add2~53 (
// Equation(s):
// \rr|Add2~53_sumout  = SUM(( \rr|curr_addr [3] ) + ( GND ) + ( \rr|Add2~34  ))
// \rr|Add2~54  = CARRY(( \rr|curr_addr [3] ) + ( GND ) + ( \rr|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~53_sumout ),
	.cout(\rr|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~53 .extended_lut = "off";
defparam \rr|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N48
cyclonev_lcell_comb \rr|curr_addr~4 (
// Equation(s):
// \rr|curr_addr~4_combout  = ( \rr|Add2~53_sumout  & ( !\rr|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr~4 .extended_lut = "off";
defparam \rr|curr_addr~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \rr|curr_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N50
dffeas \rr|curr_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|curr_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[3] .is_wysiwyg = "true";
defparam \rr|curr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N6
cyclonev_lcell_comb \rr|Add2~5 (
// Equation(s):
// \rr|Add2~5_sumout  = SUM(( \rr|curr_addr [4] ) + ( GND ) + ( \rr|Add2~54  ))
// \rr|Add2~6  = CARRY(( \rr|curr_addr [4] ) + ( GND ) + ( \rr|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~5_sumout ),
	.cout(\rr|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~5 .extended_lut = "off";
defparam \rr|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N30
cyclonev_lcell_comb \rr|curr_addr~1 (
// Equation(s):
// \rr|curr_addr~1_combout  = ( \rr|Add2~5_sumout  & ( !\rr|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|Add2~5_sumout ),
	.dataf(!\rr|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr~1 .extended_lut = "off";
defparam \rr|curr_addr~1 .lut_mask = 64'h0000FFFF00000000;
defparam \rr|curr_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N32
dffeas \rr|curr_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|curr_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[4] .is_wysiwyg = "true";
defparam \rr|curr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N9
cyclonev_lcell_comb \rr|Add2~21 (
// Equation(s):
// \rr|Add2~21_sumout  = SUM(( \rr|curr_addr [5] ) + ( GND ) + ( \rr|Add2~6  ))
// \rr|Add2~22  = CARRY(( \rr|curr_addr [5] ) + ( GND ) + ( \rr|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~21_sumout ),
	.cout(\rr|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~21 .extended_lut = "off";
defparam \rr|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y61_N6
cyclonev_lcell_comb WideOr10(
// Equation(s):
// \WideOr10~combout  = ( !\S.WAIT_INPUT~q  & ( !\S.WAIT_RENDER~q  & ( (!\S.WAIT_DECR~q  & (!\S.RENDER_DONE~q  & (!\S.START_RENDER~q  & !\S.WAIT_INCR~q ))) ) ) )

	.dataa(!\S.WAIT_DECR~q ),
	.datab(!\S.RENDER_DONE~q ),
	.datac(!\S.START_RENDER~q ),
	.datad(!\S.WAIT_INCR~q ),
	.datae(!\S.WAIT_INPUT~q ),
	.dataf(!\S.WAIT_RENDER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr10.extended_lut = "off";
defparam WideOr10.lut_mask = 64'h8000000000000000;
defparam WideOr10.shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N2
dffeas \curr_rend_mem_addr[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N0
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \curr_rend_mem_addr[5]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( \curr_rend_mem_addr[5]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\curr_rend_mem_addr[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N1
dffeas \curr_rend_mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[5] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N11
dffeas \rr|curr_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~21_sumout ),
	.asdata(curr_rend_mem_addr[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[5] .is_wysiwyg = "true";
defparam \rr|curr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N12
cyclonev_lcell_comb \rr|Add2~37 (
// Equation(s):
// \rr|Add2~37_sumout  = SUM(( \rr|curr_addr [6] ) + ( GND ) + ( \rr|Add2~22  ))
// \rr|Add2~38  = CARRY(( \rr|curr_addr [6] ) + ( GND ) + ( \rr|Add2~22  ))

	.dataa(gnd),
	.datab(!\rr|curr_addr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~37_sumout ),
	.cout(\rr|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~37 .extended_lut = "off";
defparam \rr|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N3
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( curr_rend_mem_addr[6] ) + ( !\S.INCR~q  ) + ( \Add0~18  ))
// \Add0~30  = CARRY(( curr_rend_mem_addr[6] ) + ( !\S.INCR~q  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.INCR~q ),
	.datad(!curr_rend_mem_addr[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h00000F0F000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N5
dffeas \curr_rend_mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[6] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N14
dffeas \rr|curr_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~37_sumout ),
	.asdata(curr_rend_mem_addr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[6] .is_wysiwyg = "true";
defparam \rr|curr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N15
cyclonev_lcell_comb \rr|Add2~57 (
// Equation(s):
// \rr|Add2~57_sumout  = SUM(( \rr|curr_addr [7] ) + ( GND ) + ( \rr|Add2~38  ))
// \rr|Add2~58  = CARRY(( \rr|curr_addr [7] ) + ( GND ) + ( \rr|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~57_sumout ),
	.cout(\rr|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~57 .extended_lut = "off";
defparam \rr|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \S.INCR~q  ) + ( curr_rend_mem_addr[7] ) + ( \Add0~30  ))
// \Add0~42  = CARRY(( \S.INCR~q  ) + ( curr_rend_mem_addr[7] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!curr_rend_mem_addr[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N7
dffeas \curr_rend_mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[7] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N17
dffeas \rr|curr_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~57_sumout ),
	.asdata(curr_rend_mem_addr[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[7] .is_wysiwyg = "true";
defparam \rr|curr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N18
cyclonev_lcell_comb \rr|Add2~1 (
// Equation(s):
// \rr|Add2~1_sumout  = SUM(( \rr|curr_addr [8] ) + ( GND ) + ( \rr|Add2~58  ))
// \rr|Add2~2  = CARRY(( \rr|curr_addr [8] ) + ( GND ) + ( \rr|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~1_sumout ),
	.cout(\rr|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~1 .extended_lut = "off";
defparam \rr|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N11
dffeas \curr_rend_mem_addr[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[8]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N9
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \S.INCR~q  ) + ( \curr_rend_mem_addr[8]~DUPLICATE_q  ) + ( \Add0~42  ))
// \Add0~2  = CARRY(( \S.INCR~q  ) + ( \curr_rend_mem_addr[8]~DUPLICATE_q  ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!\curr_rend_mem_addr[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N10
dffeas \curr_rend_mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[8] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N20
dffeas \rr|curr_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~1_sumout ),
	.asdata(curr_rend_mem_addr[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[8] .is_wysiwyg = "true";
defparam \rr|curr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N21
cyclonev_lcell_comb \rr|Add2~17 (
// Equation(s):
// \rr|Add2~17_sumout  = SUM(( \rr|curr_addr [9] ) + ( GND ) + ( \rr|Add2~2  ))
// \rr|Add2~18  = CARRY(( \rr|curr_addr [9] ) + ( GND ) + ( \rr|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|curr_addr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~17_sumout ),
	.cout(\rr|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~17 .extended_lut = "off";
defparam \rr|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N14
dffeas \curr_rend_mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[9] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \S.INCR~q  ) + ( curr_rend_mem_addr[9] ) + ( \Add0~2  ))
// \Add0~14  = CARRY(( \S.INCR~q  ) + ( curr_rend_mem_addr[9] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!curr_rend_mem_addr[9]),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N13
dffeas \curr_rend_mem_addr[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[9]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N23
dffeas \rr|curr_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~17_sumout ),
	.asdata(\curr_rend_mem_addr[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[9] .is_wysiwyg = "true";
defparam \rr|curr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N24
cyclonev_lcell_comb \rr|Add2~41 (
// Equation(s):
// \rr|Add2~41_sumout  = SUM(( \rr|curr_addr [10] ) + ( GND ) + ( \rr|Add2~18  ))
// \rr|Add2~42  = CARRY(( \rr|curr_addr [10] ) + ( GND ) + ( \rr|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~41_sumout ),
	.cout(\rr|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~41 .extended_lut = "off";
defparam \rr|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N17
dffeas \curr_rend_mem_addr[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[10]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N15
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[10]~DUPLICATE_q  ) + ( \Add0~14  ))
// \Add0~34  = CARRY(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[10]~DUPLICATE_q  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!\curr_rend_mem_addr[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N16
dffeas \curr_rend_mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[10] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N26
dffeas \rr|curr_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~41_sumout ),
	.asdata(curr_rend_mem_addr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[10] .is_wysiwyg = "true";
defparam \rr|curr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N27
cyclonev_lcell_comb \rr|Add2~61 (
// Equation(s):
// \rr|Add2~61_sumout  = SUM(( \rr|curr_addr [11] ) + ( GND ) + ( \rr|Add2~42  ))
// \rr|Add2~62  = CARRY(( \rr|curr_addr [11] ) + ( GND ) + ( \rr|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|curr_addr [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~61_sumout ),
	.cout(\rr|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~61 .extended_lut = "off";
defparam \rr|Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N18
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\S.INCR~q  ) + ( curr_rend_mem_addr[11] ) + ( \Add0~34  ))
// \Add0~46  = CARRY(( !\S.INCR~q  ) + ( curr_rend_mem_addr[11] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!curr_rend_mem_addr[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N20
dffeas \curr_rend_mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[11] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N29
dffeas \rr|curr_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~61_sumout ),
	.asdata(curr_rend_mem_addr[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[11] .is_wysiwyg = "true";
defparam \rr|curr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N30
cyclonev_lcell_comb \rr|Add2~9 (
// Equation(s):
// \rr|Add2~9_sumout  = SUM(( \rr|curr_addr [12] ) + ( GND ) + ( \rr|Add2~62  ))
// \rr|Add2~10  = CARRY(( \rr|curr_addr [12] ) + ( GND ) + ( \rr|Add2~62  ))

	.dataa(gnd),
	.datab(!\rr|curr_addr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~9_sumout ),
	.cout(\rr|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~9 .extended_lut = "off";
defparam \rr|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N23
dffeas \curr_rend_mem_addr[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N21
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \curr_rend_mem_addr[12]~DUPLICATE_q  ) + ( !\S.INCR~q  ) + ( \Add0~46  ))
// \Add0~6  = CARRY(( \curr_rend_mem_addr[12]~DUPLICATE_q  ) + ( !\S.INCR~q  ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(gnd),
	.datad(!\curr_rend_mem_addr[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00003333000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N22
dffeas \curr_rend_mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[12] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N32
dffeas \rr|curr_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~9_sumout ),
	.asdata(curr_rend_mem_addr[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[12] .is_wysiwyg = "true";
defparam \rr|curr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N33
cyclonev_lcell_comb \rr|Add2~25 (
// Equation(s):
// \rr|Add2~25_sumout  = SUM(( \rr|curr_addr [13] ) + ( GND ) + ( \rr|Add2~10  ))
// \rr|Add2~26  = CARRY(( \rr|curr_addr [13] ) + ( GND ) + ( \rr|Add2~10  ))

	.dataa(!\rr|curr_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~25_sumout ),
	.cout(\rr|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~25 .extended_lut = "off";
defparam \rr|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N26
dffeas \curr_rend_mem_addr[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[13]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N24
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[13]~DUPLICATE_q  ) + ( \Add0~6  ))
// \Add0~22  = CARRY(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[13]~DUPLICATE_q  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!\curr_rend_mem_addr[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N25
dffeas \curr_rend_mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[13] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N35
dffeas \rr|curr_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~25_sumout ),
	.asdata(curr_rend_mem_addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[13] .is_wysiwyg = "true";
defparam \rr|curr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N57
cyclonev_lcell_comb \rr|Selector90~0 (
// Equation(s):
// \rr|Selector90~0_combout  = ( \rr|curr_addr [13] & ( \rr|addr_count [0] & ( (\rr|addr_count [2] & ((\rr|addr_count [1]) # (\rr|curr_addr [5]))) ) ) ) # ( !\rr|curr_addr [13] & ( \rr|addr_count [0] & ( (\rr|curr_addr [5] & (\rr|addr_count [2] & 
// !\rr|addr_count [1])) ) ) ) # ( \rr|curr_addr [13] & ( !\rr|addr_count [0] & ( (!\rr|addr_count [2] & (\rr|curr_addr [5] & ((!\rr|addr_count [1])))) # (\rr|addr_count [2] & (((\rr|curr_addr [9] & \rr|addr_count [1])))) ) ) ) # ( !\rr|curr_addr [13] & ( 
// !\rr|addr_count [0] & ( (!\rr|addr_count [2] & (\rr|curr_addr [5] & ((!\rr|addr_count [1])))) # (\rr|addr_count [2] & (((\rr|curr_addr [9] & \rr|addr_count [1])))) ) ) )

	.dataa(!\rr|curr_addr [5]),
	.datab(!\rr|curr_addr [9]),
	.datac(!\rr|addr_count [2]),
	.datad(!\rr|addr_count [1]),
	.datae(!\rr|curr_addr [13]),
	.dataf(!\rr|addr_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector90~0 .extended_lut = "off";
defparam \rr|Selector90~0 .lut_mask = 64'h500350030500050F;
defparam \rr|Selector90~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N36
cyclonev_lcell_comb \rr|Add2~45 (
// Equation(s):
// \rr|Add2~45_sumout  = SUM(( \rr|curr_addr [14] ) + ( GND ) + ( \rr|Add2~26  ))
// \rr|Add2~46  = CARRY(( \rr|curr_addr [14] ) + ( GND ) + ( \rr|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~45_sumout ),
	.cout(\rr|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~45 .extended_lut = "off";
defparam \rr|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( curr_rend_mem_addr[14] ) + ( !\S.INCR~q  ) + ( \Add0~22  ))
// \Add0~38  = CARRY(( curr_rend_mem_addr[14] ) + ( !\S.INCR~q  ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(gnd),
	.datad(!curr_rend_mem_addr[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h00003333000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N29
dffeas \curr_rend_mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[14] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N38
dffeas \rr|curr_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~45_sumout ),
	.asdata(curr_rend_mem_addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[14] .is_wysiwyg = "true";
defparam \rr|curr_addr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N39
cyclonev_lcell_comb \rr|Add2~65 (
// Equation(s):
// \rr|Add2~65_sumout  = SUM(( \rr|curr_addr [15] ) + ( GND ) + ( \rr|Add2~46  ))
// \rr|Add2~66  = CARRY(( \rr|curr_addr [15] ) + ( GND ) + ( \rr|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~65_sumout ),
	.cout(\rr|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~65 .extended_lut = "off";
defparam \rr|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N30
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !\S.INCR~q  ) + ( curr_rend_mem_addr[15] ) + ( \Add0~38  ))
// \Add0~50  = CARRY(( !\S.INCR~q  ) + ( curr_rend_mem_addr[15] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(!curr_rend_mem_addr[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N31
dffeas \curr_rend_mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[15] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N41
dffeas \rr|curr_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~65_sumout ),
	.asdata(curr_rend_mem_addr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[15] .is_wysiwyg = "true";
defparam \rr|curr_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N42
cyclonev_lcell_comb \rr|Add2~13 (
// Equation(s):
// \rr|Add2~13_sumout  = SUM(( \rr|curr_addr [16] ) + ( GND ) + ( \rr|Add2~66  ))
// \rr|Add2~14  = CARRY(( \rr|curr_addr [16] ) + ( GND ) + ( \rr|Add2~66  ))

	.dataa(gnd),
	.datab(!\rr|curr_addr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~13_sumout ),
	.cout(\rr|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~13 .extended_lut = "off";
defparam \rr|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N35
dffeas \curr_rend_mem_addr[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N33
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[16]~DUPLICATE_q  ) + ( \Add0~50  ))
// \Add0~10  = CARRY(( !\S.INCR~q  ) + ( \curr_rend_mem_addr[16]~DUPLICATE_q  ) + ( \Add0~50  ))

	.dataa(!\curr_rend_mem_addr[16]~DUPLICATE_q ),
	.datab(!\S.INCR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000AAAA0000CCCC;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N34
dffeas \curr_rend_mem_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[16] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N44
dffeas \rr|curr_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~13_sumout ),
	.asdata(curr_rend_mem_addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[16] .is_wysiwyg = "true";
defparam \rr|curr_addr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N45
cyclonev_lcell_comb \rr|Add2~29 (
// Equation(s):
// \rr|Add2~29_sumout  = SUM(( \rr|curr_addr [17] ) + ( GND ) + ( \rr|Add2~14  ))
// \rr|Add2~30  = CARRY(( \rr|curr_addr [17] ) + ( GND ) + ( \rr|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~29_sumout ),
	.cout(\rr|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~29 .extended_lut = "off";
defparam \rr|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N38
dffeas \curr_rend_mem_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(curr_rend_mem_addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[17] .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( curr_rend_mem_addr[17] ) + ( !\S.INCR~q  ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\S.INCR~q ),
	.datac(gnd),
	.datad(!curr_rend_mem_addr[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h00003333000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N37
dffeas \curr_rend_mem_addr[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(!\S.START~q ),
	.sload(gnd),
	.ena(\WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_rend_mem_addr[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_rend_mem_addr[17]~DUPLICATE .is_wysiwyg = "true";
defparam \curr_rend_mem_addr[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y62_N47
dffeas \rr|curr_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Add2~29_sumout ),
	.asdata(\curr_rend_mem_addr[17]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rr|Equal0~2_combout ),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[17] .is_wysiwyg = "true";
defparam \rr|curr_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N42
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \dm|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({vcc,\~GND~combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data_memory.mif";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dm|altsyncram:altsyncram_component|altsyncram_peq1:auto_generated|ALTSYNCRAM";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000";
// synopsys translate_on

// Location: FF_X39_Y65_N53
dffeas \rr|val_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[1] .is_wysiwyg = "true";
defparam \rr|val_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y65_N49
dffeas \rr|val_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|val_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N24
cyclonev_lcell_comb \rr|Selector90~1 (
// Equation(s):
// \rr|Selector90~1_combout  = ( \dm|altsyncram_component|auto_generated|ram_block1a5  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a9 )) # (\rr|val_count [1] & 
// ((\dm|altsyncram_component|auto_generated|ram_block1a1 ))) ) ) ) # ( !\dm|altsyncram_component|auto_generated|ram_block1a5  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a9 )) # 
// (\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a1 ))) ) ) ) # ( \dm|altsyncram_component|auto_generated|ram_block1a5  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (\rr|val_count [1]) # 
// (\dm|altsyncram_component|auto_generated|ram_block1a13 ) ) ) ) # ( !\dm|altsyncram_component|auto_generated|ram_block1a5  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (\dm|altsyncram_component|auto_generated|ram_block1a13  & !\rr|val_count [1]) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a9 ),
	.datab(!\dm|altsyncram_component|auto_generated|ram_block1a1 ),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a13 ),
	.datad(!\rr|val_count [1]),
	.datae(!\dm|altsyncram_component|auto_generated|ram_block1a5 ),
	.dataf(!\rr|val_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector90~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector90~1 .extended_lut = "off";
defparam \rr|Selector90~1 .lut_mask = 64'h0F000FFF55335533;
defparam \rr|Selector90~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N51
cyclonev_lcell_comb \rr|Selector90~2 (
// Equation(s):
// \rr|Selector90~2_combout  = ( \rr|val_count[1]~DUPLICATE_q  & ( \dm|altsyncram_component|auto_generated|ram_block1a29  & ( (!\rr|val_count [0] & ((\dm|altsyncram_component|auto_generated|ram_block1a21 ))) # (\rr|val_count [0] & 
// (\dm|altsyncram_component|auto_generated|ram_block1a17 )) ) ) ) # ( !\rr|val_count[1]~DUPLICATE_q  & ( \dm|altsyncram_component|auto_generated|ram_block1a29  & ( (!\rr|val_count [0]) # (\dm|altsyncram_component|auto_generated|ram_block1a25 ) ) ) ) # ( 
// \rr|val_count[1]~DUPLICATE_q  & ( !\dm|altsyncram_component|auto_generated|ram_block1a29  & ( (!\rr|val_count [0] & ((\dm|altsyncram_component|auto_generated|ram_block1a21 ))) # (\rr|val_count [0] & (\dm|altsyncram_component|auto_generated|ram_block1a17 
// )) ) ) ) # ( !\rr|val_count[1]~DUPLICATE_q  & ( !\dm|altsyncram_component|auto_generated|ram_block1a29  & ( (\rr|val_count [0] & \dm|altsyncram_component|auto_generated|ram_block1a25 ) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a17 ),
	.datab(!\dm|altsyncram_component|auto_generated|ram_block1a21 ),
	.datac(!\rr|val_count [0]),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a25 ),
	.datae(!\rr|val_count[1]~DUPLICATE_q ),
	.dataf(!\dm|altsyncram_component|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector90~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector90~2 .extended_lut = "off";
defparam \rr|Selector90~2 .lut_mask = 64'h000F3535F0FF3535;
defparam \rr|Selector90~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y65_N46
dffeas \rr|val_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|val_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|val_count[2] .is_wysiwyg = "true";
defparam \rr|val_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N51
cyclonev_lcell_comb \rr|nibble[1]~0 (
// Equation(s):
// \rr|nibble[1]~0_combout  = ( \rr|addr_count [1] & ( (\rr|S.READ_VAL~DUPLICATE_q  & !\rr|val_count [2]) ) ) # ( !\rr|addr_count [1] & ( (!\rr|S.READ_VAL~DUPLICATE_q  & (!\rr|addr_count [2] & (!\rr|addr_count [0]))) # (\rr|S.READ_VAL~DUPLICATE_q  & 
// (((!\rr|val_count [2])))) ) )

	.dataa(!\rr|addr_count [2]),
	.datab(!\rr|addr_count [0]),
	.datac(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datad(!\rr|val_count [2]),
	.datae(!\rr|addr_count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|nibble[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|nibble[1]~0 .extended_lut = "off";
defparam \rr|nibble[1]~0 .lut_mask = 64'h8F800F008F800F00;
defparam \rr|nibble[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N57
cyclonev_lcell_comb \rr|Selector90~3 (
// Equation(s):
// \rr|Selector90~3_combout  = ( \rr|Selector90~2_combout  & ( \rr|nibble[1]~0_combout  & ( (\rr|curr_addr [17]) # (\rr|S.READ_VAL~DUPLICATE_q ) ) ) ) # ( !\rr|Selector90~2_combout  & ( \rr|nibble[1]~0_combout  & ( (!\rr|S.READ_VAL~DUPLICATE_q  & 
// \rr|curr_addr [17]) ) ) ) # ( \rr|Selector90~2_combout  & ( !\rr|nibble[1]~0_combout  & ( (!\rr|S.READ_VAL~DUPLICATE_q  & (\rr|Selector90~0_combout )) # (\rr|S.READ_VAL~DUPLICATE_q  & ((\rr|Selector90~1_combout ))) ) ) ) # ( !\rr|Selector90~2_combout  & ( 
// !\rr|nibble[1]~0_combout  & ( (!\rr|S.READ_VAL~DUPLICATE_q  & (\rr|Selector90~0_combout )) # (\rr|S.READ_VAL~DUPLICATE_q  & ((\rr|Selector90~1_combout ))) ) ) )

	.dataa(!\rr|Selector90~0_combout ),
	.datab(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datac(!\rr|curr_addr [17]),
	.datad(!\rr|Selector90~1_combout ),
	.datae(!\rr|Selector90~2_combout ),
	.dataf(!\rr|nibble[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector90~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector90~3 .extended_lut = "off";
defparam \rr|Selector90~3 .lut_mask = 64'h447744770C0C3F3F;
defparam \rr|Selector90~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N6
cyclonev_lcell_comb \rr|nibble[0]~1 (
// Equation(s):
// \rr|nibble[0]~1_combout  = ( \rr|S.READ_VAL~DUPLICATE_q  & ( (!\reset_renderer~q  & (\KEY[3]~input_o  & \rr|WideNor1~0_combout )) ) ) # ( !\rr|S.READ_VAL~DUPLICATE_q  & ( (!\reset_renderer~q  & (\rr|S.READ_ADDR~q  & (\KEY[3]~input_o  & 
// \rr|WideNor1~0_combout ))) ) )

	.dataa(!\reset_renderer~q ),
	.datab(!\rr|S.READ_ADDR~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\rr|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|nibble[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|nibble[0]~1 .extended_lut = "off";
defparam \rr|nibble[0]~1 .lut_mask = 64'h00020002000A000A;
defparam \rr|nibble[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y61_N59
dffeas \rr|nibble[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector90~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|nibble[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|nibble [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|nibble[1] .is_wysiwyg = "true";
defparam \rr|nibble[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \dm|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({vcc,\~GND~combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .init_file = "data_memory.mif";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_memory:dm|altsyncram:altsyncram_component|altsyncram_peq1:auto_generated|ALTSYNCRAM";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 2;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_size = 10;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 20;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 20;
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dm|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N48
cyclonev_lcell_comb \rr|Selector89~1 (
// Equation(s):
// \rr|Selector89~1_combout  = ( \rr|val_count[0]~DUPLICATE_q  & ( \rr|val_count [1] & ( \dm|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) ) # ( !\rr|val_count[0]~DUPLICATE_q  & ( \rr|val_count [1] & ( 
// \dm|altsyncram_component|auto_generated|ram_block1a6  ) ) ) # ( \rr|val_count[0]~DUPLICATE_q  & ( !\rr|val_count [1] & ( \dm|altsyncram_component|auto_generated|ram_block1a10  ) ) ) # ( !\rr|val_count[0]~DUPLICATE_q  & ( !\rr|val_count [1] & ( 
// \dm|altsyncram_component|auto_generated|ram_block1a14  ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a6 ),
	.datab(!\dm|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a14 ),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a10 ),
	.datae(!\rr|val_count[0]~DUPLICATE_q ),
	.dataf(!\rr|val_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector89~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector89~1 .extended_lut = "off";
defparam \rr|Selector89~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \rr|Selector89~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N16
dffeas \rr|S.READ_VAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_VAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_VAL .is_wysiwyg = "true";
defparam \rr|S.READ_VAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N18
cyclonev_lcell_comb \rr|Selector89~0 (
// Equation(s):
// \rr|Selector89~0_combout  = ( \dm|altsyncram_component|auto_generated|ram_block1a18  & ( \rr|val_count[0]~DUPLICATE_q  & ( (\dm|altsyncram_component|auto_generated|ram_block1a26 ) # (\rr|val_count [1]) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a18  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & \dm|altsyncram_component|auto_generated|ram_block1a26 ) ) ) ) # ( \dm|altsyncram_component|auto_generated|ram_block1a18  & ( 
// !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a30 )) # (\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a22 ))) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a18  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a30 )) # (\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a22 
// ))) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a30 ),
	.datab(!\rr|val_count [1]),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a26 ),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a22 ),
	.datae(!\dm|altsyncram_component|auto_generated|ram_block1a18 ),
	.dataf(!\rr|val_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector89~0 .extended_lut = "off";
defparam \rr|Selector89~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \rr|Selector89~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N48
cyclonev_lcell_comb \rr|Add2~49 (
// Equation(s):
// \rr|Add2~49_sumout  = SUM(( \rr|curr_addr [18] ) + ( GND ) + ( \rr|Add2~30  ))
// \rr|Add2~50  = CARRY(( \rr|curr_addr [18] ) + ( GND ) + ( \rr|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~49_sumout ),
	.cout(\rr|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~49 .extended_lut = "off";
defparam \rr|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N54
cyclonev_lcell_comb \rr|curr_addr~3 (
// Equation(s):
// \rr|curr_addr~3_combout  = ( \rr|Add2~49_sumout  & ( !\rr|Equal0~2_combout  ) )

	.dataa(!\rr|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr~3 .extended_lut = "off";
defparam \rr|curr_addr~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \rr|curr_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y62_N56
dffeas \rr|curr_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|curr_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[18] .is_wysiwyg = "true";
defparam \rr|curr_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N18
cyclonev_lcell_comb \rr|Selector89~2 (
// Equation(s):
// \rr|Selector89~2_combout  = ( \rr|addr_count [1] & ( \rr|addr_count [0] & ( \rr|curr_addr [14] ) ) ) # ( !\rr|addr_count [1] & ( \rr|addr_count [0] & ( \rr|curr_addr [6] ) ) ) # ( \rr|addr_count [1] & ( !\rr|addr_count [0] & ( \rr|curr_addr [10] ) ) ) # ( 
// !\rr|addr_count [1] & ( !\rr|addr_count [0] & ( \rr|curr_addr [2] ) ) )

	.dataa(!\rr|curr_addr [10]),
	.datab(!\rr|curr_addr [2]),
	.datac(!\rr|curr_addr [14]),
	.datad(!\rr|curr_addr [6]),
	.datae(!\rr|addr_count [1]),
	.dataf(!\rr|addr_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector89~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector89~2 .extended_lut = "off";
defparam \rr|Selector89~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \rr|Selector89~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N12
cyclonev_lcell_comb \rr|Selector89~3 (
// Equation(s):
// \rr|Selector89~3_combout  = ( \rr|Selector89~2_combout  & ( ((!\rr|addr_count [0] & (\rr|curr_addr [18] & !\rr|addr_count [1]))) # (\rr|addr_count [2]) ) ) # ( !\rr|Selector89~2_combout  & ( (!\rr|addr_count [0] & (!\rr|addr_count [2] & (\rr|curr_addr 
// [18] & !\rr|addr_count [1]))) ) )

	.dataa(!\rr|addr_count [0]),
	.datab(!\rr|addr_count [2]),
	.datac(!\rr|curr_addr [18]),
	.datad(!\rr|addr_count [1]),
	.datae(gnd),
	.dataf(!\rr|Selector89~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector89~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector89~3 .extended_lut = "off";
defparam \rr|Selector89~3 .lut_mask = 64'h080008003B333B33;
defparam \rr|Selector89~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N0
cyclonev_lcell_comb \rr|Selector89~4 (
// Equation(s):
// \rr|Selector89~4_combout  = ( \rr|Selector89~0_combout  & ( \rr|Selector89~3_combout  & ( ((!\rr|S.READ_VAL~q ) # (!\rr|val_count [2])) # (\rr|Selector89~1_combout ) ) ) ) # ( !\rr|Selector89~0_combout  & ( \rr|Selector89~3_combout  & ( (!\rr|S.READ_VAL~q 
// ) # ((\rr|Selector89~1_combout  & \rr|val_count [2])) ) ) ) # ( \rr|Selector89~0_combout  & ( !\rr|Selector89~3_combout  & ( (\rr|S.READ_VAL~q  & ((!\rr|val_count [2]) # (\rr|Selector89~1_combout ))) ) ) ) # ( !\rr|Selector89~0_combout  & ( 
// !\rr|Selector89~3_combout  & ( (\rr|Selector89~1_combout  & (\rr|S.READ_VAL~q  & \rr|val_count [2])) ) ) )

	.dataa(!\rr|Selector89~1_combout ),
	.datab(!\rr|S.READ_VAL~q ),
	.datac(!\rr|val_count [2]),
	.datad(gnd),
	.datae(!\rr|Selector89~0_combout ),
	.dataf(!\rr|Selector89~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector89~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector89~4 .extended_lut = "off";
defparam \rr|Selector89~4 .lut_mask = 64'h01013131CDCDFDFD;
defparam \rr|Selector89~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N2
dffeas \rr|nibble[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector89~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|nibble[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|nibble [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|nibble[2] .is_wysiwyg = "true";
defparam \rr|nibble[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N12
cyclonev_lcell_comb \rr|Selector88~3 (
// Equation(s):
// \rr|Selector88~3_combout  = ( \dm|altsyncram_component|auto_generated|ram_block1a15  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a11 ))) # (\rr|val_count [1] & 
// (\dm|altsyncram_component|auto_generated|ram_block1a3 )) ) ) ) # ( !\dm|altsyncram_component|auto_generated|ram_block1a15  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a11 ))) # 
// (\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a3 )) ) ) ) # ( \dm|altsyncram_component|auto_generated|ram_block1a15  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1]) # 
// (\dm|altsyncram_component|auto_generated|ram_block1a7 ) ) ) ) # ( !\dm|altsyncram_component|auto_generated|ram_block1a15  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (\dm|altsyncram_component|auto_generated|ram_block1a7  & \rr|val_count [1]) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a7 ),
	.datab(!\rr|val_count [1]),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a3 ),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a11 ),
	.datae(!\dm|altsyncram_component|auto_generated|ram_block1a15 ),
	.dataf(!\rr|val_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector88~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector88~3 .extended_lut = "off";
defparam \rr|Selector88~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \rr|Selector88~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N33
cyclonev_lcell_comb \rr|Selector88~2 (
// Equation(s):
// \rr|Selector88~2_combout  = ( \rr|val_count[0]~DUPLICATE_q  & ( \dm|altsyncram_component|auto_generated|ram_block1a19  & ( (\rr|val_count [1]) # (\dm|altsyncram_component|auto_generated|ram_block1a27 ) ) ) ) # ( !\rr|val_count[0]~DUPLICATE_q  & ( 
// \dm|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a31 )) # (\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a23 ))) ) ) ) # ( 
// \rr|val_count[0]~DUPLICATE_q  & ( !\dm|altsyncram_component|auto_generated|ram_block1a19  & ( (\dm|altsyncram_component|auto_generated|ram_block1a27  & !\rr|val_count [1]) ) ) ) # ( !\rr|val_count[0]~DUPLICATE_q  & ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a31 )) # (\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a23 ))) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a31 ),
	.datab(!\dm|altsyncram_component|auto_generated|ram_block1a27 ),
	.datac(!\rr|val_count [1]),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a23 ),
	.datae(!\rr|val_count[0]~DUPLICATE_q ),
	.dataf(!\dm|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector88~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector88~2 .extended_lut = "off";
defparam \rr|Selector88~2 .lut_mask = 64'h505F3030505F3F3F;
defparam \rr|Selector88~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N51
cyclonev_lcell_comb \rr|Add2~69 (
// Equation(s):
// \rr|Add2~69_sumout  = SUM(( \rr|curr_addr [19] ) + ( GND ) + ( \rr|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|curr_addr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~69 .extended_lut = "off";
defparam \rr|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N57
cyclonev_lcell_comb \rr|curr_addr~5 (
// Equation(s):
// \rr|curr_addr~5_combout  = ( \rr|Add2~69_sumout  & ( !\rr|Equal0~2_combout  ) )

	.dataa(!\rr|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|curr_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|curr_addr~5 .extended_lut = "off";
defparam \rr|curr_addr~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \rr|curr_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y62_N59
dffeas \rr|curr_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|curr_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|curr_addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|curr_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|curr_addr[19] .is_wysiwyg = "true";
defparam \rr|curr_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N42
cyclonev_lcell_comb \rr|Selector88~0 (
// Equation(s):
// \rr|Selector88~0_combout  = ( \rr|addr_count [1] & ( \rr|addr_count [0] & ( \rr|curr_addr [15] ) ) ) # ( !\rr|addr_count [1] & ( \rr|addr_count [0] & ( \rr|curr_addr [7] ) ) ) # ( \rr|addr_count [1] & ( !\rr|addr_count [0] & ( \rr|curr_addr [11] ) ) ) # ( 
// !\rr|addr_count [1] & ( !\rr|addr_count [0] & ( \rr|curr_addr [3] ) ) )

	.dataa(!\rr|curr_addr [3]),
	.datab(!\rr|curr_addr [15]),
	.datac(!\rr|curr_addr [7]),
	.datad(!\rr|curr_addr [11]),
	.datae(!\rr|addr_count [1]),
	.dataf(!\rr|addr_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector88~0 .extended_lut = "off";
defparam \rr|Selector88~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \rr|Selector88~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N51
cyclonev_lcell_comb \rr|Selector88~1 (
// Equation(s):
// \rr|Selector88~1_combout  = ( \rr|Selector88~0_combout  & ( ((!\rr|addr_count [0] & (\rr|curr_addr [19] & !\rr|addr_count [1]))) # (\rr|addr_count [2]) ) ) # ( !\rr|Selector88~0_combout  & ( (!\rr|addr_count [0] & (\rr|curr_addr [19] & (!\rr|addr_count 
// [2] & !\rr|addr_count [1]))) ) )

	.dataa(!\rr|addr_count [0]),
	.datab(!\rr|curr_addr [19]),
	.datac(!\rr|addr_count [2]),
	.datad(!\rr|addr_count [1]),
	.datae(gnd),
	.dataf(!\rr|Selector88~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector88~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector88~1 .extended_lut = "off";
defparam \rr|Selector88~1 .lut_mask = 64'h200020002F0F2F0F;
defparam \rr|Selector88~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N54
cyclonev_lcell_comb \rr|Selector88~4 (
// Equation(s):
// \rr|Selector88~4_combout  = ( \rr|Selector88~2_combout  & ( \rr|Selector88~1_combout  & ( (!\rr|val_count [2]) # ((!\rr|S.READ_VAL~DUPLICATE_q ) # (\rr|Selector88~3_combout )) ) ) ) # ( !\rr|Selector88~2_combout  & ( \rr|Selector88~1_combout  & ( 
// (!\rr|S.READ_VAL~DUPLICATE_q ) # ((\rr|val_count [2] & \rr|Selector88~3_combout )) ) ) ) # ( \rr|Selector88~2_combout  & ( !\rr|Selector88~1_combout  & ( (\rr|S.READ_VAL~DUPLICATE_q  & ((!\rr|val_count [2]) # (\rr|Selector88~3_combout ))) ) ) ) # ( 
// !\rr|Selector88~2_combout  & ( !\rr|Selector88~1_combout  & ( (\rr|val_count [2] & (\rr|S.READ_VAL~DUPLICATE_q  & \rr|Selector88~3_combout )) ) ) )

	.dataa(!\rr|val_count [2]),
	.datab(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datac(!\rr|Selector88~3_combout ),
	.datad(gnd),
	.datae(!\rr|Selector88~2_combout ),
	.dataf(!\rr|Selector88~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector88~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector88~4 .extended_lut = "off";
defparam \rr|Selector88~4 .lut_mask = 64'h01012323CDCDEFEF;
defparam \rr|Selector88~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N56
dffeas \rr|nibble[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector88~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|nibble[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|nibble [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|nibble[3] .is_wysiwyg = "true";
defparam \rr|nibble[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N36
cyclonev_lcell_comb \rr|Selector91~0 (
// Equation(s):
// \rr|Selector91~0_combout  = ( \rr|addr_count [1] & ( \rr|addr_count [2] & ( (!\rr|addr_count [0] & (\rr|curr_addr [8])) # (\rr|addr_count [0] & ((\rr|curr_addr [12]))) ) ) ) # ( !\rr|addr_count [1] & ( \rr|addr_count [2] & ( (\rr|addr_count [0] & 
// \rr|curr_addr [4]) ) ) ) # ( !\rr|addr_count [1] & ( !\rr|addr_count [2] & ( (!\rr|addr_count [0] & \rr|curr_addr [4]) ) ) )

	.dataa(!\rr|addr_count [0]),
	.datab(!\rr|curr_addr [4]),
	.datac(!\rr|curr_addr [8]),
	.datad(!\rr|curr_addr [12]),
	.datae(!\rr|addr_count [1]),
	.dataf(!\rr|addr_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector91~0 .extended_lut = "off";
defparam \rr|Selector91~0 .lut_mask = 64'h2222000011110A5F;
defparam \rr|Selector91~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N54
cyclonev_lcell_comb \rr|Selector91~2 (
// Equation(s):
// \rr|Selector91~2_combout  = ( \dm|altsyncram_component|auto_generated|ram_block1a24  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1]) # (\dm|altsyncram_component|auto_generated|ram_block1a16 ) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a24  & ( \rr|val_count[0]~DUPLICATE_q  & ( (\rr|val_count [1] & \dm|altsyncram_component|auto_generated|ram_block1a16 ) ) ) ) # ( \dm|altsyncram_component|auto_generated|ram_block1a24  & ( 
// !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a28 ))) # (\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a20 )) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a24  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a28 ))) # (\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a20 
// )) ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a20 ),
	.datab(!\rr|val_count [1]),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a28 ),
	.datad(!\dm|altsyncram_component|auto_generated|ram_block1a16 ),
	.datae(!\dm|altsyncram_component|auto_generated|ram_block1a24 ),
	.dataf(!\rr|val_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector91~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector91~2 .extended_lut = "off";
defparam \rr|Selector91~2 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \rr|Selector91~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N36
cyclonev_lcell_comb \rr|Selector91~1 (
// Equation(s):
// \rr|Selector91~1_combout  = ( \dm|altsyncram_component|auto_generated|ram_block1a8  & ( \rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1]) # (\dm|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a8  & ( \rr|val_count[0]~DUPLICATE_q  & ( (\dm|altsyncram_component|auto_generated|ram_block1a0~portadataout  & \rr|val_count [1]) ) ) ) # ( \dm|altsyncram_component|auto_generated|ram_block1a8  & ( 
// !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a12 ))) # (\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a4 )) ) ) ) # ( 
// !\dm|altsyncram_component|auto_generated|ram_block1a8  & ( !\rr|val_count[0]~DUPLICATE_q  & ( (!\rr|val_count [1] & ((\dm|altsyncram_component|auto_generated|ram_block1a12 ))) # (\rr|val_count [1] & (\dm|altsyncram_component|auto_generated|ram_block1a4 )) 
// ) ) )

	.dataa(!\dm|altsyncram_component|auto_generated|ram_block1a4 ),
	.datab(!\dm|altsyncram_component|auto_generated|ram_block1a12 ),
	.datac(!\dm|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\rr|val_count [1]),
	.datae(!\dm|altsyncram_component|auto_generated|ram_block1a8 ),
	.dataf(!\rr|val_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector91~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector91~1 .extended_lut = "off";
defparam \rr|Selector91~1 .lut_mask = 64'h33553355000FFF0F;
defparam \rr|Selector91~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N0
cyclonev_lcell_comb \rr|Selector91~3 (
// Equation(s):
// \rr|Selector91~3_combout  = ( \rr|Selector91~1_combout  & ( \rr|nibble[1]~0_combout  & ( (!\rr|S.READ_VAL~DUPLICATE_q  & (\rr|curr_addr [16])) # (\rr|S.READ_VAL~DUPLICATE_q  & ((\rr|Selector91~2_combout ))) ) ) ) # ( !\rr|Selector91~1_combout  & ( 
// \rr|nibble[1]~0_combout  & ( (!\rr|S.READ_VAL~DUPLICATE_q  & (\rr|curr_addr [16])) # (\rr|S.READ_VAL~DUPLICATE_q  & ((\rr|Selector91~2_combout ))) ) ) ) # ( \rr|Selector91~1_combout  & ( !\rr|nibble[1]~0_combout  & ( (\rr|S.READ_VAL~DUPLICATE_q ) # 
// (\rr|Selector91~0_combout ) ) ) ) # ( !\rr|Selector91~1_combout  & ( !\rr|nibble[1]~0_combout  & ( (\rr|Selector91~0_combout  & !\rr|S.READ_VAL~DUPLICATE_q ) ) ) )

	.dataa(!\rr|Selector91~0_combout ),
	.datab(!\rr|curr_addr [16]),
	.datac(!\rr|Selector91~2_combout ),
	.datad(!\rr|S.READ_VAL~DUPLICATE_q ),
	.datae(!\rr|Selector91~1_combout ),
	.dataf(!\rr|nibble[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector91~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector91~3 .extended_lut = "off";
defparam \rr|Selector91~3 .lut_mask = 64'h550055FF330F330F;
defparam \rr|Selector91~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y62_N2
dffeas \rr|nibble[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector91~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|nibble[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|nibble [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|nibble[0] .is_wysiwyg = "true";
defparam \rr|nibble[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N18
cyclonev_lcell_comb \rr|Selector12~1 (
// Equation(s):
// \rr|Selector12~1_combout  = ( \rr|nibble [0] & ( \rr|ascii_input~0_combout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( !\rr|nibble [0] & ( \rr|ascii_input~0_combout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( \rr|nibble [0] & ( !\rr|ascii_input~0_combout  & 
// ( (!\rr|nibble [3]) # ((!\rr|nibble [1] & !\rr|nibble [2])) ) ) ) # ( !\rr|nibble [0] & ( !\rr|ascii_input~0_combout  & ( (\rr|nibble [3] & ((\rr|nibble [2]) # (\rr|nibble [1]))) ) ) )

	.dataa(!\rr|nibble [1]),
	.datab(!\rr|nibble [2]),
	.datac(!\rr|nibble [3]),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(!\rr|nibble [0]),
	.dataf(!\rr|ascii_input~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~1 .extended_lut = "off";
defparam \rr|Selector12~1 .lut_mask = 64'h0707F8F800FF00FF;
defparam \rr|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N30
cyclonev_lcell_comb \rr|Selector12~2 (
// Equation(s):
// \rr|Selector12~2_combout  = ( \rr|bg_str_count [12] & ( \rr|Selector12~1_combout  ) ) # ( !\rr|bg_str_count [12] & ( \rr|Selector12~1_combout  & ( (!\rr|ascii_input~0_combout ) # ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr4~53_combout )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr4~51_combout )))) ) ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~53_combout ),
	.datad(!\rr|WideOr4~51_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~2 .extended_lut = "off";
defparam \rr|Selector12~2 .lut_mask = 64'h00000000AEBFFFFF;
defparam \rr|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N6
cyclonev_lcell_comb \rr|Selector12~0 (
// Equation(s):
// \rr|Selector12~0_combout  = ( \rr|bg_str_count [12] & ( \rr|Selector12~2_combout  & ( (!\rr|ascii_input~0_combout ) # ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr4~43_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr4~34_combout )))) ) ) 
// ) # ( !\rr|bg_str_count [12] & ( \rr|Selector12~2_combout  ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|WideOr4~43_combout ),
	.datac(!\rr|WideOr4~34_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~0 .extended_lut = "off";
defparam \rr|Selector12~0 .lut_mask = 64'h00000000FFFFBBAF;
defparam \rr|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N27
cyclonev_lcell_comb \rr|WideOr15 (
// Equation(s):
// \rr|WideOr15~combout  = ( !\rr|S.ADJ_ASCII_ADDR~q  & ( (\rr|WideOr14~0_combout  & !\rr|S.INIT~q ) ) )

	.dataa(!\rr|WideOr14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|S.ADJ_ASCII_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr15 .extended_lut = "off";
defparam \rr|WideOr15 .lut_mask = 64'h5500550000000000;
defparam \rr|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N8
dffeas \rr|ascii_input[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[24] .is_wysiwyg = "true";
defparam \rr|ascii_input[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N9
cyclonev_lcell_comb \rr|Equal2~0 (
// Equation(s):
// \rr|Equal2~0_combout  = ( \rr|mem_count[6]~DUPLICATE_q  & ( (\rr|mem_count [5] & (\rr|mem_count [2] & \rr|mem_count [4])) ) )

	.dataa(!\rr|mem_count [5]),
	.datab(gnd),
	.datac(!\rr|mem_count [2]),
	.datad(!\rr|mem_count [4]),
	.datae(gnd),
	.dataf(!\rr|mem_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal2~0 .extended_lut = "off";
defparam \rr|Equal2~0 .lut_mask = 64'h0000000000050005;
defparam \rr|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N48
cyclonev_lcell_comb \rr|Equal1~1 (
// Equation(s):
// \rr|Equal1~1_combout  = ( !\rr|mem_count [2] & ( (!\rr|mem_count [7] & \rr|mem_count [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [7]),
	.datad(!\rr|mem_count [4]),
	.datae(gnd),
	.dataf(!\rr|mem_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal1~1 .extended_lut = "off";
defparam \rr|Equal1~1 .lut_mask = 64'h00F000F000000000;
defparam \rr|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N39
cyclonev_lcell_comb \rr|Equal3~0 (
// Equation(s):
// \rr|Equal3~0_combout  = ( \rr|mem_count [2] & ( (!\rr|mem_count [4] & \rr|mem_count [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|mem_count [4]),
	.datad(!\rr|mem_count [7]),
	.datae(gnd),
	.dataf(!\rr|mem_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal3~0 .extended_lut = "off";
defparam \rr|Equal3~0 .lut_mask = 64'h0000000000F000F0;
defparam \rr|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N54
cyclonev_lcell_comb \rr|Equal1~0 (
// Equation(s):
// \rr|Equal1~0_combout  = ( !\rr|mem_count [0] & ( (\rr|mem_count [5] & (\rr|mem_count [1] & (!\rr|mem_count [6] & \rr|mem_count [3]))) ) )

	.dataa(!\rr|mem_count [5]),
	.datab(!\rr|mem_count [1]),
	.datac(!\rr|mem_count [6]),
	.datad(!\rr|mem_count [3]),
	.datae(gnd),
	.dataf(!\rr|mem_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal1~0 .extended_lut = "off";
defparam \rr|Equal1~0 .lut_mask = 64'h0010001000000000;
defparam \rr|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N24
cyclonev_lcell_comb \rr|Selector49~0 (
// Equation(s):
// \rr|Selector49~0_combout  = ( \rr|Equal0~0_combout  & ( \rr|Equal1~0_combout  & ( (!\rr|Equal0~1_combout  & (!\rr|Equal2~0_combout  & (!\rr|Equal1~1_combout  & !\rr|Equal3~0_combout ))) ) ) ) # ( !\rr|Equal0~0_combout  & ( \rr|Equal1~0_combout  & ( 
// (!\rr|Equal1~1_combout  & !\rr|Equal3~0_combout ) ) ) ) # ( \rr|Equal0~0_combout  & ( !\rr|Equal1~0_combout  & ( (!\rr|Equal0~1_combout  & !\rr|Equal2~0_combout ) ) ) ) # ( !\rr|Equal0~0_combout  & ( !\rr|Equal1~0_combout  ) )

	.dataa(!\rr|Equal0~1_combout ),
	.datab(!\rr|Equal2~0_combout ),
	.datac(!\rr|Equal1~1_combout ),
	.datad(!\rr|Equal3~0_combout ),
	.datae(!\rr|Equal0~0_combout ),
	.dataf(!\rr|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector49~0 .extended_lut = "off";
defparam \rr|Selector49~0 .lut_mask = 64'hFFFF8888F0008000;
defparam \rr|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N0
cyclonev_lcell_comb \rr|Add0~1 (
// Equation(s):
// \rr|Add0~1_sumout  = SUM(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add0~2  = CARRY(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~1_sumout ),
	.cout(\rr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~1 .extended_lut = "off";
defparam \rr|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N18
cyclonev_lcell_comb \rr|Selector49~1 (
// Equation(s):
// \rr|Selector49~1_combout  = ( \rr|S.ADJ_ASCII_ADDR~q  & ( (\rr|S.START~q  & !\rr|Add0~1_sumout ) ) ) # ( !\rr|S.ADJ_ASCII_ADDR~q  & ( (\rr|S.START~q  & ((!\rr|Add0~1_sumout ) # ((!\rr|S.WRITE_BG~DUPLICATE_q  & \rr|ascii_input~0_combout )))) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|ascii_input~0_combout ),
	.datad(!\rr|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\rr|S.ADJ_ASCII_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector49~1 .extended_lut = "off";
defparam \rr|Selector49~1 .lut_mask = 64'h3302330233003300;
defparam \rr|Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N0
cyclonev_lcell_comb \rr|Selector49~2 (
// Equation(s):
// \rr|Selector49~2_combout  = ( \rr|WideOr14~0_combout  & ( (!\rr|Selector49~1_combout ) # ((\rr|S.INIT~q  & (\rr|Selector49~0_combout  & \rr|ascii_write_address [0]))) ) ) # ( !\rr|WideOr14~0_combout  & ( (!\rr|Selector49~1_combout ) # 
// (\rr|ascii_write_address [0]) ) )

	.dataa(!\rr|S.INIT~q ),
	.datab(!\rr|Selector49~0_combout ),
	.datac(!\rr|Selector49~1_combout ),
	.datad(!\rr|ascii_write_address [0]),
	.datae(gnd),
	.dataf(!\rr|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector49~2 .extended_lut = "off";
defparam \rr|Selector49~2 .lut_mask = 64'hF0FFF0FFF0F1F0F1;
defparam \rr|Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N1
dffeas \rr|ascii_write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector49~2_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[0] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N33
cyclonev_lcell_comb \rr|Selector48~0 (
// Equation(s):
// \rr|Selector48~0_combout  = ( \rr|Equal2~0_combout  & ( \rr|Equal0~0_combout  ) ) # ( !\rr|Equal2~0_combout  & ( (\rr|Equal0~0_combout  & \rr|Equal0~1_combout ) ) )

	.dataa(!\rr|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rr|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector48~0 .extended_lut = "off";
defparam \rr|Selector48~0 .lut_mask = 64'h0055005555555555;
defparam \rr|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N0
cyclonev_lcell_comb \rr|Add3~1 (
// Equation(s):
// \rr|Add3~1_sumout  = SUM(( \rr|ascii_write_address [1] ) + ( VCC ) + ( !VCC ))
// \rr|Add3~2  = CARRY(( \rr|ascii_write_address [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~1_sumout ),
	.cout(\rr|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~1 .extended_lut = "off";
defparam \rr|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N3
cyclonev_lcell_comb \rr|Add0~5 (
// Equation(s):
// \rr|Add0~5_sumout  = SUM(( \rr|ascii_write_address [1] ) + ( GND ) + ( \rr|Add0~2  ))
// \rr|Add0~6  = CARRY(( \rr|ascii_write_address [1] ) + ( GND ) + ( \rr|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~5_sumout ),
	.cout(\rr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~5 .extended_lut = "off";
defparam \rr|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N36
cyclonev_lcell_comb \rr|Selector48~1 (
// Equation(s):
// \rr|Selector48~1_combout  = ( \rr|Add3~1_sumout  & ( \rr|Add0~5_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector48~0_combout ) # (\rr|Selector49~0_combout )) ) ) ) # ( !\rr|Add3~1_sumout  & ( \rr|Add0~5_sumout  & ( (!\rr|S.INIT~q ) # 
// ((!\rr|Selector49~0_combout  & \rr|Selector48~0_combout )) ) ) ) # ( \rr|Add3~1_sumout  & ( !\rr|Add0~5_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((\rr|Selector48~0_combout ) # (\rr|Selector49~0_combout )))) ) ) ) # ( 
// !\rr|Add3~1_sumout  & ( !\rr|Add0~5_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((!\rr|Selector49~0_combout  & \rr|Selector48~0_combout )))) ) ) )

	.dataa(!\rr|S.INIT~q ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Selector49~0_combout ),
	.datad(!\rr|Selector48~0_combout ),
	.datae(!\rr|Add3~1_sumout ),
	.dataf(!\rr|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector48~1 .extended_lut = "off";
defparam \rr|Selector48~1 .lut_mask = 64'h88D88DDDAAFAAFFF;
defparam \rr|Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N37
dffeas \rr|ascii_write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector48~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[1] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N30
cyclonev_lcell_comb \rr|Selector47~0 (
// Equation(s):
// \rr|Selector47~0_combout  = ( \rr|Equal1~1_combout  & ( ((\rr|Equal0~0_combout  & \rr|Equal2~0_combout )) # (\rr|Equal1~0_combout ) ) ) # ( !\rr|Equal1~1_combout  & ( (\rr|Equal0~0_combout  & \rr|Equal2~0_combout ) ) )

	.dataa(!\rr|Equal0~0_combout ),
	.datab(!\rr|Equal2~0_combout ),
	.datac(!\rr|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector47~0 .extended_lut = "off";
defparam \rr|Selector47~0 .lut_mask = 64'h111111111F1F1F1F;
defparam \rr|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N3
cyclonev_lcell_comb \rr|Add3~5 (
// Equation(s):
// \rr|Add3~5_sumout  = SUM(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add3~2  ))
// \rr|Add3~6  = CARRY(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~5_sumout ),
	.cout(\rr|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~5 .extended_lut = "off";
defparam \rr|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N6
cyclonev_lcell_comb \rr|Add0~9 (
// Equation(s):
// \rr|Add0~9_sumout  = SUM(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))
// \rr|Add0~10  = CARRY(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~9_sumout ),
	.cout(\rr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~9 .extended_lut = "off";
defparam \rr|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N12
cyclonev_lcell_comb \rr|Selector47~1 (
// Equation(s):
// \rr|Selector47~1_combout  = ( \rr|S.START~q  & ( \rr|Add0~9_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~5_sumout )))) ) ) ) # ( !\rr|S.START~q  & ( \rr|Add0~9_sumout 
//  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~5_sumout )))) ) ) ) # ( \rr|S.START~q  & ( !\rr|Add0~9_sumout  & ( (\rr|S.INIT~q  & ((!\rr|Selector49~0_combout  & 
// (!\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~5_sumout ))))) ) ) ) # ( !\rr|S.START~q  & ( !\rr|Add0~9_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout  & 
// ((\rr|Add3~5_sumout )))) ) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|Selector47~0_combout ),
	.datac(!\rr|Add3~5_sumout ),
	.datad(!\rr|S.INIT~q ),
	.datae(!\rr|S.START~q ),
	.dataf(!\rr|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector47~1 .extended_lut = "off";
defparam \rr|Selector47~1 .lut_mask = 64'hFF8D008DFF8DFF8D;
defparam \rr|Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y61_N13
dffeas \rr|ascii_write_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[2] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y61_N56
dffeas \rr|ascii_write_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[3] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N6
cyclonev_lcell_comb \rr|Add3~9 (
// Equation(s):
// \rr|Add3~9_sumout  = SUM(( \rr|ascii_write_address [3] ) + ( GND ) + ( \rr|Add3~6  ))
// \rr|Add3~10  = CARRY(( \rr|ascii_write_address [3] ) + ( GND ) + ( \rr|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~9_sumout ),
	.cout(\rr|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~9 .extended_lut = "off";
defparam \rr|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N9
cyclonev_lcell_comb \rr|Add0~13 (
// Equation(s):
// \rr|Add0~13_sumout  = SUM(( \rr|ascii_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~10  ))
// \rr|Add0~14  = CARRY(( \rr|ascii_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~13_sumout ),
	.cout(\rr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~13 .extended_lut = "off";
defparam \rr|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N54
cyclonev_lcell_comb \rr|Selector46~0 (
// Equation(s):
// \rr|Selector46~0_combout  = ( \rr|Equal0~2_combout  & ( \rr|Add0~13_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~9_sumout )) ) ) ) # ( !\rr|Equal0~2_combout  & ( \rr|Add0~13_sumout  & ( (!\rr|S.INIT~q ) # 
// ((!\rr|Selector49~0_combout ) # (\rr|Add3~9_sumout )) ) ) ) # ( \rr|Equal0~2_combout  & ( !\rr|Add0~13_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((\rr|Selector49~0_combout  & \rr|Add3~9_sumout )))) ) ) ) # ( 
// !\rr|Equal0~2_combout  & ( !\rr|Add0~13_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((!\rr|Selector49~0_combout ) # (\rr|Add3~9_sumout )))) ) ) )

	.dataa(!\rr|S.INIT~q ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Selector49~0_combout ),
	.datad(!\rr|Add3~9_sumout ),
	.datae(!\rr|Equal0~2_combout ),
	.dataf(!\rr|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector46~0 .extended_lut = "off";
defparam \rr|Selector46~0 .lut_mask = 64'hD8DD888DFAFFAAAF;
defparam \rr|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N55
dffeas \rr|ascii_write_address[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y61_N41
dffeas \rr|ascii_write_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N9
cyclonev_lcell_comb \rr|Add3~13 (
// Equation(s):
// \rr|Add3~13_sumout  = SUM(( \rr|ascii_write_address [4] ) + ( GND ) + ( \rr|Add3~10  ))
// \rr|Add3~14  = CARRY(( \rr|ascii_write_address [4] ) + ( GND ) + ( \rr|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~13_sumout ),
	.cout(\rr|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~13 .extended_lut = "off";
defparam \rr|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N12
cyclonev_lcell_comb \rr|Add0~17 (
// Equation(s):
// \rr|Add0~17_sumout  = SUM(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))
// \rr|Add0~18  = CARRY(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~17_sumout ),
	.cout(\rr|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~17 .extended_lut = "off";
defparam \rr|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N39
cyclonev_lcell_comb \rr|Selector45~0 (
// Equation(s):
// \rr|Selector45~0_combout  = ( \rr|Add3~13_sumout  & ( \rr|Add0~17_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout ) # (\rr|Selector48~0_combout )) ) ) ) # ( !\rr|Add3~13_sumout  & ( \rr|Add0~17_sumout  & ( (!\rr|S.INIT~q ) # 
// ((\rr|Selector48~0_combout  & !\rr|Selector49~0_combout )) ) ) ) # ( \rr|Add3~13_sumout  & ( !\rr|Add0~17_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((\rr|Selector49~0_combout ) # (\rr|Selector48~0_combout )))) ) ) ) # ( 
// !\rr|Add3~13_sumout  & ( !\rr|Add0~17_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((\rr|Selector48~0_combout  & !\rr|Selector49~0_combout )))) ) ) )

	.dataa(!\rr|S.INIT~q ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Selector48~0_combout ),
	.datad(!\rr|Selector49~0_combout ),
	.datae(!\rr|Add3~13_sumout ),
	.dataf(!\rr|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector45~0 .extended_lut = "off";
defparam \rr|Selector45~0 .lut_mask = 64'h8D888DDDAFAAAFFF;
defparam \rr|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N40
dffeas \rr|ascii_write_address[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N15
cyclonev_lcell_comb \rr|Add0~21 (
// Equation(s):
// \rr|Add0~21_sumout  = SUM(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add0~18  ))
// \rr|Add0~22  = CARRY(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~21_sumout ),
	.cout(\rr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~21 .extended_lut = "off";
defparam \rr|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N12
cyclonev_lcell_comb \rr|Add3~17 (
// Equation(s):
// \rr|Add3~17_sumout  = SUM(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add3~14  ))
// \rr|Add3~18  = CARRY(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~17_sumout ),
	.cout(\rr|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~17 .extended_lut = "off";
defparam \rr|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N18
cyclonev_lcell_comb \rr|Selector44~0 (
// Equation(s):
// \rr|Selector44~0_combout  = ( \rr|Add0~21_sumout  & ( \rr|Add3~17_sumout  & ( ((!\rr|S.INIT~q ) # (\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout ) ) ) ) # ( !\rr|Add0~21_sumout  & ( \rr|Add3~17_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q 
// )))) # (\rr|S.INIT~q  & (((\rr|Selector47~0_combout )) # (\rr|Selector49~0_combout ))) ) ) ) # ( \rr|Add0~21_sumout  & ( !\rr|Add3~17_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & \rr|Selector47~0_combout )) ) ) ) # ( !\rr|Add0~21_sumout  
// & ( !\rr|Add3~17_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q )))) # (\rr|S.INIT~q  & (!\rr|Selector49~0_combout  & ((\rr|Selector47~0_combout )))) ) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|S.INIT~q ),
	.datac(!\rr|S.START~q ),
	.datad(!\rr|Selector47~0_combout ),
	.datae(!\rr|Add0~21_sumout ),
	.dataf(!\rr|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector44~0 .extended_lut = "off";
defparam \rr|Selector44~0 .lut_mask = 64'hC0E2CCEED1F3DDFF;
defparam \rr|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y61_N19
dffeas \rr|ascii_write_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[5] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N51
cyclonev_lcell_comb \rr|Selector42~0 (
// Equation(s):
// \rr|Selector42~0_combout  = ( \rr|Equal1~1_combout  & ( (!\rr|Equal1~0_combout  & ((!\rr|Equal0~0_combout ) # ((!\rr|Equal0~1_combout  & !\rr|Equal2~0_combout )))) ) ) # ( !\rr|Equal1~1_combout  & ( (!\rr|Equal0~0_combout ) # ((!\rr|Equal0~1_combout  & 
// !\rr|Equal2~0_combout )) ) )

	.dataa(!\rr|Equal0~1_combout ),
	.datab(!\rr|Equal1~0_combout ),
	.datac(!\rr|Equal2~0_combout ),
	.datad(!\rr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\rr|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector42~0 .extended_lut = "off";
defparam \rr|Selector42~0 .lut_mask = 64'hFFA0FFA0CC80CC80;
defparam \rr|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N15
cyclonev_lcell_comb \rr|Add3~21 (
// Equation(s):
// \rr|Add3~21_sumout  = SUM(( \rr|ascii_write_address [6] ) + ( VCC ) + ( \rr|Add3~18  ))
// \rr|Add3~22  = CARRY(( \rr|ascii_write_address [6] ) + ( VCC ) + ( \rr|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~21_sumout ),
	.cout(\rr|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~21 .extended_lut = "off";
defparam \rr|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N18
cyclonev_lcell_comb \rr|Add0~25 (
// Equation(s):
// \rr|Add0~25_sumout  = SUM(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add0~22  ))
// \rr|Add0~26  = CARRY(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~25_sumout ),
	.cout(\rr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~25 .extended_lut = "off";
defparam \rr|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N0
cyclonev_lcell_comb \rr|Selector43~0 (
// Equation(s):
// \rr|Selector43~0_combout  = ( \rr|S.START~q  & ( \rr|Add0~25_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector42~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~21_sumout )))) ) ) ) # ( !\rr|S.START~q  & ( 
// \rr|Add0~25_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector42~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~21_sumout )))) ) ) ) # ( \rr|S.START~q  & ( !\rr|Add0~25_sumout  & ( (\rr|S.INIT~q  & 
// ((!\rr|Selector49~0_combout  & (!\rr|Selector42~0_combout )) # (\rr|Selector49~0_combout  & ((\rr|Add3~21_sumout ))))) ) ) ) # ( !\rr|S.START~q  & ( !\rr|Add0~25_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & (!\rr|Selector42~0_combout )) # 
// (\rr|Selector49~0_combout  & ((\rr|Add3~21_sumout )))) ) ) )

	.dataa(!\rr|Selector42~0_combout ),
	.datab(!\rr|S.INIT~q ),
	.datac(!\rr|Add3~21_sumout ),
	.datad(!\rr|Selector49~0_combout ),
	.datae(!\rr|S.START~q ),
	.dataf(!\rr|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector43~0 .extended_lut = "off";
defparam \rr|Selector43~0 .lut_mask = 64'hEECF2203EECFEECF;
defparam \rr|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y61_N1
dffeas \rr|ascii_write_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[6] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N18
cyclonev_lcell_comb \rr|Add3~25 (
// Equation(s):
// \rr|Add3~25_sumout  = SUM(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add3~22  ))
// \rr|Add3~26  = CARRY(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~25_sumout ),
	.cout(\rr|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~25 .extended_lut = "off";
defparam \rr|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N21
cyclonev_lcell_comb \rr|Add0~29 (
// Equation(s):
// \rr|Add0~29_sumout  = SUM(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add0~26  ))
// \rr|Add0~30  = CARRY(( \rr|ascii_write_address [7] ) + ( GND ) + ( \rr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~29_sumout ),
	.cout(\rr|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~29 .extended_lut = "off";
defparam \rr|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N42
cyclonev_lcell_comb \rr|Selector42~1 (
// Equation(s):
// \rr|Selector42~1_combout  = ( \rr|S.START~q  & ( \rr|Add0~29_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & ((\rr|Selector42~0_combout ))) # (\rr|Selector49~0_combout  & (\rr|Add3~25_sumout ))) ) ) ) # ( !\rr|S.START~q  & ( 
// \rr|Add0~29_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & ((\rr|Selector42~0_combout ))) # (\rr|Selector49~0_combout  & (\rr|Add3~25_sumout ))) ) ) ) # ( \rr|S.START~q  & ( !\rr|Add0~29_sumout  & ( (\rr|S.INIT~q  & 
// ((!\rr|Selector49~0_combout  & ((\rr|Selector42~0_combout ))) # (\rr|Selector49~0_combout  & (\rr|Add3~25_sumout )))) ) ) ) # ( !\rr|S.START~q  & ( !\rr|Add0~29_sumout  & ( (!\rr|S.INIT~q ) # ((!\rr|Selector49~0_combout  & ((\rr|Selector42~0_combout ))) # 
// (\rr|Selector49~0_combout  & (\rr|Add3~25_sumout ))) ) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|Add3~25_sumout ),
	.datac(!\rr|Selector42~0_combout ),
	.datad(!\rr|S.INIT~q ),
	.datae(!\rr|S.START~q ),
	.dataf(!\rr|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector42~1 .extended_lut = "off";
defparam \rr|Selector42~1 .lut_mask = 64'hFF1B001BFF1BFF1B;
defparam \rr|Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y61_N43
dffeas \rr|ascii_write_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[7] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N21
cyclonev_lcell_comb \rr|Add3~29 (
// Equation(s):
// \rr|Add3~29_sumout  = SUM(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add3~26  ))
// \rr|Add3~30  = CARRY(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~29_sumout ),
	.cout(\rr|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~29 .extended_lut = "off";
defparam \rr|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N24
cyclonev_lcell_comb \rr|Add0~33 (
// Equation(s):
// \rr|Add0~33_sumout  = SUM(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add0~30  ))
// \rr|Add0~34  = CARRY(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~33_sumout ),
	.cout(\rr|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~33 .extended_lut = "off";
defparam \rr|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N48
cyclonev_lcell_comb \rr|Selector41~0 (
// Equation(s):
// \rr|Selector41~0_combout  = ( \rr|Add0~33_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~29_sumout )) ) ) # ( !\rr|Add0~33_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q )))) # (\rr|S.INIT~q  & (\rr|Selector49~0_combout  & 
// ((\rr|Add3~29_sumout )))) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Add3~29_sumout ),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector41~0 .extended_lut = "off";
defparam \rr|Selector41~0 .lut_mask = 64'hCC05CC05FF05FF05;
defparam \rr|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N49
dffeas \rr|ascii_write_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[8] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y61_N53
dffeas \rr|ascii_write_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[9] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N24
cyclonev_lcell_comb \rr|Add3~33 (
// Equation(s):
// \rr|Add3~33_sumout  = SUM(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add3~30  ))
// \rr|Add3~34  = CARRY(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~33_sumout ),
	.cout(\rr|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~33 .extended_lut = "off";
defparam \rr|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N27
cyclonev_lcell_comb \rr|Add0~37 (
// Equation(s):
// \rr|Add0~37_sumout  = SUM(( \rr|ascii_write_address[9]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~34  ))
// \rr|Add0~38  = CARRY(( \rr|ascii_write_address[9]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~37_sumout ),
	.cout(\rr|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~37 .extended_lut = "off";
defparam \rr|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N51
cyclonev_lcell_comb \rr|Selector40~0 (
// Equation(s):
// \rr|Selector40~0_combout  = ( \rr|Add0~37_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~33_sumout )) ) ) # ( !\rr|Add0~37_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q )))) # (\rr|S.INIT~q  & (\rr|Selector49~0_combout  & 
// ((\rr|Add3~33_sumout )))) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Add3~33_sumout ),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector40~0 .extended_lut = "off";
defparam \rr|Selector40~0 .lut_mask = 64'hCC05CC05FF05FF05;
defparam \rr|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N52
dffeas \rr|ascii_write_address[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[9]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y61_N44
dffeas \rr|ascii_write_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[10] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N27
cyclonev_lcell_comb \rr|Add3~37 (
// Equation(s):
// \rr|Add3~37_sumout  = SUM(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add3~34  ))
// \rr|Add3~38  = CARRY(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~37_sumout ),
	.cout(\rr|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~37 .extended_lut = "off";
defparam \rr|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N30
cyclonev_lcell_comb \rr|Add0~41 (
// Equation(s):
// \rr|Add0~41_sumout  = SUM(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~38  ))
// \rr|Add0~42  = CARRY(( \rr|ascii_write_address[10]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~41_sumout ),
	.cout(\rr|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~41 .extended_lut = "off";
defparam \rr|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N42
cyclonev_lcell_comb \rr|Selector39~0 (
// Equation(s):
// \rr|Selector39~0_combout  = ( \rr|Add0~41_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~37_sumout )) ) ) # ( !\rr|Add0~41_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q )))) # (\rr|S.INIT~q  & (\rr|Selector49~0_combout  & 
// ((\rr|Add3~37_sumout )))) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Add3~37_sumout ),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector39~0 .extended_lut = "off";
defparam \rr|Selector39~0 .lut_mask = 64'hCC05CC05FF05FF05;
defparam \rr|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N43
dffeas \rr|ascii_write_address[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[10]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N30
cyclonev_lcell_comb \rr|Add3~41 (
// Equation(s):
// \rr|Add3~41_sumout  = SUM(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add3~38  ))
// \rr|Add3~42  = CARRY(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add3~38  ))

	.dataa(gnd),
	.datab(!\rr|ascii_write_address [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~41_sumout ),
	.cout(\rr|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~41 .extended_lut = "off";
defparam \rr|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N33
cyclonev_lcell_comb \rr|Add0~45 (
// Equation(s):
// \rr|Add0~45_sumout  = SUM(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add0~42  ))
// \rr|Add0~46  = CARRY(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~45_sumout ),
	.cout(\rr|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~45 .extended_lut = "off";
defparam \rr|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N45
cyclonev_lcell_comb \rr|Selector38~0 (
// Equation(s):
// \rr|Selector38~0_combout  = ( \rr|Add0~45_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~41_sumout )) ) ) # ( !\rr|Add0~45_sumout  & ( (!\rr|S.INIT~q  & (((!\rr|S.START~q )))) # (\rr|S.INIT~q  & (\rr|Selector49~0_combout  & 
// ((\rr|Add3~41_sumout )))) ) )

	.dataa(!\rr|Selector49~0_combout ),
	.datab(!\rr|S.START~q ),
	.datac(!\rr|Add3~41_sumout ),
	.datad(!\rr|S.INIT~q ),
	.datae(gnd),
	.dataf(!\rr|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector38~0 .extended_lut = "off";
defparam \rr|Selector38~0 .lut_mask = 64'hCC05CC05FF05FF05;
defparam \rr|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y61_N46
dffeas \rr|ascii_write_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[11] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N33
cyclonev_lcell_comb \rr|Add3~45 (
// Equation(s):
// \rr|Add3~45_sumout  = SUM(( \rr|ascii_write_address[12]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add3~42  ))

	.dataa(!\rr|ascii_write_address[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~45 .extended_lut = "off";
defparam \rr|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y61_N36
cyclonev_lcell_comb \rr|Add0~49 (
// Equation(s):
// \rr|Add0~49_sumout  = SUM(( \rr|ascii_write_address[12]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~49 .extended_lut = "off";
defparam \rr|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y61_N36
cyclonev_lcell_comb \rr|Selector37~0 (
// Equation(s):
// \rr|Selector37~0_combout  = ( \rr|Add0~49_sumout  & ( (!\rr|S.INIT~q ) # ((\rr|Selector49~0_combout  & \rr|Add3~45_sumout )) ) ) # ( !\rr|Add0~49_sumout  & ( (!\rr|S.INIT~q  & (!\rr|S.START~q )) # (\rr|S.INIT~q  & (((\rr|Selector49~0_combout  & 
// \rr|Add3~45_sumout )))) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT~q ),
	.datac(!\rr|Selector49~0_combout ),
	.datad(!\rr|Add3~45_sumout ),
	.datae(gnd),
	.dataf(!\rr|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector37~0 .extended_lut = "off";
defparam \rr|Selector37~0 .lut_mask = 64'h888B888BCCCFCCCF;
defparam \rr|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y61_N37
dffeas \rr|ascii_write_address[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[12]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y61_N52
dffeas \controller|address_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y61_N58
dffeas \controller|address_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [24]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|buffer|data_in_2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N38
dffeas \controller|controller|buffer|data_in_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \controller|controller|driver|x[3]~2 (
// Equation(s):
// \controller|controller|driver|x[3]~2_combout  = ( \controller|controller|driver|hcount[3]~DUPLICATE_q  & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[3]~2 .extended_lut = "off";
defparam \controller|controller|driver|x[3]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N15
cyclonev_lcell_comb \controller|controller|buffer|address_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[0]~feeder_combout  = \controller|controller|driver|x[3]~2_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[3]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~0 (
// Equation(s):
// \controller|controller|buffer|read_data[0]~0_combout  = ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( \KEY[3]~input_o  ) ) # ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  & ( (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & 
// \KEY[3]~input_o ) ) )

	.dataa(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \controller|controller|buffer|read_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N17
dffeas \controller|controller|buffer|address_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.asdata(\controller|address_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N24
cyclonev_lcell_comb \controller|controller|driver|x[4]~3 (
// Equation(s):
// \controller|controller|driver|x[4]~3_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [4] ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[4]~3 .extended_lut = "off";
defparam \controller|controller|driver|x[4]~3 .lut_mask = 64'h3333333300000000;
defparam \controller|controller|driver|x[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N51
cyclonev_lcell_comb \controller|controller|buffer|address_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[1]~feeder_combout  = \controller|controller|driver|x[4]~3_combout 

	.dataa(!\controller|controller|driver|x[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N53
dffeas \controller|controller|buffer|address_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.asdata(\controller|address_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N6
cyclonev_lcell_comb \controller|controller|driver|x[5]~4 (
// Equation(s):
// \controller|controller|driver|x[5]~4_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [5] ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[5]~4 .extended_lut = "off";
defparam \controller|controller|driver|x[5]~4 .lut_mask = 64'h5555555500000000;
defparam \controller|controller|driver|x[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N9
cyclonev_lcell_comb \controller|controller|buffer|address_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[2]~feeder_combout  = \controller|controller|driver|x[5]~4_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[5]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N11
dffeas \controller|controller|buffer|address_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.asdata(\controller|address_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N39
cyclonev_lcell_comb \controller|controller|driver|x[6]~5 (
// Equation(s):
// \controller|controller|driver|x[6]~5_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [6] ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[6]~5 .extended_lut = "off";
defparam \controller|controller|driver|x[6]~5 .lut_mask = 64'h3333333300000000;
defparam \controller|controller|driver|x[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N39
cyclonev_lcell_comb \controller|controller|buffer|address_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[3]~feeder_combout  = \controller|controller|driver|x[6]~5_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[6]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N41
dffeas \controller|controller|buffer|address_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.asdata(\controller|address_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N46
dffeas \controller|controller|driver|hcount[7]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~37_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N30
cyclonev_lcell_comb \controller|controller|Add0~1 (
// Equation(s):
// \controller|controller|Add0~1_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[7]~DUPLICATE_q ) ) + ( !VCC ))
// \controller|controller|Add0~2  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[7]~DUPLICATE_q ) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(!\controller|controller|driver|hcount[7]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~1_sumout ),
	.cout(\controller|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~1 .extended_lut = "off";
defparam \controller|controller|Add0~1 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N32
dffeas \controller|controller|buffer|address_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~1_sumout ),
	.asdata(\controller|address_count[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N33
cyclonev_lcell_comb \controller|controller|Add0~5 (
// Equation(s):
// \controller|controller|Add0~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[8]~DUPLICATE_q ) ) + ( 
// \controller|controller|Add0~2  ))
// \controller|controller|Add0~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[8]~DUPLICATE_q ) ) + ( 
// \controller|controller|Add0~2  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(!\controller|controller|driver|hcount[8]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~5_sumout ),
	.cout(\controller|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~5 .extended_lut = "off";
defparam \controller|controller|Add0~5 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N35
dffeas \controller|controller|buffer|address_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~5_sumout ),
	.asdata(\controller|address_count[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N0
cyclonev_lcell_comb \controller|controller|Add1~1 (
// Equation(s):
// \controller|controller|Add1~1_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[9]~DUPLICATE_q ) ) + ( !VCC ))
// \controller|controller|Add1~2  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount[9]~DUPLICATE_q ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~1_sumout ),
	.cout(\controller|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~1 .extended_lut = "off";
defparam \controller|controller|Add1~1 .lut_mask = 64'h0000FF0F000000CC;
defparam \controller|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N36
cyclonev_lcell_comb \controller|controller|Add0~9 (
// Equation(s):
// \controller|controller|Add0~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add1~1_sumout  ) + ( \controller|controller|Add0~6  ))
// \controller|controller|Add0~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add1~1_sumout  ) + ( \controller|controller|Add0~6  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|Add1~1_sumout ),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~9_sumout ),
	.cout(\controller|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~9 .extended_lut = "off";
defparam \controller|controller|Add0~9 .lut_mask = 64'h0000F0F0000000AA;
defparam \controller|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N38
dffeas \controller|controller|buffer|address_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~9_sumout ),
	.asdata(\controller|address_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N3
cyclonev_lcell_comb \controller|controller|Add1~5 (
// Equation(s):
// \controller|controller|Add1~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))
// \controller|controller|Add1~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~5_sumout ),
	.cout(\controller|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~5 .extended_lut = "off";
defparam \controller|controller|Add1~5 .lut_mask = 64'h0000FFFF000000AA;
defparam \controller|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N39
cyclonev_lcell_comb \controller|controller|Add0~13 (
// Equation(s):
// \controller|controller|Add0~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))
// \controller|controller|Add0~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|Add1~5_sumout ),
	.datad(!\controller|controller|driver|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~13_sumout ),
	.cout(\controller|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~13 .extended_lut = "off";
defparam \controller|controller|Add0~13 .lut_mask = 64'h0000F0F0000000AA;
defparam \controller|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N41
dffeas \controller|controller|buffer|address_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~13_sumout ),
	.asdata(\controller|address_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N6
cyclonev_lcell_comb \controller|controller|Add1~9 (
// Equation(s):
// \controller|controller|Add1~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~6  ))
// \controller|controller|Add1~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~6  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~9_sumout ),
	.cout(\controller|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~9 .extended_lut = "off";
defparam \controller|controller|Add1~9 .lut_mask = 64'h0000FFFF000000CC;
defparam \controller|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N42
cyclonev_lcell_comb \controller|controller|Add0~17 (
// Equation(s):
// \controller|controller|Add0~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add1~9_sumout  ) + ( \controller|controller|Add0~14  ))
// \controller|controller|Add0~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add1~9_sumout  ) + ( \controller|controller|Add0~14  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~17_sumout ),
	.cout(\controller|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~17 .extended_lut = "off";
defparam \controller|controller|Add0~17 .lut_mask = 64'h0000CCCC000000AA;
defparam \controller|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N44
dffeas \controller|controller|buffer|address_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~17_sumout ),
	.asdata(\controller|address_count[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N9
cyclonev_lcell_comb \controller|controller|Add1~13 (
// Equation(s):
// \controller|controller|Add1~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( GND ) + ( \controller|controller|Add1~10  ))
// \controller|controller|Add1~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( GND ) + ( \controller|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~13_sumout ),
	.cout(\controller|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~13 .extended_lut = "off";
defparam \controller|controller|Add1~13 .lut_mask = 64'h0000FFFF000000F0;
defparam \controller|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N45
cyclonev_lcell_comb \controller|controller|Add0~21 (
// Equation(s):
// \controller|controller|Add0~21_sumout  = SUM(( \controller|controller|Add1~13_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add0~18  ))
// \controller|controller|Add0~22  = CARRY(( \controller|controller|Add1~13_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add0~18  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datad(!\controller|controller|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~21_sumout ),
	.cout(\controller|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~21 .extended_lut = "off";
defparam \controller|controller|Add0~21 .lut_mask = 64'h0000F5F5000000FF;
defparam \controller|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N47
dffeas \controller|controller|buffer|address_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~21_sumout ),
	.asdata(\controller|address_count[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N12
cyclonev_lcell_comb \controller|controller|Add1~17 (
// Equation(s):
// \controller|controller|Add1~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~14  ))
// \controller|controller|Add1~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~14  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~17_sumout ),
	.cout(\controller|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~17 .extended_lut = "off";
defparam \controller|controller|Add1~17 .lut_mask = 64'h0000FFFF00000A0A;
defparam \controller|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \controller|controller|Add0~25 (
// Equation(s):
// \controller|controller|Add0~25_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( \controller|controller|Add1~17_sumout  ) + ( \controller|controller|Add0~22  ))
// \controller|controller|Add0~26  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[7]~DUPLICATE_q ) ) + ( \controller|controller|Add1~17_sumout  ) + ( \controller|controller|Add0~22  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|vcount[7]~DUPLICATE_q ),
	.datac(!\controller|controller|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~25_sumout ),
	.cout(\controller|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~25 .extended_lut = "off";
defparam \controller|controller|Add0~25 .lut_mask = 64'h0000F0F000002222;
defparam \controller|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N50
dffeas \controller|controller|buffer|address_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~25_sumout ),
	.asdata(\controller|address_count[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N15
cyclonev_lcell_comb \controller|controller|Add1~21 (
// Equation(s):
// \controller|controller|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \controller|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~21 .extended_lut = "off";
defparam \controller|controller|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \controller|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N51
cyclonev_lcell_comb \controller|controller|Add0~29 (
// Equation(s):
// \controller|controller|Add0~29_sumout  = SUM(( \controller|controller|Add1~21_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( \controller|controller|Add0~26  ))
// \controller|controller|Add0~30  = CARRY(( \controller|controller|Add1~21_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [8]) ) + ( \controller|controller|Add0~26  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [8]),
	.datad(!\controller|controller|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~29_sumout ),
	.cout(\controller|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~29 .extended_lut = "off";
defparam \controller|controller|Add0~29 .lut_mask = 64'h0000F5F5000000FF;
defparam \controller|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N53
dffeas \controller|controller|buffer|address_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~29_sumout ),
	.asdata(\controller|address_count [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N54
cyclonev_lcell_comb \controller|controller|Add0~33 (
// Equation(s):
// \controller|controller|Add0~33_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add0~30  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~33 .extended_lut = "off";
defparam \controller|controller|Add0~33 .lut_mask = 64'h0000FFFF00002222;
defparam \controller|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N56
dffeas \controller|controller|buffer|address_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~33_sumout ),
	.asdata(\controller|address_count [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [24]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y75_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[24]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[24]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \controller|controller|buffer|wren_1~feeder (
// Equation(s):
// \controller|controller|buffer|wren_1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|wren_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~feeder .extended_lut = "off";
defparam \controller|controller|buffer|wren_1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|controller|buffer|wren_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N57
cyclonev_lcell_comb \controller|controller|buffer|Selector47~0 (
// Equation(s):
// \controller|controller|buffer|Selector47~0_combout  = (!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & \controller|controller|buffer|wren_1~q )

	.dataa(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datab(gnd),
	.datac(!\controller|controller|buffer|wren_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector47~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector47~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \controller|controller|buffer|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N55
dffeas \controller|controller|buffer|wren_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~0_combout  = ( \KEY[3]~input_o  & ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|buffer|data_in_1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N44
dffeas \controller|controller|buffer|data_in_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[0]~feeder_combout  = \controller|address_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N26
dffeas \controller|controller|buffer|address_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.asdata(\controller|controller|driver|x[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N27
cyclonev_lcell_comb \controller|controller|buffer|address_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[1]~feeder_combout  = \controller|address_count [1]

	.dataa(!\controller|address_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N29
dffeas \controller|controller|buffer|address_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.asdata(\controller|controller|driver|x[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N42
cyclonev_lcell_comb \controller|controller|buffer|address_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[2]~feeder_combout  = \controller|address_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N44
dffeas \controller|controller|buffer|address_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.asdata(\controller|controller|driver|x[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N36
cyclonev_lcell_comb \controller|controller|buffer|address_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[3]~feeder_combout  = ( \controller|address_count [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N38
dffeas \controller|controller|buffer|address_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.asdata(\controller|controller|driver|x[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N3
cyclonev_lcell_comb \controller|controller|buffer|address_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[4]~feeder_combout  = ( \controller|address_count[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N5
dffeas \controller|controller|buffer|address_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.asdata(\controller|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N54
cyclonev_lcell_comb \controller|controller|buffer|address_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[5]~feeder_combout  = \controller|address_count[5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N56
dffeas \controller|controller|buffer|address_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.asdata(\controller|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[6]~feeder_combout  = ( \controller|address_count [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N59
dffeas \controller|controller|buffer|address_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.asdata(\controller|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N12
cyclonev_lcell_comb \controller|controller|buffer|address_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[7]~feeder_combout  = \controller|address_count [7]

	.dataa(gnd),
	.datab(!\controller|address_count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N14
dffeas \controller|controller|buffer|address_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.asdata(\controller|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \controller|controller|buffer|address_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[8]~feeder_combout  = ( \controller|address_count [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N20
dffeas \controller|controller|buffer|address_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.asdata(\controller|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N15
cyclonev_lcell_comb \controller|controller|buffer|address_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[9]~feeder_combout  = \controller|address_count[9]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N17
dffeas \controller|controller|buffer|address_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.asdata(\controller|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N27
cyclonev_lcell_comb \controller|controller|buffer|address_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[10]~feeder_combout  = ( \controller|address_count[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N29
dffeas \controller|controller|buffer|address_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.asdata(\controller|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N30
cyclonev_lcell_comb \controller|controller|buffer|address_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[11]~feeder_combout  = ( \controller|address_count [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y70_N32
dffeas \controller|controller|buffer|address_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.asdata(\controller|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N24
cyclonev_lcell_comb \controller|controller|buffer|address_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[12]~feeder_combout  = \controller|address_count [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N26
dffeas \controller|controller|buffer|address_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.asdata(\controller|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [24]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y75_N13
dffeas \controller|controller|buffer|read_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N42
cyclonev_lcell_comb \rr|hex|WideOr2~0 (
// Equation(s):
// \rr|hex|WideOr2~0_combout  = ( \rr|nibble [0] & ( \rr|nibble [3] & ( \rr|nibble [1] ) ) ) # ( !\rr|nibble [0] & ( \rr|nibble [3] & ( (!\rr|nibble [1] & \rr|nibble [2]) ) ) ) # ( \rr|nibble [0] & ( !\rr|nibble [3] & ( \rr|nibble [1] ) ) ) # ( !\rr|nibble 
// [0] & ( !\rr|nibble [3] & ( \rr|nibble [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|nibble [1]),
	.datad(!\rr|nibble [2]),
	.datae(!\rr|nibble [0]),
	.dataf(!\rr|nibble [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|hex|WideOr2~0 .extended_lut = "off";
defparam \rr|hex|WideOr2~0 .lut_mask = 64'h0F0F0F0F00F00F0F;
defparam \rr|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N51
cyclonev_lcell_comb \rr|WideOr5~9 (
// Equation(s):
// \rr|WideOr5~9_combout  = ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~9 .extended_lut = "off";
defparam \rr|WideOr5~9 .lut_mask = 64'h0000000005000500;
defparam \rr|WideOr5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N15
cyclonev_lcell_comb \rr|WideOr5~8 (
// Equation(s):
// \rr|WideOr5~8_combout  = ( !\rr|bg_str_count [3] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count [2] & !\rr|bg_str_count [0]) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [2]),
	.datac(gnd),
	.datad(!\rr|bg_str_count [0]),
	.datae(!\rr|bg_str_count [3]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~8 .extended_lut = "off";
defparam \rr|WideOr5~8 .lut_mask = 64'h3300000000000000;
defparam \rr|WideOr5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N24
cyclonev_lcell_comb \rr|WideOr5~20 (
// Equation(s):
// \rr|WideOr5~20_combout  = ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|WideOr5~9_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr5~8_combout  & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & 
// ((\rr|WideOr5~8_combout ))))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|WideOr5~8_combout  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|WideOr5~9_combout ),
	.datab(!\rr|WideOr5~8_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~20 .extended_lut = "off";
defparam \rr|WideOr5~20 .lut_mask = 64'h0300350300500000;
defparam \rr|WideOr5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N48
cyclonev_lcell_comb \rr|WideOr5~18 (
// Equation(s):
// \rr|WideOr5~18_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr5~8_combout ))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr5~9_combout  & ((\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr5~8_combout  & 
// !\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr5~8_combout ))))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & 
// ( (\rr|WideOr5~9_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|WideOr5~9_combout ),
	.datab(!\rr|WideOr5~8_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~18 .extended_lut = "off";
defparam \rr|WideOr5~18 .lut_mask = 64'h0050000035035035;
defparam \rr|WideOr5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N6
cyclonev_lcell_comb \rr|WideOr5~19 (
// Equation(s):
// \rr|WideOr5~19_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|WideOr5~8_combout  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr5~8_combout ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr5~9_combout  & 
// ((\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr5~8_combout  & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6] & (\rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr5~8_combout ))))) ) ) )

	.dataa(!\rr|WideOr5~9_combout ),
	.datab(!\rr|WideOr5~8_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~19 .extended_lut = "off";
defparam \rr|WideOr5~19 .lut_mask = 64'h3503503500000300;
defparam \rr|WideOr5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N30
cyclonev_lcell_comb \rr|WideOr5~21 (
// Equation(s):
// \rr|WideOr5~21_combout  = ( \rr|bg_str_count [12] & ( \rr|WideOr5~19_combout  & ( (!\rr|bg_str_count [7] & (((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr5~18_combout )))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr5~20_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~18_combout ))))) ) ) ) # ( \rr|bg_str_count [12] & ( !\rr|WideOr5~19_combout  & ( (!\rr|bg_str_count [7] & (((\rr|WideOr5~18_combout  & !\rr|bg_str_count[9]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [7] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~20_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~18_combout ))))) ) ) )

	.dataa(!\rr|WideOr5~20_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|WideOr5~18_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|WideOr5~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~21 .extended_lut = "off";
defparam \rr|WideOr5~21 .lut_mask = 64'h00001D0300001DCF;
defparam \rr|WideOr5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~22 (
// Equation(s):
// \rr|WideOr5~22_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|WideOr5~8_combout  & ((\rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (((\rr|WideOr5~9_combout  & !\rr|bg_str_count [5])))) ) ) ) # 
// ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|WideOr5~8_combout  & !\rr|bg_str_count [5])) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count [6] & ((\rr|WideOr5~9_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr5~8_combout )))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|WideOr5~9_combout  & \rr|bg_str_count [5])) 
// ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr5~8_combout ),
	.datac(!\rr|WideOr5~9_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~22 .extended_lut = "off";
defparam \rr|WideOr5~22 .lut_mask = 64'h00051B0022000522;
defparam \rr|WideOr5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~26 (
// Equation(s):
// \rr|WideOr5~26_combout  = ( \rr|WideOr5~9_combout  & ( \rr|WideOr5~8_combout  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count [5] $ (((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [5])) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [5])))) ) ) ) # ( !\rr|WideOr5~9_combout  & ( \rr|WideOr5~8_combout  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count 
// [5] & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) ) # ( \rr|WideOr5~9_combout  & ( !\rr|WideOr5~8_combout  & ( 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count [7] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [5]))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~9_combout ),
	.dataf(!\rr|WideOr5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~26 .extended_lut = "off";
defparam \rr|WideOr5~26 .lut_mask = 64'h000040180284429C;
defparam \rr|WideOr5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N42
cyclonev_lcell_comb \rr|WideOr5~1 (
// Equation(s):
// \rr|WideOr5~1_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [3] & !\rr|bg_str_count [0])) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count [0]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~1 .extended_lut = "off";
defparam \rr|WideOr5~1 .lut_mask = 64'h0000404000000000;
defparam \rr|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N21
cyclonev_lcell_comb \rr|WideOr5~4 (
// Equation(s):
// \rr|WideOr5~4_combout  = ( \rr|bg_str_count [2] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (!\rr|bg_str_count [3] & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count [2] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count [0] & (\rr|bg_str_count [3] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~4 .extended_lut = "off";
defparam \rr|WideOr5~4 .lut_mask = 64'h0001000180008000;
defparam \rr|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N33
cyclonev_lcell_comb \rr|WideOr5~23 (
// Equation(s):
// \rr|WideOr5~23_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~23 .extended_lut = "off";
defparam \rr|WideOr5~23 .lut_mask = 64'h0000040000000000;
defparam \rr|WideOr5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~24 (
// Equation(s):
// \rr|WideOr5~24_combout  = ( \rr|WideOr5~4_combout  & ( \rr|WideOr5~23_combout  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count [5]))))) # (\rr|bg_str_count [6] & (((\rr|WideOr5~1_combout  & !\rr|bg_str_count [5])) # 
// (\rr|bg_str_count [7]))) ) ) ) # ( !\rr|WideOr5~4_combout  & ( \rr|WideOr5~23_combout  & ( (\rr|bg_str_count [6] & (((\rr|WideOr5~1_combout  & !\rr|bg_str_count [5])) # (\rr|bg_str_count [7]))) ) ) ) # ( \rr|WideOr5~4_combout  & ( !\rr|WideOr5~23_combout  
// & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count [5]))))) # (\rr|bg_str_count [6] & (\rr|WideOr5~1_combout  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|WideOr5~4_combout  & ( !\rr|WideOr5~23_combout  & ( 
// (\rr|bg_str_count [6] & (\rr|WideOr5~1_combout  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|WideOr5~1_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~4_combout ),
	.dataf(!\rr|WideOr5~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~24 .extended_lut = "off";
defparam \rr|WideOr5~24 .lut_mask = 64'h04018C2315119D33;
defparam \rr|WideOr5~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N21
cyclonev_lcell_comb \rr|WideOr5~2 (
// Equation(s):
// \rr|WideOr5~2_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [5] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [1] & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~2 .extended_lut = "off";
defparam \rr|WideOr5~2 .lut_mask = 64'h0010000000000800;
defparam \rr|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~25 (
// Equation(s):
// \rr|WideOr5~25_combout  = ( \rr|bg_str_count [7] & ( \rr|WideOr5~4_combout  & ( (\rr|bg_str_count [5] & ((\rr|bg_str_count [6]) # (\rr|WideOr5~0_combout ))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|WideOr5~4_combout  & ( (!\rr|bg_str_count [6] & 
// (\rr|WideOr5~2_combout )) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [5]))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|WideOr5~4_combout  & ( (\rr|WideOr5~0_combout  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count [7] & ( 
// !\rr|WideOr5~4_combout  & ( (\rr|WideOr5~2_combout  & !\rr|bg_str_count [6]) ) ) )

	.dataa(!\rr|WideOr5~0_combout ),
	.datab(!\rr|WideOr5~2_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~25 .extended_lut = "off";
defparam \rr|WideOr5~25 .lut_mask = 64'h303000503F30005F;
defparam \rr|WideOr5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~27 (
// Equation(s):
// \rr|WideOr5~27_combout  = ( \rr|WideOr5~24_combout  & ( \rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr5~26_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|WideOr5~22_combout ))) ) ) ) # ( !\rr|WideOr5~24_combout  & ( \rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr5~26_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~22_combout  & (!\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr5~24_combout  & ( !\rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count[8]~DUPLICATE_q  & 
// \rr|WideOr5~26_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|WideOr5~22_combout ))) ) ) ) # ( !\rr|WideOr5~24_combout  & ( !\rr|WideOr5~25_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr5~26_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~22_combout  & (!\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|WideOr5~22_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~26_combout ),
	.datae(!\rr|WideOr5~24_combout ),
	.dataf(!\rr|WideOr5~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~27 .extended_lut = "off";
defparam \rr|WideOr5~27 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \rr|WideOr5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N42
cyclonev_lcell_comb \rr|WideOr5~28 (
// Equation(s):
// \rr|WideOr5~28_combout  = ( \rr|WideOr5~8_combout  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|WideOr5~9_combout  & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|WideOr5~8_combout  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~9_combout  & \rr|bg_str_count [5]))) ) ) ) # ( 
// \rr|WideOr5~8_combout  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|WideOr5~9_combout )) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|WideOr5~9_combout ))))) ) ) ) # ( !\rr|WideOr5~8_combout  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|WideOr5~9_combout  & (\rr|bg_str_count [5] & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~9_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~8_combout ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~28 .extended_lut = "off";
defparam \rr|WideOr5~28 .lut_mask = 64'h0009004D00042204;
defparam \rr|WideOr5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N36
cyclonev_lcell_comb \rr|WideOr5~29 (
// Equation(s):
// \rr|WideOr5~29_combout  = ( \rr|bg_str_count [12] & ( \rr|WideOr5~28_combout  & ( (!\rr|bg_str_count [7] & (((\rr|WideOr5~19_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr5~18_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~19_combout ))))) ) ) ) # ( \rr|bg_str_count [12] & ( !\rr|WideOr5~28_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr5~19_combout )))) # 
// (\rr|bg_str_count [7] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~18_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~19_combout ))))) ) ) )

	.dataa(!\rr|WideOr5~18_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~19_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|WideOr5~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~29 .extended_lut = "off";
defparam \rr|WideOr5~29 .lut_mask = 64'h000010D300001CDF;
defparam \rr|WideOr5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N42
cyclonev_lcell_comb \rr|WideOr5~10 (
// Equation(s):
// \rr|WideOr5~10_combout  = ( \rr|bg_str_count [12] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~8_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~9_combout ))) ) ) ) # ( !\rr|bg_str_count [12] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count [12] & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [12] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  
// & ((\rr|WideOr5~8_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~9_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~9_combout ),
	.datad(!\rr|WideOr5~8_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~10 .extended_lut = "off";
defparam \rr|WideOr5~10 .lut_mask = 64'h0189111188880189;
defparam \rr|WideOr5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N0
cyclonev_lcell_comb \rr|WideOr5~34 (
// Equation(s):
// \rr|WideOr5~34_combout  = ( !\rr|bg_str_count [12] & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~2_combout ))) # (\rr|bg_str_count [7] & ((((\rr|WideOr5~10_combout ))))) ) ) # ( \rr|bg_str_count [12] & ( (!\rr|bg_str_count 
// [7] & (((\rr|WideOr5~4_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))))) # (\rr|bg_str_count [7] & ((((\rr|WideOr5~10_combout ))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~10_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|WideOr5~4_combout ),
	.datag(!\rr|WideOr5~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~34 .extended_lut = "on";
defparam \rr|WideOr5~34 .lut_mask = 64'h043700330437487B;
defparam \rr|WideOr5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N15
cyclonev_lcell_comb \rr|WideOr5~13 (
// Equation(s):
// \rr|WideOr5~13_combout  = ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [5])) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [5] & \rr|WideOr5~4_combout )) ) ) # ( !\rr|WideOr5~0_combout  & ( (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count [5] & \rr|WideOr5~4_combout )) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr5~4_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~13 .extended_lut = "off";
defparam \rr|WideOr5~13 .lut_mask = 64'h005000500A5A0A5A;
defparam \rr|WideOr5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N45
cyclonev_lcell_comb \rr|WideOr5~15 (
// Equation(s):
// \rr|WideOr5~15_combout  = ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [7] & (\rr|WideOr5~2_combout )) # (\rr|bg_str_count [7] & ((\rr|bg_str_count [5]))) ) ) # ( !\rr|WideOr5~0_combout  & ( (\rr|WideOr5~2_combout  & !\rr|bg_str_count [7]) ) )

	.dataa(!\rr|WideOr5~2_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~15 .extended_lut = "off";
defparam \rr|WideOr5~15 .lut_mask = 64'h4444444447474747;
defparam \rr|WideOr5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N39
cyclonev_lcell_comb \rr|WideOr5~11 (
// Equation(s):
// \rr|WideOr5~11_combout  = ( \rr|WideOr5~1_combout  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [5] & \rr|WideOr5~4_combout )) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [5])) ) ) # ( !\rr|WideOr5~1_combout  & ( (!\rr|bg_str_count [7] & 
// (\rr|bg_str_count [5] & \rr|WideOr5~4_combout )) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [5]),
	.datac(gnd),
	.datad(!\rr|WideOr5~4_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~11 .extended_lut = "off";
defparam \rr|WideOr5~11 .lut_mask = 64'h0022002244664466;
defparam \rr|WideOr5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N18
cyclonev_lcell_comb \rr|WideOr5~16 (
// Equation(s):
// \rr|WideOr5~16_combout  = ( \rr|WideOr5~11_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~13_combout  & (\rr|bg_str_count [12]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count [12]) # (\rr|WideOr5~15_combout )))) ) ) # ( 
// !\rr|WideOr5~11_combout  & ( (\rr|bg_str_count [12] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr5~13_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~15_combout ))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~13_combout ),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr5~15_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~16 .extended_lut = "off";
defparam \rr|WideOr5~16 .lut_mask = 64'h0207020752575257;
defparam \rr|WideOr5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~12 (
// Equation(s):
// \rr|WideOr5~12_combout  = ( \rr|WideOr5~1_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count [5]))) # (\rr|bg_str_count [7] & (\rr|WideOr5~2_combout )) ) ) # ( !\rr|WideOr5~1_combout  & ( (\rr|WideOr5~2_combout  & \rr|bg_str_count [7]) ) )

	.dataa(!\rr|WideOr5~2_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~12 .extended_lut = "off";
defparam \rr|WideOr5~12 .lut_mask = 64'h05050505F505F505;
defparam \rr|WideOr5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N3
cyclonev_lcell_comb \rr|WideOr5~14 (
// Equation(s):
// \rr|WideOr5~14_combout  = ( \rr|WideOr5~12_combout  & ( \rr|WideOr5~11_combout  & ( ((\rr|WideOr5~13_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [12]) ) ) ) # ( !\rr|WideOr5~12_combout  & ( \rr|WideOr5~11_combout  & ( 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr5~13_combout ) # (\rr|bg_str_count [12]))) ) ) ) # ( \rr|WideOr5~12_combout  & ( !\rr|WideOr5~11_combout  & ( (!\rr|bg_str_count [12] & (\rr|WideOr5~13_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) # 
// (\rr|bg_str_count [12] & ((!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr5~12_combout  & ( !\rr|WideOr5~11_combout  & ( (!\rr|bg_str_count [12] & (\rr|WideOr5~13_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [12]),
	.datab(gnd),
	.datac(!\rr|WideOr5~13_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~12_combout ),
	.dataf(!\rr|WideOr5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~14 .extended_lut = "off";
defparam \rr|WideOr5~14 .lut_mask = 64'h000A550A005F555F;
defparam \rr|WideOr5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N42
cyclonev_lcell_comb \rr|WideOr5~3 (
// Equation(s):
// \rr|WideOr5~3_combout  = ( \rr|WideOr5~1_combout  & ( (!\rr|bg_str_count [7] & (\rr|WideOr5~2_combout  & (\rr|bg_str_count [12]))) # (\rr|bg_str_count [7] & (((!\rr|bg_str_count [5]) # (\rr|bg_str_count [12])))) ) ) # ( !\rr|WideOr5~1_combout  & ( 
// (\rr|bg_str_count [12] & ((\rr|bg_str_count [7]) # (\rr|WideOr5~2_combout ))) ) )

	.dataa(!\rr|WideOr5~2_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~3 .extended_lut = "off";
defparam \rr|WideOr5~3 .lut_mask = 64'h0707070737073707;
defparam \rr|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~5 (
// Equation(s):
// \rr|WideOr5~5_combout  = ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count [12] & \rr|WideOr5~4_combout )) ) ) # ( !\rr|bg_str_count [7] & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count [12] & \rr|WideOr5~4_combout )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr5~4_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~5 .extended_lut = "off";
defparam \rr|WideOr5~5 .lut_mask = 64'h00300030000C000C;
defparam \rr|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N33
cyclonev_lcell_comb \rr|WideOr5~6 (
// Equation(s):
// \rr|WideOr5~6_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [7]) # ((!\rr|bg_str_count [12] & \rr|WideOr5~2_combout )) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [12] & 
// ((!\rr|bg_str_count [7]) # (\rr|WideOr5~2_combout ))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count [7]) # (\rr|WideOr5~2_combout ))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr5~0_combout 
//  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count [7]) # (\rr|WideOr5~2_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr5~2_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~6 .extended_lut = "off";
defparam \rr|WideOr5~6 .lut_mask = 64'hA0F0A0F0A0F0AAFA;
defparam \rr|WideOr5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N51
cyclonev_lcell_comb \rr|WideOr5~7 (
// Equation(s):
// \rr|WideOr5~7_combout  = ( \rr|WideOr5~6_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr5~3_combout  & !\rr|WideOr5~5_combout )) ) ) # ( !\rr|WideOr5~6_combout  & ( (!\rr|WideOr5~5_combout  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # 
// (!\rr|WideOr5~3_combout ))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr5~3_combout ),
	.datad(!\rr|WideOr5~5_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~7 .extended_lut = "off";
defparam \rr|WideOr5~7 .lut_mask = 64'hFA00FA0050005000;
defparam \rr|WideOr5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~17 (
// Equation(s):
// \rr|WideOr5~17_combout  = ( \rr|WideOr5~14_combout  & ( \rr|WideOr5~7_combout  & ( (!\rr|bg_str_count [6] & (((\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~34_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~16_combout ))))) ) ) ) # ( !\rr|WideOr5~14_combout  & ( \rr|WideOr5~7_combout  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~34_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~16_combout ))))) ) ) ) # ( \rr|WideOr5~14_combout  & ( !\rr|WideOr5~7_combout  & ( (!\rr|bg_str_count [6]) # ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~34_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~16_combout )))) ) ) ) # ( !\rr|WideOr5~14_combout  & ( !\rr|WideOr5~7_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr5~34_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr5~16_combout ))))) ) ) )

	.dataa(!\rr|WideOr5~34_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr5~16_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~14_combout ),
	.dataf(!\rr|WideOr5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~17 .extended_lut = "off";
defparam \rr|WideOr5~17 .lut_mask = 64'hDD03DDCF110311CF;
defparam \rr|WideOr5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~30 (
// Equation(s):
// \rr|WideOr5~30_combout  = ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (((\rr|WideOr5~17_combout )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr5~21_combout )) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (((\rr|bg_str_count [12] & (\rr|WideOr5~27_combout ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((((\rr|WideOr5~29_combout ))))) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~21_combout ),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr5~27_combout ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~29_combout ),
	.datag(!\rr|WideOr5~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~30 .extended_lut = "on";
defparam \rr|WideOr5~30 .lut_mask = 64'h1B1B000A1B1B555F;
defparam \rr|WideOr5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \rr|Selector11~0 (
// Equation(s):
// \rr|Selector11~0_combout  = ( \rr|WideOr5~30_combout  & ( (!\rr|ascii_input~0_combout  & ((\rr|hex|WideOr2~0_combout ))) # (\rr|ascii_input~0_combout  & (\rr|S.WRITE_BG~DUPLICATE_q )) ) ) # ( !\rr|WideOr5~30_combout  & ( (\rr|hex|WideOr2~0_combout  & 
// !\rr|ascii_input~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|hex|WideOr2~0_combout ),
	.datad(!\rr|ascii_input~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector11~0 .extended_lut = "off";
defparam \rr|Selector11~0 .lut_mask = 64'h0F000F000F330F33;
defparam \rr|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N14
dffeas \rr|ascii_input[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[25] .is_wysiwyg = "true";
defparam \rr|ascii_input[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y61_N38
dffeas \rr|ascii_write_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[12] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [25]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N2
dffeas \controller|controller|buffer|data_in_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [25]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y76_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[25]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[25]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N20
dffeas \controller|controller|buffer|data_in_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [25]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y76_N5
dffeas \controller|controller|buffer|read_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N36
cyclonev_lcell_comb \rr|Selector10~1 (
// Equation(s):
// \rr|Selector10~1_combout  = ( \rr|nibble [0] & ( \rr|ascii_input~0_combout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( !\rr|nibble [0] & ( \rr|ascii_input~0_combout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( \rr|nibble [0] & ( !\rr|ascii_input~0_combout  & 
// ( \rr|nibble [2] ) ) ) # ( !\rr|nibble [0] & ( !\rr|ascii_input~0_combout  & ( (\rr|nibble [2] & ((!\rr|nibble [3]) # (\rr|nibble [1]))) ) ) )

	.dataa(!\rr|nibble [1]),
	.datab(!\rr|nibble [2]),
	.datac(!\rr|nibble [3]),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(!\rr|nibble [0]),
	.dataf(!\rr|ascii_input~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~1 .extended_lut = "off";
defparam \rr|Selector10~1 .lut_mask = 64'h3131333300FF00FF;
defparam \rr|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N33
cyclonev_lcell_comb \rr|Selector10~2 (
// Equation(s):
// \rr|Selector10~2_combout  = ( \rr|bg_str_count [12] & ( \rr|Selector10~1_combout  ) ) # ( !\rr|bg_str_count [12] & ( \rr|Selector10~1_combout  & ( (!\rr|ascii_input~0_combout ) # ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr4~53_combout ))) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr4~51_combout ))) ) ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~51_combout ),
	.datad(!\rr|WideOr4~53_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~2 .extended_lut = "off";
defparam \rr|Selector10~2 .lut_mask = 64'h00000000ABEFFFFF;
defparam \rr|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N9
cyclonev_lcell_comb \rr|Selector10~0 (
// Equation(s):
// \rr|Selector10~0_combout  = ( \rr|bg_str_count [12] & ( \rr|Selector10~2_combout  & ( (!\rr|ascii_input~0_combout ) # ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr4~43_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr4~34_combout )))) ) ) 
// ) # ( !\rr|bg_str_count [12] & ( \rr|Selector10~2_combout  ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|WideOr4~43_combout ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~34_combout ),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~0 .extended_lut = "off";
defparam \rr|Selector10~0 .lut_mask = 64'h00000000FFFFBABF;
defparam \rr|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N11
dffeas \rr|ascii_input[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[26] .is_wysiwyg = "true";
defparam \rr|ascii_input[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [26]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N5
dffeas \controller|controller|buffer|data_in_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [26]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N33
cyclonev_lcell_comb \controller|controller|buffer|read_data[26]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[26]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[26]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N23
dffeas \controller|controller|buffer|data_in_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [26]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y73_N34
dffeas \controller|controller|buffer|read_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N12
cyclonev_lcell_comb \rr|Selector8~0 (
// Equation(s):
// \rr|Selector8~0_combout  = ( !\rr|nibble [1] & ( !\rr|nibble [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|nibble [1]),
	.dataf(!\rr|nibble [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~0 .extended_lut = "off";
defparam \rr|Selector8~0 .lut_mask = 64'hFFFF000000000000;
defparam \rr|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N39
cyclonev_lcell_comb \rr|Selector9~6 (
// Equation(s):
// \rr|Selector9~6_combout  = ( \rr|Selector8~0_combout  & ( \rr|ascii_input~0_combout  & ( (\rr|bg_str_count [12] & \rr|bg_str_count[11]~DUPLICATE_q ) ) ) ) # ( !\rr|Selector8~0_combout  & ( \rr|ascii_input~0_combout  & ( (\rr|bg_str_count [12] & 
// \rr|bg_str_count[11]~DUPLICATE_q ) ) ) ) # ( \rr|Selector8~0_combout  & ( !\rr|ascii_input~0_combout  & ( \rr|nibble [3] ) ) )

	.dataa(!\rr|bg_str_count [12]),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|nibble [3]),
	.datad(gnd),
	.datae(!\rr|Selector8~0_combout ),
	.dataf(!\rr|ascii_input~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~6 .extended_lut = "off";
defparam \rr|Selector9~6 .lut_mask = 64'h00000F0F11111111;
defparam \rr|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N45
cyclonev_lcell_comb \rr|WideOr7~57 (
// Equation(s):
// \rr|WideOr7~57_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & 
// !\rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~57 .extended_lut = "off";
defparam \rr|WideOr7~57 .lut_mask = 64'h24242424B2B2B2B2;
defparam \rr|WideOr7~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N3
cyclonev_lcell_comb \rr|WideOr7~55 (
// Equation(s):
// \rr|WideOr7~55_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  
// & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~55 .extended_lut = "off";
defparam \rr|WideOr7~55 .lut_mask = 64'h3F033F0303000300;
defparam \rr|WideOr7~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N24
cyclonev_lcell_comb \rr|WideOr7~56 (
// Equation(s):
// \rr|WideOr7~56_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  
// & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~56 .extended_lut = "off";
defparam \rr|WideOr7~56 .lut_mask = 64'h44DD44DD00440044;
defparam \rr|WideOr7~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N6
cyclonev_lcell_comb \rr|WideOr7~58 (
// Equation(s):
// \rr|WideOr7~58_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|WideOr7~56_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|WideOr7~55_combout  & !\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [5] & (\rr|WideOr7~57_combout )) # 
// (\rr|bg_str_count [5] & ((!\rr|WideOr7~55_combout ))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|WideOr7~56_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|WideOr7~55_combout ) # (\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & 
// ((!\rr|bg_str_count [5] & (\rr|WideOr7~57_combout )) # (\rr|bg_str_count [5] & ((!\rr|WideOr7~55_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr7~57_combout ),
	.datac(!\rr|WideOr7~55_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~58 .extended_lut = "off";
defparam \rr|WideOr7~58 .lut_mask = 64'h0000B1FA0000B150;
defparam \rr|WideOr7~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N39
cyclonev_lcell_comb \rr|WideOr7~51 (
// Equation(s):
// \rr|WideOr7~51_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~51 .extended_lut = "off";
defparam \rr|WideOr7~51 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|WideOr7~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N6
cyclonev_lcell_comb \rr|WideOr7~53 (
// Equation(s):
// \rr|WideOr7~53_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ 
// (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  
// & !\rr|bg_str_count[4]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~53 .extended_lut = "off";
defparam \rr|WideOr7~53 .lut_mask = 64'hA50AA50A50A550A5;
defparam \rr|WideOr7~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N42
cyclonev_lcell_comb \rr|WideOr7~52 (
// Equation(s):
// \rr|WideOr7~52_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  
// & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~52 .extended_lut = "off";
defparam \rr|WideOr7~52 .lut_mask = 64'h4499449900440044;
defparam \rr|WideOr7~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N30
cyclonev_lcell_comb \rr|WideOr7~54 (
// Equation(s):
// \rr|WideOr7~54_combout  = ( \rr|WideOr7~52_combout  & ( \rr|WideOr4~28_combout  & ( (\rr|bg_str_count [7] & (!\rr|WideOr7~53_combout  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~52_combout  & ( 
// \rr|WideOr4~28_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & ((\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|WideOr7~53_combout  & !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~52_combout  
// & ( !\rr|WideOr4~28_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & ((!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & ((!\rr|WideOr7~53_combout ) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|WideOr7~52_combout  & ( !\rr|WideOr4~28_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [7]) # ((!\rr|WideOr7~53_combout ) # (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr7~53_combout ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~52_combout ),
	.dataf(!\rr|WideOr4~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~54 .extended_lut = "off";
defparam \rr|WideOr7~54 .lut_mask = 64'hE0F0E05040A04000;
defparam \rr|WideOr7~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N3
cyclonev_lcell_comb \rr|WideOr7~62 (
// Equation(s):
// \rr|WideOr7~62_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~62 .extended_lut = "off";
defparam \rr|WideOr7~62 .lut_mask = 64'h00000000FFFF0000;
defparam \rr|WideOr7~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N48
cyclonev_lcell_comb \rr|WideOr7~63 (
// Equation(s):
// \rr|WideOr7~63_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ (\rr|bg_str_count [6]))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & 
// !\rr|bg_str_count [6])) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~63 .extended_lut = "off";
defparam \rr|WideOr7~63 .lut_mask = 64'h2020202092929292;
defparam \rr|WideOr7~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N30
cyclonev_lcell_comb \rr|WideOr7~64 (
// Equation(s):
// \rr|WideOr7~64_combout  = ( \rr|WideOr7~62_combout  & ( \rr|WideOr7~63_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [7] & ((!\rr|WideOr7~52_combout ))) # (\rr|bg_str_count [7] & (!\rr|WideOr4~28_combout )))) # (\rr|bg_str_count [5] & 
// (((\rr|bg_str_count [7] & !\rr|WideOr7~52_combout )))) ) ) ) # ( \rr|WideOr7~62_combout  & ( !\rr|WideOr7~63_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [7] & ((!\rr|WideOr7~52_combout ))) # (\rr|bg_str_count [7] & (!\rr|WideOr4~28_combout 
// )))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count [7]) # (!\rr|WideOr7~52_combout )))) ) ) )

	.dataa(!\rr|WideOr4~28_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|WideOr7~52_combout ),
	.datae(!\rr|WideOr7~62_combout ),
	.dataf(!\rr|WideOr7~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~64 .extended_lut = "off";
defparam \rr|WideOr7~64 .lut_mask = 64'h0000FB380000CB08;
defparam \rr|WideOr7~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N0
cyclonev_lcell_comb \rr|WideOr4~32 (
// Equation(s):
// \rr|WideOr4~32_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~32 .extended_lut = "off";
defparam \rr|WideOr4~32 .lut_mask = 64'h0044004400000000;
defparam \rr|WideOr4~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N51
cyclonev_lcell_comb \rr|WideOr7~65 (
// Equation(s):
// \rr|WideOr7~65_combout  = ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~65 .extended_lut = "off";
defparam \rr|WideOr7~65 .lut_mask = 64'hF000F00000F000F0;
defparam \rr|WideOr7~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N36
cyclonev_lcell_comb \rr|WideOr7~66 (
// Equation(s):
// \rr|WideOr7~66_combout  = ( \rr|WideOr4~32_combout  & ( \rr|WideOr7~65_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|WideOr7~63_combout  & !\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [5] & (!\rr|WideOr7~52_combout )) # 
// (\rr|bg_str_count [5] & ((!\rr|WideOr7~63_combout ))))) ) ) ) # ( !\rr|WideOr4~32_combout  & ( \rr|WideOr7~65_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|WideOr7~63_combout ) # (\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [5] 
// & (!\rr|WideOr7~52_combout )) # (\rr|bg_str_count [5] & ((!\rr|WideOr7~63_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr7~52_combout ),
	.datac(!\rr|WideOr7~63_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr4~32_combout ),
	.dataf(!\rr|WideOr7~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~66 .extended_lut = "off";
defparam \rr|WideOr7~66 .lut_mask = 64'h00000000E4FAE450;
defparam \rr|WideOr7~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N6
cyclonev_lcell_comb \rr|WideOr7~60 (
// Equation(s):
// \rr|WideOr7~60_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [4]))))) # (\rr|bg_str_count [7] & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [4]))))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [4])) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count [4])))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count 
// [4])))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [4]))))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [4]))))) # (\rr|bg_str_count [7] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~60 .extended_lut = "off";
defparam \rr|WideOr7~60 .lut_mask = 64'h9929949929629929;
defparam \rr|WideOr7~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N54
cyclonev_lcell_comb \rr|WideOr7~59 (
// Equation(s):
// \rr|WideOr7~59_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [7])) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count [7])))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] & ((\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count [7] $ (((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~59 .extended_lut = "off";
defparam \rr|WideOr7~59 .lut_mask = 64'hD42BBD0202D440BD;
defparam \rr|WideOr7~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N18
cyclonev_lcell_comb \rr|WideOr7~61 (
// Equation(s):
// \rr|WideOr7~61_combout  = ( \rr|WideOr7~59_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|WideOr7~60_combout ))) ) ) # ( !\rr|WideOr7~59_combout  & ( (\rr|bg_str_count [1] & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|WideOr7~60_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|WideOr7~60_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~61 .extended_lut = "off";
defparam \rr|WideOr7~61 .lut_mask = 64'h0901090108000800;
defparam \rr|WideOr7~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N54
cyclonev_lcell_comb \rr|WideOr7~67 (
// Equation(s):
// \rr|WideOr7~67_combout  = ( !\rr|WideOr7~66_combout  & ( !\rr|WideOr7~61_combout  & ( (!\rr|WideOr7~64_combout  & ((!\rr|WideOr7~51_combout ) # ((!\rr|WideOr7~58_combout  & !\rr|WideOr7~54_combout )))) ) ) )

	.dataa(!\rr|WideOr7~58_combout ),
	.datab(!\rr|WideOr7~51_combout ),
	.datac(!\rr|WideOr7~54_combout ),
	.datad(!\rr|WideOr7~64_combout ),
	.datae(!\rr|WideOr7~66_combout ),
	.dataf(!\rr|WideOr7~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~67 .extended_lut = "off";
defparam \rr|WideOr7~67 .lut_mask = 64'hEC00000000000000;
defparam \rr|WideOr7~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N39
cyclonev_lcell_comb \rr|WideOr7~37 (
// Equation(s):
// \rr|WideOr7~37_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~37 .extended_lut = "off";
defparam \rr|WideOr7~37 .lut_mask = 64'h0500050000A000A0;
defparam \rr|WideOr7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N6
cyclonev_lcell_comb \rr|WideOr7~36 (
// Equation(s):
// \rr|WideOr7~36_combout  = (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count [8] $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count [8] & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (\rr|bg_str_count[6]~DUPLICATE_q )))))

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~36 .extended_lut = "off";
defparam \rr|WideOr7~36 .lut_mask = 64'h9269926992699269;
defparam \rr|WideOr7~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N18
cyclonev_lcell_comb \rr|WideOr7~38 (
// Equation(s):
// \rr|WideOr7~38_combout  = ( \rr|WideOr7~36_combout  & ( \rr|WideOr4~32_combout  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & ((!\rr|WideOr7~37_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr7~36_combout  & ( 
// \rr|WideOr4~32_combout  & ( (\rr|bg_str_count [1] & (((\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|WideOr7~37_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr7~36_combout  & ( !\rr|WideOr4~32_combout  & ( (\rr|bg_str_count [1] & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr7~37_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q ))))) ) ) ) # ( !\rr|WideOr7~36_combout  & ( !\rr|WideOr4~32_combout  & ( 
// (\rr|bg_str_count [1] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # ((!\rr|WideOr7~37_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|WideOr7~37_combout ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~36_combout ),
	.dataf(!\rr|WideOr4~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~38 .extended_lut = "off";
defparam \rr|WideOr7~38 .lut_mask = 64'h0E0F0E05040F0405;
defparam \rr|WideOr7~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N54
cyclonev_lcell_comb \rr|WideOr7~71 (
// Equation(s):
// \rr|WideOr7~71_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~71 .extended_lut = "off";
defparam \rr|WideOr7~71 .lut_mask = 64'h29290242BD002B00;
defparam \rr|WideOr7~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N12
cyclonev_lcell_comb \rr|WideOr7~70 (
// Equation(s):
// \rr|WideOr7~70_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q 
// )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~70 .extended_lut = "off";
defparam \rr|WideOr7~70 .lut_mask = 64'h020200402B000240;
defparam \rr|WideOr7~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N51
cyclonev_lcell_comb \rr|WideOr7~72 (
// Equation(s):
// \rr|WideOr7~72_combout  = ( \rr|WideOr7~70_combout  & ( (\rr|bg_str_count [1] & !\rr|WideOr7~71_combout ) ) ) # ( !\rr|WideOr7~70_combout  & ( (!\rr|bg_str_count [1]) # (!\rr|WideOr7~71_combout ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|WideOr7~71_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~72 .extended_lut = "off";
defparam \rr|WideOr7~72 .lut_mask = 64'hFFAAFFAA55005500;
defparam \rr|WideOr7~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N0
cyclonev_lcell_comb \rr|WideOr7~44 (
// Equation(s):
// \rr|WideOr7~44_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6]))))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (((\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~44 .extended_lut = "off";
defparam \rr|WideOr7~44 .lut_mask = 64'h0A00A70A8C08C68C;
defparam \rr|WideOr7~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N42
cyclonev_lcell_comb \rr|WideOr7~43 (
// Equation(s):
// \rr|WideOr7~43_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) 
// # (\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// ((!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~43 .extended_lut = "off";
defparam \rr|WideOr7~43 .lut_mask = 64'h94962929D400BD00;
defparam \rr|WideOr7~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N36
cyclonev_lcell_comb \rr|WideOr7~45 (
// Equation(s):
// \rr|WideOr7~45_combout  = ( \rr|WideOr7~43_combout  & ( (!\rr|bg_str_count [1] & !\rr|WideOr7~44_combout ) ) ) # ( !\rr|WideOr7~43_combout  & ( (!\rr|WideOr7~44_combout ) # (\rr|bg_str_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|WideOr7~44_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~45 .extended_lut = "off";
defparam \rr|WideOr7~45 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \rr|WideOr7~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N21
cyclonev_lcell_comb \rr|WideOr7~40 (
// Equation(s):
// \rr|WideOr7~40_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~40 .extended_lut = "off";
defparam \rr|WideOr7~40 .lut_mask = 64'h0000000000F000F0;
defparam \rr|WideOr7~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N9
cyclonev_lcell_comb \rr|WideOr7~41 (
// Equation(s):
// \rr|WideOr7~41_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  $ (((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~41 .extended_lut = "off";
defparam \rr|WideOr7~41 .lut_mask = 64'h50AA50AA5A0F5A0F;
defparam \rr|WideOr7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N48
cyclonev_lcell_comb \rr|WideOr7~39 (
// Equation(s):
// \rr|WideOr7~39_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~39 .extended_lut = "off";
defparam \rr|WideOr7~39 .lut_mask = 64'h30F330F330C330C3;
defparam \rr|WideOr7~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N24
cyclonev_lcell_comb \rr|WideOr7~42 (
// Equation(s):
// \rr|WideOr7~42_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr7~39_combout  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count [6] & !\rr|WideOr7~40_combout )) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr7~39_combout  & ( 
// (!\rr|bg_str_count [1] & (\rr|bg_str_count [6] & \rr|WideOr7~41_combout )) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr7~39_combout  & ( (!\rr|bg_str_count [1] & ((!\rr|WideOr7~40_combout ) # (\rr|bg_str_count [6]))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr7~39_combout  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [6]) # (\rr|WideOr7~41_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr7~40_combout ),
	.datad(!\rr|WideOr7~41_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~42 .extended_lut = "off";
defparam \rr|WideOr7~42 .lut_mask = 64'h88AAA2A200228080;
defparam \rr|WideOr7~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N12
cyclonev_lcell_comb \rr|WideOr7~46 (
// Equation(s):
// \rr|WideOr7~46_combout  = ( \rr|WideOr7~45_combout  & ( \rr|WideOr7~42_combout  & ( (\rr|bg_str_count [7] & (!\rr|WideOr7~72_combout  & !\rr|bg_str_count [5])) ) ) ) # ( !\rr|WideOr7~45_combout  & ( \rr|WideOr7~42_combout  & ( (!\rr|bg_str_count [7] & 
// ((\rr|bg_str_count [5]))) # (\rr|bg_str_count [7] & (!\rr|WideOr7~72_combout  & !\rr|bg_str_count [5])) ) ) ) # ( \rr|WideOr7~45_combout  & ( !\rr|WideOr7~42_combout  & ( (!\rr|bg_str_count [7] & (!\rr|WideOr7~38_combout  & ((!\rr|bg_str_count [5])))) # 
// (\rr|bg_str_count [7] & ((!\rr|bg_str_count [5] & ((!\rr|WideOr7~72_combout ))) # (\rr|bg_str_count [5] & (!\rr|WideOr7~38_combout )))) ) ) ) # ( !\rr|WideOr7~45_combout  & ( !\rr|WideOr7~42_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|WideOr7~38_combout 
// ) # ((\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [5] & ((!\rr|WideOr7~72_combout ))) # (\rr|bg_str_count [5] & (!\rr|WideOr7~38_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr7~38_combout ),
	.datac(!\rr|WideOr7~72_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr7~45_combout ),
	.dataf(!\rr|WideOr7~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~46 .extended_lut = "off";
defparam \rr|WideOr7~46 .lut_mask = 64'hD8EED84450AA5000;
defparam \rr|WideOr7~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N30
cyclonev_lcell_comb \rr|Selector9~9 (
// Equation(s):
// \rr|Selector9~9_combout  = ( \rr|WideOr7~67_combout  & ( \rr|WideOr7~46_combout  & ( (\rr|Selector9~6_combout  & ((!\rr|ascii_input~0_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~67_combout  & ( \rr|WideOr7~46_combout  & ( 
// (\rr|Selector9~6_combout  & ((!\rr|ascii_input~0_combout ) # ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~67_combout  & ( !\rr|WideOr7~46_combout  & ( (\rr|Selector9~6_combout  & 
// ((!\rr|ascii_input~0_combout ) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr7~67_combout  & ( !\rr|WideOr7~46_combout  & ( \rr|Selector9~6_combout  ) ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|Selector9~6_combout ),
	.datae(!\rr|WideOr7~67_combout ),
	.dataf(!\rr|WideOr7~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~9 .extended_lut = "off";
defparam \rr|Selector9~9 .lut_mask = 64'h00FF00EF00BF00AF;
defparam \rr|Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N18
cyclonev_lcell_comb \rr|WideOr7~80 (
// Equation(s):
// \rr|WideOr7~80_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [6] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  
// & ((\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((\rr|bg_str_count[3]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~80 .extended_lut = "off";
defparam \rr|WideOr7~80 .lut_mask = 64'h004444D902400090;
defparam \rr|WideOr7~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N12
cyclonev_lcell_comb \rr|WideOr7~81 (
// Equation(s):
// \rr|WideOr7~81_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  
// & (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~81 .extended_lut = "off";
defparam \rr|WideOr7~81 .lut_mask = 64'h020000442B200240;
defparam \rr|WideOr7~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N30
cyclonev_lcell_comb \rr|WideOr7~82 (
// Equation(s):
// \rr|WideOr7~82_combout  = ( \rr|WideOr7~81_combout  & ( (!\rr|WideOr7~80_combout  & !\rr|bg_str_count[4]~DUPLICATE_q ) ) ) # ( !\rr|WideOr7~81_combout  & ( (!\rr|WideOr7~80_combout ) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr7~80_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~82 .extended_lut = "off";
defparam \rr|WideOr7~82 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \rr|WideOr7~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N36
cyclonev_lcell_comb \rr|WideOr7~34 (
// Equation(s):
// \rr|WideOr7~34_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [0] ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[8]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~34 .extended_lut = "off";
defparam \rr|WideOr7~34 .lut_mask = 64'h8E69EF9EEFFFFFFF;
defparam \rr|WideOr7~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N48
cyclonev_lcell_comb \rr|WideOr7~83 (
// Equation(s):
// \rr|WideOr7~83_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~83 .extended_lut = "off";
defparam \rr|WideOr7~83 .lut_mask = 64'h49044D0404000420;
defparam \rr|WideOr7~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N42
cyclonev_lcell_comb \rr|WideOr7~84 (
// Equation(s):
// \rr|WideOr7~84_combout  = ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count 
// [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count 
// [6]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~84 .extended_lut = "off";
defparam \rr|WideOr7~84 .lut_mask = 64'hDB4D924996490000;
defparam \rr|WideOr7~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N33
cyclonev_lcell_comb \rr|WideOr7~85 (
// Equation(s):
// \rr|WideOr7~85_combout  = ( \rr|WideOr7~84_combout  & ( (!\rr|WideOr7~83_combout  & !\rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|WideOr7~84_combout  & ( (!\rr|WideOr7~83_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(!\rr|WideOr7~83_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr7~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~85 .extended_lut = "off";
defparam \rr|WideOr7~85 .lut_mask = 64'hAFAFAFAFA0A0A0A0;
defparam \rr|WideOr7~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N0
cyclonev_lcell_comb \rr|WideOr7~35 (
// Equation(s):
// \rr|WideOr7~35_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count 
// [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( 
// (!\rr|bg_str_count [1] & (((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q 
// ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~35 .extended_lut = "off";
defparam \rr|WideOr7~35 .lut_mask = 64'hBF6B6BD62B4242D4;
defparam \rr|WideOr7~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N24
cyclonev_lcell_comb \rr|WideOr7~76 (
// Equation(s):
// \rr|WideOr7~76_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count [7] & (\rr|WideOr7~35_combout )) # (\rr|bg_str_count [7] & ((\rr|WideOr7~85_combout )))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [7] & (\rr|WideOr7~82_combout )) # (\rr|bg_str_count [7] & (((\rr|WideOr7~35_combout )))))) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count [7] & (\rr|WideOr7~34_combout )) # 
// (\rr|bg_str_count [7] & ((\rr|WideOr7~85_combout )))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (\rr|WideOr7~82_combout )) # (\rr|bg_str_count [7] & (((\rr|WideOr7~34_combout )))))) ) )

	.dataa(!\rr|WideOr7~82_combout ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~34_combout ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~85_combout ),
	.datag(!\rr|WideOr7~35_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~76 .extended_lut = "on";
defparam \rr|WideOr7~76 .lut_mask = 64'h1D031D031DCF1DCF;
defparam \rr|WideOr7~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N0
cyclonev_lcell_comb \rr|WideOr7~48 (
// Equation(s):
// \rr|WideOr7~48_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count 
// [7] & ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  
// & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~48 .extended_lut = "off";
defparam \rr|WideOr7~48 .lut_mask = 64'h4104208218410420;
defparam \rr|WideOr7~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N30
cyclonev_lcell_comb \rr|WideOr7~69 (
// Equation(s):
// \rr|WideOr7~69_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q 
//  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q 
// )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  
// $ (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~69 .extended_lut = "off";
defparam \rr|WideOr7~69 .lut_mask = 64'h4108082482414108;
defparam \rr|WideOr7~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N18
cyclonev_lcell_comb \rr|WideOr7~49 (
// Equation(s):
// \rr|WideOr7~49_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count [7] & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~49 .extended_lut = "off";
defparam \rr|WideOr7~49 .lut_mask = 64'h24A29A594524A29A;
defparam \rr|WideOr7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N51
cyclonev_lcell_comb \rr|WideOr7~50 (
// Equation(s):
// \rr|WideOr7~50_combout  = ( \rr|WideOr7~49_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|WideOr7~48_combout  & (!\rr|bg_str_count [1]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|WideOr7~69_combout )))) ) ) # ( !\rr|WideOr7~49_combout  & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr7~48_combout ) # ((\rr|bg_str_count [1])))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|WideOr7~69_combout )))) ) )

	.dataa(!\rr|WideOr7~48_combout ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~69_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~50 .extended_lut = "off";
defparam \rr|WideOr7~50 .lut_mask = 64'hBFB0BFB08F808F80;
defparam \rr|WideOr7~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N36
cyclonev_lcell_comb \rr|WideOr7~47 (
// Equation(s):
// \rr|WideOr7~47_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~47 .extended_lut = "off";
defparam \rr|WideOr7~47 .lut_mask = 64'h23423923C49C42C4;
defparam \rr|WideOr7~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N30
cyclonev_lcell_comb \rr|WideOr7~73 (
// Equation(s):
// \rr|WideOr7~73_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|bg_str_count [6] & !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( 
// \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [6] & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|bg_str_count [6] & 
// !\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~73 .extended_lut = "off";
defparam \rr|WideOr7~73 .lut_mask = 64'h1A51A21A51051A51;
defparam \rr|WideOr7~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N6
cyclonev_lcell_comb \rr|WideOr7~74 (
// Equation(s):
// \rr|WideOr7~74_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [4])))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count 
// [6] & (\rr|bg_str_count [4] & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [4] & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & 
// (!\rr|bg_str_count [6] & (\rr|bg_str_count [4] & !\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [4] & \rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [0] & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6] & (\rr|bg_str_count [4] & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [4] & \rr|bg_str_count[5]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [10] & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [4]) # (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count [4])) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [6] $ (\rr|bg_str_count [4]))))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~74 .extended_lut = "off";
defparam \rr|WideOr7~74 .lut_mask = 64'h0061087108108E10;
defparam \rr|WideOr7~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N15
cyclonev_lcell_comb \rr|WideOr7~75 (
// Equation(s):
// \rr|WideOr7~75_combout  = ( \rr|WideOr7~74_combout  & ( (!\rr|WideOr7~73_combout  & !\rr|bg_str_count [7]) ) ) # ( !\rr|WideOr7~74_combout  & ( (!\rr|WideOr7~73_combout ) # (\rr|bg_str_count [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr7~73_combout ),
	.datad(!\rr|bg_str_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~75 .extended_lut = "off";
defparam \rr|WideOr7~75 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \rr|WideOr7~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N48
cyclonev_lcell_comb \rr|Selector9~7 (
// Equation(s):
// \rr|Selector9~7_combout  = ( \rr|WideOr7~75_combout  & ( (!\rr|bg_str_count [1]) # ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|WideOr7~48_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr7~47_combout )))) ) ) # ( !\rr|WideOr7~75_combout  & ( 
// (\rr|bg_str_count [1] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|WideOr7~48_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr7~47_combout ))))) ) )

	.dataa(!\rr|WideOr7~48_combout ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|WideOr7~47_combout ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~7 .extended_lut = "off";
defparam \rr|Selector9~7 .lut_mask = 64'h22302230EEFCEEFC;
defparam \rr|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N12
cyclonev_lcell_comb \rr|Selector9~8 (
// Equation(s):
// \rr|Selector9~8_combout  = ( \rr|Selector9~7_combout  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|WideOr7~50_combout )) ) ) # ( !\rr|Selector9~7_combout  & ( (\rr|bg_str_count [2] & ((!\rr|WideOr7~50_combout ) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~8 .extended_lut = "off";
defparam \rr|Selector9~8 .lut_mask = 64'h5151515140404040;
defparam \rr|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N48
cyclonev_lcell_comb \rr|Selector9~4 (
// Equation(s):
// \rr|Selector9~4_combout  = ( \rr|WideOr7~76_combout  & ( \rr|Selector9~8_combout  & ( (\rr|Selector9~9_combout  & ((!\rr|ascii_input~0_combout ) # (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~76_combout  & ( \rr|Selector9~8_combout  & ( 
// (\rr|Selector9~9_combout  & ((!\rr|ascii_input~0_combout ) # (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr7~76_combout  & ( !\rr|Selector9~8_combout  & ( \rr|Selector9~9_combout  ) ) ) # ( !\rr|WideOr7~76_combout  & ( !\rr|Selector9~8_combout 
//  & ( (\rr|Selector9~9_combout  & (((!\rr|ascii_input~0_combout ) # (!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|ascii_input~0_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|Selector9~9_combout ),
	.datae(!\rr|WideOr7~76_combout ),
	.dataf(!\rr|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~4 .extended_lut = "off";
defparam \rr|Selector9~4 .lut_mask = 64'h00FD00FF00FC00FC;
defparam \rr|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N12
cyclonev_lcell_comb \rr|WideOr7~33 (
// Equation(s):
// \rr|WideOr7~33_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((\rr|bg_str_count [1] & \rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [1])))) ) ) ) 
// # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~33 .extended_lut = "off";
defparam \rr|WideOr7~33 .lut_mask = 64'hC08020A0032A4040;
defparam \rr|WideOr7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N54
cyclonev_lcell_comb \rr|WideOr7~27 (
// Equation(s):
// \rr|WideOr7~27_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count [3] $ (!\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count [0] $ (\rr|bg_str_count [3])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & ((!\rr|bg_str_count [2]))) # (\rr|bg_str_count [0] & (!\rr|bg_str_count [3])))) 
// ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [3] & ((\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [3] & (!\rr|bg_str_count [0])))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count [3])))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [3] & (\rr|bg_str_count [0] & 
// \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [3] & ((!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~27 .extended_lut = "off";
defparam \rr|WideOr7~27 .lut_mask = 64'h34002E900E94003C;
defparam \rr|WideOr7~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N9
cyclonev_lcell_comb \rr|Selector9~0 (
// Equation(s):
// \rr|Selector9~0_combout  = ( \rr|WideOr7~27_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & (!\rr|WideOr7~33_combout  & \rr|bg_str_count[6]~DUPLICATE_q )) ) ) # ( !\rr|WideOr7~27_combout  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q ) # ((\rr|bg_str_count [7] & !\rr|WideOr7~33_combout )) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(gnd),
	.datac(!\rr|WideOr7~33_combout ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~0 .extended_lut = "off";
defparam \rr|Selector9~0 .lut_mask = 64'hFF50FF50AA50AA50;
defparam \rr|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N24
cyclonev_lcell_comb \rr|WideOr7~28 (
// Equation(s):
// \rr|WideOr7~28_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q 
// ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  
// & (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~28 .extended_lut = "off";
defparam \rr|WideOr7~28 .lut_mask = 64'h10181C8842412111;
defparam \rr|WideOr7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N48
cyclonev_lcell_comb \rr|WideOr7~25 (
// Equation(s):
// \rr|WideOr7~25_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  
// & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count 
// [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~25 .extended_lut = "off";
defparam \rr|WideOr7~25 .lut_mask = 64'h00E50204952050A9;
defparam \rr|WideOr7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N30
cyclonev_lcell_comb \rr|WideOr7~26 (
// Equation(s):
// \rr|WideOr7~26_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [1] & ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~26 .extended_lut = "off";
defparam \rr|WideOr7~26 .lut_mask = 64'h2E00E00202950A50;
defparam \rr|WideOr7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N42
cyclonev_lcell_comb \rr|WideOr7~24 (
// Equation(s):
// \rr|WideOr7~24_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count [1] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~24 .extended_lut = "off";
defparam \rr|WideOr7~24 .lut_mask = 64'hE502042E2050A900;
defparam \rr|WideOr7~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N54
cyclonev_lcell_comb \rr|WideOr7~32 (
// Equation(s):
// \rr|WideOr7~32_combout  = ( \rr|bg_str_count [7] & ( \rr|WideOr7~24_combout  & ( (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|WideOr7~26_combout ) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|WideOr7~24_combout  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|WideOr7~28_combout )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|WideOr7~25_combout ))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|WideOr7~24_combout  & ( (!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|WideOr7~26_combout ) ) ) ) # ( !\rr|bg_str_count 
// [7] & ( !\rr|WideOr7~24_combout  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|WideOr7~28_combout )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|WideOr7~25_combout ))) ) ) )

	.dataa(!\rr|WideOr7~28_combout ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~25_combout ),
	.datad(!\rr|WideOr7~26_combout ),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|WideOr7~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~32 .extended_lut = "off";
defparam \rr|WideOr7~32 .lut_mask = 64'hB8B8FFCCB8B83300;
defparam \rr|WideOr7~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N30
cyclonev_lcell_comb \rr|WideOr7~6 (
// Equation(s):
// \rr|WideOr7~6_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count [6]) 
// # (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count [6])))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [1]))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( ((!\rr|bg_str_count [1] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count [1] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6]))) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & 
// ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~6 .extended_lut = "off";
defparam \rr|WideOr7~6 .lut_mask = 64'hC3FC57D5FDBFF5BF;
defparam \rr|WideOr7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N0
cyclonev_lcell_comb \rr|WideOr7~7 (
// Equation(s):
// \rr|WideOr7~7_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [1])) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6] & \rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count [1]))) # 
// (\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count [1]))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count [1]))))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # ((!\rr|bg_str_count[3]~DUPLICATE_q ) # 
// (\rr|bg_str_count [1])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count [1]) # (\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( ((!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~7 .extended_lut = "off";
defparam \rr|WideOr7~7 .lut_mask = 64'hFDFDFDBF6BD6F2F4;
defparam \rr|WideOr7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N24
cyclonev_lcell_comb \rr|WideOr7~3 (
// Equation(s):
// \rr|WideOr7~3_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ ((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [2] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [1] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q 
// )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count [1] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [1]))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [1])))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~3 .extended_lut = "off";
defparam \rr|WideOr7~3 .lut_mask = 64'hC734008AA6208286;
defparam \rr|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N6
cyclonev_lcell_comb \rr|Selector9~1 (
// Equation(s):
// \rr|Selector9~1_combout  = ( \rr|WideOr7~3_combout  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr7~7_combout )))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr7~6_combout )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr7~7_combout ))))) ) ) # ( !\rr|WideOr7~3_combout  & ( (!\rr|bg_str_count [7] & (((\rr|WideOr7~7_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[5]~DUPLICATE_q  
// & (\rr|WideOr7~6_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|WideOr7~7_combout ))))) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~6_combout ),
	.datad(!\rr|WideOr7~7_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~1 .extended_lut = "off";
defparam \rr|Selector9~1 .lut_mask = 64'h26BF26BF049D049D;
defparam \rr|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N36
cyclonev_lcell_comb \rr|Selector9~2 (
// Equation(s):
// \rr|Selector9~2_combout  = ( \rr|Selector9~1_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|Selector9~0_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr7~32_combout  & 
// \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) # ( !\rr|Selector9~1_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|Selector9~0_combout  & ((!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr7~32_combout  & 
// \rr|bg_str_count[9]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|Selector9~0_combout ),
	.datac(!\rr|WideOr7~32_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~2 .extended_lut = "off";
defparam \rr|Selector9~2 .lut_mask = 64'h2205220522AF22AF;
defparam \rr|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N42
cyclonev_lcell_comb \rr|WideOr7~16 (
// Equation(s):
// \rr|WideOr7~16_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count [0] & \rr|bg_str_count [6]))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [0] $ 
// (!\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count [0] & \rr|bg_str_count [6]))))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (\rr|bg_str_count [6]))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count [0] & \rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (((\rr|bg_str_count [0] & \rr|bg_str_count [6])) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # 
// (\rr|bg_str_count [6]))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~16 .extended_lut = "off";
defparam \rr|WideOr7~16 .lut_mask = 64'h5E2FF85E78BEF578;
defparam \rr|WideOr7~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N12
cyclonev_lcell_comb \rr|WideOr7~22 (
// Equation(s):
// \rr|WideOr7~22_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count [1] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q 
// ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q 
// ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~22 .extended_lut = "off";
defparam \rr|WideOr7~22 .lut_mask = 64'h044D200449DB0404;
defparam \rr|WideOr7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N36
cyclonev_lcell_comb \rr|WideOr7~21 (
// Equation(s):
// \rr|WideOr7~21_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  
// & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~21 .extended_lut = "off";
defparam \rr|WideOr7~21 .lut_mask = 64'h040092B249002020;
defparam \rr|WideOr7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N9
cyclonev_lcell_comb \rr|WideOr7~23 (
// Equation(s):
// \rr|WideOr7~23_combout  = ( \rr|WideOr7~21_combout  & ( (!\rr|WideOr7~22_combout  & !\rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|WideOr7~21_combout  & ( (!\rr|WideOr7~22_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr7~22_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~23 .extended_lut = "off";
defparam \rr|WideOr7~23 .lut_mask = 64'hF0FFF0FFF000F000;
defparam \rr|WideOr7~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N9
cyclonev_lcell_comb \rr|WideOr7~18 (
// Equation(s):
// \rr|WideOr7~18_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~18 .extended_lut = "off";
defparam \rr|WideOr7~18 .lut_mask = 64'h2B02404096000002;
defparam \rr|WideOr7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N12
cyclonev_lcell_comb \rr|WideOr7~19 (
// Equation(s):
// \rr|WideOr7~19_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~19 .extended_lut = "off";
defparam \rr|WideOr7~19 .lut_mask = 64'h2B9D02099D4422B9;
defparam \rr|WideOr7~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N27
cyclonev_lcell_comb \rr|WideOr7~20 (
// Equation(s):
// \rr|WideOr7~20_combout  = ( \rr|WideOr7~19_combout  & ( (!\rr|WideOr7~18_combout  & \rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|WideOr7~19_combout  & ( (!\rr|WideOr7~18_combout ) # (!\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr7~18_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~20 .extended_lut = "off";
defparam \rr|WideOr7~20 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \rr|WideOr7~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N36
cyclonev_lcell_comb \rr|WideOr7~17 (
// Equation(s):
// \rr|WideOr7~17_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [0]))) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [0] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [0] & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( ((!\rr|bg_str_count [0]) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6]) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [0]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [0] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) 
// # (\rr|bg_str_count [0] & ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6]) # ((\rr|bg_str_count[8]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~17 .extended_lut = "off";
defparam \rr|WideOr7~17 .lut_mask = 64'hAFFFE77BFFFD2BBF;
defparam \rr|WideOr7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N24
cyclonev_lcell_comb \rr|WideOr7~86 (
// Equation(s):
// \rr|WideOr7~86_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr7~23_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr7~17_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [5] & (\rr|WideOr7~17_combout )) # (\rr|bg_str_count [5] & (((\rr|WideOr7~20_combout )))))) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr7~23_combout )))) # 
// (\rr|bg_str_count [5] & (\rr|WideOr7~16_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|WideOr7~16_combout )) # (\rr|bg_str_count [5] & (((\rr|WideOr7~20_combout )))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr7~16_combout ),
	.datad(!\rr|WideOr7~23_combout ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~20_combout ),
	.datag(!\rr|WideOr7~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~86 .extended_lut = "on";
defparam \rr|WideOr7~86 .lut_mask = 64'h068E068E179F179F;
defparam \rr|WideOr7~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N18
cyclonev_lcell_comb \rr|WideOr7~29 (
// Equation(s):
// \rr|WideOr7~29_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|WideOr7~27_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|WideOr7~26_combout )) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( 
// \rr|WideOr7~27_combout  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|WideOr7~28_combout )) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|WideOr7~27_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|WideOr7~26_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|WideOr7~27_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|WideOr7~28_combout )) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~28_combout ),
	.datad(!\rr|WideOr7~26_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~29 .extended_lut = "off";
defparam \rr|WideOr7~29 .lut_mask = 64'h6262664440402200;
defparam \rr|WideOr7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N0
cyclonev_lcell_comb \rr|WideOr7~30 (
// Equation(s):
// \rr|WideOr7~30_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|WideOr7~29_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|WideOr7~24_combout ) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( 
// !\rr|WideOr7~29_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|WideOr7~25_combout ) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~25_combout ),
	.datad(!\rr|WideOr7~24_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~30 .extended_lut = "off";
defparam \rr|WideOr7~30 .lut_mask = 64'h6F6F66FF00000000;
defparam \rr|WideOr7~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N3
cyclonev_lcell_comb \rr|WideOr7~9 (
// Equation(s):
// \rr|WideOr7~9_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & 
// !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~9 .extended_lut = "off";
defparam \rr|WideOr7~9 .lut_mask = 64'h6BD6CEDCD6FDDCFD;
defparam \rr|WideOr7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N6
cyclonev_lcell_comb \rr|WideOr7~10 (
// Equation(s):
// \rr|WideOr7~10_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [3] & (!\rr|bg_str_count[8]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [3]))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [3]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((\rr|bg_str_count [3]))))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [3]))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [3]))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [3])))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~10 .extended_lut = "off";
defparam \rr|WideOr7~10 .lut_mask = 64'h88E66E7100608890;
defparam \rr|WideOr7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N18
cyclonev_lcell_comb \rr|WideOr7~11 (
// Equation(s):
// \rr|WideOr7~11_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[3]~DUPLICATE_q ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~11 .extended_lut = "off";
defparam \rr|WideOr7~11 .lut_mask = 64'h10008610E7108671;
defparam \rr|WideOr7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N39
cyclonev_lcell_comb \rr|WideOr7~12 (
// Equation(s):
// \rr|WideOr7~12_combout  = ( \rr|WideOr7~11_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|WideOr7~10_combout ) ) ) # ( !\rr|WideOr7~11_combout  & ( (!\rr|WideOr7~10_combout ) # (\rr|bg_str_count[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~10_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~12 .extended_lut = "off";
defparam \rr|WideOr7~12 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \rr|WideOr7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N54
cyclonev_lcell_comb \rr|WideOr7~14 (
// Equation(s):
// \rr|WideOr7~14_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [3] $ (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count [3] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [3] & 
// ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [3] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [3] & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~14 .extended_lut = "off";
defparam \rr|WideOr7~14 .lut_mask = 64'h1010088808880C46;
defparam \rr|WideOr7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N48
cyclonev_lcell_comb \rr|WideOr7~13 (
// Equation(s):
// \rr|WideOr7~13_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  $ ((!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count [3]))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ (\rr|bg_str_count [3])))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [3] & 
// ((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  $ 
// ((!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [3] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~13 .extended_lut = "off";
defparam \rr|WideOr7~13 .lut_mask = 64'h7A481704A08E7A48;
defparam \rr|WideOr7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N39
cyclonev_lcell_comb \rr|WideOr7~15 (
// Equation(s):
// \rr|WideOr7~15_combout  = ( \rr|WideOr7~13_combout  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|WideOr7~14_combout ) ) ) # ( !\rr|WideOr7~13_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|WideOr7~14_combout ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|WideOr7~14_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~15 .extended_lut = "off";
defparam \rr|WideOr7~15 .lut_mask = 64'hFFAAFFAA55005500;
defparam \rr|WideOr7~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N54
cyclonev_lcell_comb \rr|WideOr7~8 (
// Equation(s):
// \rr|WideOr7~8_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (((!\rr|bg_str_count [6]) # (\rr|bg_str_count [1])) # (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [0] & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count [6])) # (\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # ((!\rr|bg_str_count [1]) # 
// (\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # ((!\rr|bg_str_count [1]) # (\rr|bg_str_count [6])))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [1] & \rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [0] & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # ((!\rr|bg_str_count[8]~DUPLICATE_q ) # ((!\rr|bg_str_count [1]) # (\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~8 .extended_lut = "off";
defparam \rr|WideOr7~8 .lut_mask = 64'hFEFFE8FEFE77FF7F;
defparam \rr|WideOr7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N0
cyclonev_lcell_comb \rr|WideOr7~90 (
// Equation(s):
// \rr|WideOr7~90_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr7~15_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr7~8_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [5] & (\rr|WideOr7~8_combout )) # (\rr|bg_str_count [5] & (((\rr|WideOr7~12_combout )))))) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr7~15_combout )))) # 
// (\rr|bg_str_count [5] & (\rr|WideOr7~9_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|WideOr7~9_combout )) # (\rr|bg_str_count [5] & (((\rr|WideOr7~12_combout )))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr7~9_combout ),
	.datad(!\rr|WideOr7~12_combout ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~15_combout ),
	.datag(!\rr|WideOr7~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~90 .extended_lut = "on";
defparam \rr|WideOr7~90 .lut_mask = 64'h061706178E9F8E9F;
defparam \rr|WideOr7~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N18
cyclonev_lcell_comb \rr|WideOr7~2 (
// Equation(s):
// \rr|WideOr7~2_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count 
// [6] & (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( 
// !\rr|bg_str_count [0] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[4]~DUPLICATE_q 
// ))))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~2 .extended_lut = "off";
defparam \rr|WideOr7~2 .lut_mask = 64'h00610C1008518A10;
defparam \rr|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N54
cyclonev_lcell_comb \rr|WideOr7~0 (
// Equation(s):
// \rr|WideOr7~0_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count [1] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count [1] & 
// ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count [2])))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count [1] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~0 .extended_lut = "off";
defparam \rr|WideOr7~0 .lut_mask = 64'h0100010001100001;
defparam \rr|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N12
cyclonev_lcell_comb \rr|WideOr7~1 (
// Equation(s):
// \rr|WideOr7~1_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [2] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count [1])))) ) ) ) # ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & \rr|bg_str_count [1]))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [1])))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (\rr|bg_str_count [2] & !\rr|bg_str_count [1]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~1 .extended_lut = "off";
defparam \rr|WideOr7~1 .lut_mask = 64'h0200010200100302;
defparam \rr|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N42
cyclonev_lcell_comb \rr|WideOr7~4 (
// Equation(s):
// \rr|WideOr7~4_combout  = ( \rr|WideOr7~0_combout  & ( \rr|WideOr7~1_combout  & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|WideOr7~3_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|WideOr7~2_combout ))))) ) ) ) # ( 
// !\rr|WideOr7~0_combout  & ( \rr|WideOr7~1_combout  & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|WideOr7~3_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|WideOr7~2_combout ))))) # (\rr|bg_str_count [9] & 
// (((\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~0_combout  & ( !\rr|WideOr7~1_combout  & ( (!\rr|bg_str_count [9] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|WideOr7~3_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|WideOr7~2_combout ))))) # (\rr|bg_str_count [9] & (((!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr7~0_combout  & ( !\rr|WideOr7~1_combout  & ( ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|WideOr7~3_combout )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|WideOr7~2_combout )))) # (\rr|bg_str_count [9]) ) ) )

	.dataa(!\rr|WideOr7~3_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr7~2_combout ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~0_combout ),
	.dataf(!\rr|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~4 .extended_lut = "off";
defparam \rr|WideOr7~4 .lut_mask = 64'hBBF3BBC088F388C0;
defparam \rr|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N36
cyclonev_lcell_comb \rr|WideOr7~5 (
// Equation(s):
// \rr|WideOr7~5_combout  = ( \rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # ((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [1])) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count [1]))))) ) ) ) # ( !\rr|bg_str_count [0] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [1] $ (((!\rr|bg_str_count [6] & \rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count [1])) # (\rr|bg_str_count 
// [6]))) ) ) ) # ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [1]) ) ) ) # ( !\rr|bg_str_count [0] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [1]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~5 .extended_lut = "off";
defparam \rr|WideOr7~5 .lut_mask = 64'h8EBE9EFFF759DB9A;
defparam \rr|WideOr7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N48
cyclonev_lcell_comb \rr|WideOr7~94 (
// Equation(s):
// \rr|WideOr7~94_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr7~4_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr7~5_combout )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr7~6_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr7~4_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  
// & (((\rr|WideOr7~6_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr7~7_combout )))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~7_combout ),
	.datad(!\rr|WideOr7~6_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~4_combout ),
	.datag(!\rr|WideOr7~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~94 .extended_lut = "on";
defparam \rr|WideOr7~94 .lut_mask = 64'h04150145AEBFABEF;
defparam \rr|WideOr7~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N42
cyclonev_lcell_comb \rr|WideOr7~31 (
// Equation(s):
// \rr|WideOr7~31_combout  = ( \rr|WideOr7~90_combout  & ( \rr|WideOr7~94_combout  & ( ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr7~86_combout )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|WideOr7~30_combout )))) # (\rr|bg_str_count [7]) ) ) ) # ( 
// !\rr|WideOr7~90_combout  & ( \rr|WideOr7~94_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr7~86_combout )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|WideOr7~30_combout ))))) # (\rr|bg_str_count [7] & 
// (((!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~90_combout  & ( !\rr|WideOr7~94_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr7~86_combout )) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// ((!\rr|WideOr7~30_combout ))))) # (\rr|bg_str_count [7] & (((\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr7~90_combout  & ( !\rr|WideOr7~94_combout  & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|WideOr7~86_combout 
// )) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|WideOr7~30_combout ))))) ) ) )

	.dataa(!\rr|WideOr7~86_combout ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~30_combout ),
	.datae(!\rr|WideOr7~90_combout ),
	.dataf(!\rr|WideOr7~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~31 .extended_lut = "off";
defparam \rr|WideOr7~31 .lut_mask = 64'h4C404F437C707F73;
defparam \rr|WideOr7~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N18
cyclonev_lcell_comb \rr|Selector9~3 (
// Equation(s):
// \rr|Selector9~3_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|WideOr7~31_combout  & ( \rr|bg_str_count [12] ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|WideOr7~31_combout  & ( (\rr|bg_str_count [12]) # (\rr|Selector9~2_combout ) ) ) ) # 
// ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|WideOr7~31_combout  & ( (\rr|Selector9~2_combout  & !\rr|bg_str_count [12]) ) ) )

	.dataa(!\rr|Selector9~2_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [12]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~3 .extended_lut = "off";
defparam \rr|Selector9~3 .lut_mask = 64'h505000005F5F0F0F;
defparam \rr|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N36
cyclonev_lcell_comb \rr|Selector9~5 (
// Equation(s):
// \rr|Selector9~5_combout  = ( \rr|Selector9~3_combout  & ( (!\rr|ascii_input~0_combout  & (((\rr|Selector9~4_combout )))) # (\rr|ascii_input~0_combout  & (\rr|S.WRITE_BG~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|Selector9~4_combout )))) ) 
// ) # ( !\rr|Selector9~3_combout  & ( (\rr|Selector9~4_combout  & ((!\rr|ascii_input~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ))) ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|Selector9~4_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~5 .extended_lut = "off";
defparam \rr|Selector9~5 .lut_mask = 64'h0B0B0B0B1B0B1B0B;
defparam \rr|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y67_N38
dffeas \rr|ascii_input[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector9~5_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[27] .is_wysiwyg = "true";
defparam \rr|ascii_input[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [27]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N14
dffeas \controller|controller|buffer|data_in_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [27]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y75_N0
cyclonev_lcell_comb \controller|controller|buffer|read_data[27]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[27]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y72_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y72_N17
dffeas \controller|controller|buffer|data_in_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [27]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y75_N1
dffeas \controller|controller|buffer|read_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N42
cyclonev_lcell_comb \rr|WideOr8~22 (
// Equation(s):
// \rr|WideOr8~22_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # 
// (\rr|bg_str_count [11])))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11]))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [11] & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~22 .extended_lut = "off";
defparam \rr|WideOr8~22 .lut_mask = 64'h5861861A1A58A586;
defparam \rr|WideOr8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N0
cyclonev_lcell_comb \rr|WideOr8~24 (
// Equation(s):
// \rr|WideOr8~24_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) 
// # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~24 .extended_lut = "off";
defparam \rr|WideOr8~24 .lut_mask = 64'hD6B9669D9D6BD6B9;
defparam \rr|WideOr8~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N48
cyclonev_lcell_comb \rr|WideOr8~18 (
// Equation(s):
// \rr|WideOr8~18_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~18 .extended_lut = "off";
defparam \rr|WideOr8~18 .lut_mask = 64'hB9669D6B41D6B966;
defparam \rr|WideOr8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N30
cyclonev_lcell_comb \rr|WideOr8~19 (
// Equation(s):
// \rr|WideOr8~19_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  
// & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~19 .extended_lut = "off";
defparam \rr|WideOr8~19 .lut_mask = 64'h9962942929469962;
defparam \rr|WideOr8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N36
cyclonev_lcell_comb \rr|WideOr8~20 (
// Equation(s):
// \rr|WideOr8~20_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # ((\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[11]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[11]~DUPLICATE_q ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (((!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~20 .extended_lut = "off";
defparam \rr|WideOr8~20 .lut_mask = 64'h788FE7781EE7F11E;
defparam \rr|WideOr8~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N6
cyclonev_lcell_comb \rr|WideOr8~17 (
// Equation(s):
// \rr|WideOr8~17_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~17 .extended_lut = "off";
defparam \rr|WideOr8~17 .lut_mask = 64'h9429469911629429;
defparam \rr|WideOr8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N18
cyclonev_lcell_comb \rr|WideOr8~21 (
// Equation(s):
// \rr|WideOr8~21_combout  = ( \rr|WideOr8~20_combout  & ( \rr|WideOr8~17_combout  & ( (!\rr|bg_str_count [0] & (((!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr8~18_combout ))) # (\rr|bg_str_count [0] & (((\rr|WideOr8~19_combout ) # 
// (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr8~20_combout  & ( \rr|WideOr8~17_combout  & ( (!\rr|bg_str_count [0] & (\rr|WideOr8~18_combout  & (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [0] & (((\rr|WideOr8~19_combout ) # 
// (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr8~20_combout  & ( !\rr|WideOr8~17_combout  & ( (!\rr|bg_str_count [0] & (((!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr8~18_combout ))) # (\rr|bg_str_count [0] & 
// (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr8~19_combout )))) ) ) ) # ( !\rr|WideOr8~20_combout  & ( !\rr|WideOr8~17_combout  & ( (!\rr|bg_str_count [0] & (\rr|WideOr8~18_combout  & (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [0] & 
// (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr8~19_combout )))) ) ) )

	.dataa(!\rr|WideOr8~18_combout ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~19_combout ),
	.datae(!\rr|WideOr8~20_combout ),
	.dataf(!\rr|WideOr8~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~21 .extended_lut = "off";
defparam \rr|WideOr8~21 .lut_mask = 64'h0434C4F40737C7F7;
defparam \rr|WideOr8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N48
cyclonev_lcell_comb \rr|WideOr8~23 (
// Equation(s):
// \rr|WideOr8~23_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ ((!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count [5]))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// \rr|bg_str_count [5])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count [5])) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count 
// [5]))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count 
// [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ ((!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~23 .extended_lut = "off";
defparam \rr|WideOr8~23 .lut_mask = 64'h2969694294292969;
defparam \rr|WideOr8~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N24
cyclonev_lcell_comb \rr|WideOr8~101 (
// Equation(s):
// \rr|WideOr8~101_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~21_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & (!\rr|WideOr8~22_combout )) # (\rr|bg_str_count [0] & 
// (((\rr|WideOr8~23_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~21_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [0] & (((\rr|WideOr8~24_combout )))) # 
// (\rr|bg_str_count [0] & (\rr|WideOr8~22_combout )))) ) )

	.dataa(!\rr|WideOr8~22_combout ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|WideOr8~24_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~21_combout ),
	.datag(!\rr|WideOr8~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~101 .extended_lut = "on";
defparam \rr|WideOr8~101 .lut_mask = 64'h008B001DFF8BFF1D;
defparam \rr|WideOr8~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N42
cyclonev_lcell_comb \rr|WideOr8~92 (
// Equation(s):
// \rr|WideOr8~92_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ ((\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ ((\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~92 .extended_lut = "off";
defparam \rr|WideOr8~92 .lut_mask = 64'h6961186961866961;
defparam \rr|WideOr8~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N24
cyclonev_lcell_comb \rr|WideOr8~68 (
// Equation(s):
// \rr|WideOr8~68_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((!\rr|bg_str_count[11]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [8] & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [8])))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [8])))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count [8] & !\rr|bg_str_count [5])) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [8] & \rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [8] & !\rr|bg_str_count [5])) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [8] & \rr|bg_str_count [5])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [8] $ (((!\rr|bg_str_count[11]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~68 .extended_lut = "off";
defparam \rr|WideOr8~68 .lut_mask = 64'h851668A121055A68;
defparam \rr|WideOr8~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N30
cyclonev_lcell_comb \rr|WideOr8~67 (
// Equation(s):
// \rr|WideOr8~67_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [8] & \rr|bg_str_count [5])) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [8] & !\rr|bg_str_count [5])))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (\rr|bg_str_count [8] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] & 
// ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|bg_str_count [8] & \rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [8] & !\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~67 .extended_lut = "off";
defparam \rr|WideOr8~67 .lut_mask = 64'h1C86C36186C36138;
defparam \rr|WideOr8~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N12
cyclonev_lcell_comb \rr|WideOr8~88 (
// Equation(s):
// \rr|WideOr8~88_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q 
//  $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~88 .extended_lut = "off";
defparam \rr|WideOr8~88 .lut_mask = 64'h9002099040092440;
defparam \rr|WideOr8~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N54
cyclonev_lcell_comb \rr|WideOr8~89 (
// Equation(s):
// \rr|WideOr8~89_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count [8] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & (!\rr|bg_str_count [5] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count [8] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count [8] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [5] & (!\rr|bg_str_count [8] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~89 .extended_lut = "off";
defparam \rr|WideOr8~89 .lut_mask = 64'h4820041210488104;
defparam \rr|WideOr8~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N42
cyclonev_lcell_comb \rr|WideOr8~87 (
// Equation(s):
// \rr|WideOr8~87_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~87 .extended_lut = "off";
defparam \rr|WideOr8~87 .lut_mask = 64'h4009244002249002;
defparam \rr|WideOr8~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N54
cyclonev_lcell_comb \rr|WideOr8~90 (
// Equation(s):
// \rr|WideOr8~90_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # 
// (\rr|bg_str_count [5] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  
// & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~90 .extended_lut = "off";
defparam \rr|WideOr8~90 .lut_mask = 64'h1821024040841821;
defparam \rr|WideOr8~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N18
cyclonev_lcell_comb \rr|WideOr8~69 (
// Equation(s):
// \rr|WideOr8~69_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (((\rr|WideOr8~90_combout  & ((\rr|bg_str_count[0]~DUPLICATE_q )))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((((!\rr|bg_str_count[0]~DUPLICATE_q ))) # 
// (\rr|WideOr8~88_combout ))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (((\rr|WideOr8~89_combout  & ((\rr|bg_str_count[0]~DUPLICATE_q )))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((((!\rr|bg_str_count[0]~DUPLICATE_q 
// ) # (\rr|WideOr8~87_combout ))))) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|WideOr8~88_combout ),
	.datac(!\rr|WideOr8~89_combout ),
	.datad(!\rr|WideOr8~87_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(!\rr|WideOr8~90_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~69 .extended_lut = "on";
defparam \rr|WideOr8~69 .lut_mask = 64'h555555551B1B0A5F;
defparam \rr|WideOr8~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N48
cyclonev_lcell_comb \rr|WideOr8~91 (
// Equation(s):
// \rr|WideOr8~91_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ ((\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[8]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ 
// (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  $ ((\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~91 .extended_lut = "off";
defparam \rr|WideOr8~91 .lut_mask = 64'h8696618696188696;
defparam \rr|WideOr8~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N36
cyclonev_lcell_comb \rr|WideOr8~13 (
// Equation(s):
// \rr|WideOr8~13_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|WideOr8~69_combout  & ((\rr|WideOr8~91_combout ))) # (\rr|WideOr8~69_combout  & (\rr|WideOr8~92_combout ))))) # (\rr|bg_str_count[0]~DUPLICATE_q 
//  & ((((\rr|WideOr8~69_combout ))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|WideOr8~69_combout  & (\rr|WideOr8~68_combout )) # (\rr|WideOr8~69_combout  & ((\rr|WideOr8~67_combout )))))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((((\rr|WideOr8~69_combout ))))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|WideOr8~92_combout ),
	.datac(!\rr|WideOr8~68_combout ),
	.datad(!\rr|WideOr8~67_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~69_combout ),
	.datag(!\rr|WideOr8~91_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~13 .extended_lut = "on";
defparam \rr|WideOr8~13 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \rr|WideOr8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N18
cyclonev_lcell_comb \rr|WideOr8~109 (
// Equation(s):
// \rr|WideOr8~109_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q 
// ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~109 .extended_lut = "off";
defparam \rr|WideOr8~109 .lut_mask = 64'h685A5A16A168685A;
defparam \rr|WideOr8~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N9
cyclonev_lcell_comb \rr|WideOr8~3 (
// Equation(s):
// \rr|WideOr8~3_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~3 .extended_lut = "off";
defparam \rr|WideOr8~3 .lut_mask = 64'h8E71E7105100108E;
defparam \rr|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N48
cyclonev_lcell_comb \rr|WideOr8~4 (
// Equation(s):
// \rr|WideOr8~4_combout  = ( \rr|WideOr8~3_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [11] & ((\rr|WideOr4~41_combout ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) # ( !\rr|WideOr8~3_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [11] & \rr|WideOr4~41_combout ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|WideOr4~41_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~4 .extended_lut = "off";
defparam \rr|WideOr8~4 .lut_mask = 64'h0040004010501050;
defparam \rr|WideOr8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N42
cyclonev_lcell_comb \rr|WideOr8~1 (
// Equation(s):
// \rr|WideOr8~1_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q 
//  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~1 .extended_lut = "off";
defparam \rr|WideOr8~1 .lut_mask = 64'h240DB0244BD20D4B;
defparam \rr|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N51
cyclonev_lcell_comb \rr|WideOr8~2 (
// Equation(s):
// \rr|WideOr8~2_combout  = ( \rr|WideOr4~40_combout  & ( (\rr|WideOr9~1_combout  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|WideOr8~1_combout ))) ) ) # ( !\rr|WideOr4~40_combout  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~1_combout  & 
// \rr|WideOr9~1_combout )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~1_combout ),
	.datad(!\rr|WideOr9~1_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~2 .extended_lut = "off";
defparam \rr|WideOr8~2 .lut_mask = 64'h0003000300CF00CF;
defparam \rr|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N0
cyclonev_lcell_comb \rr|WideOr8~5 (
// Equation(s):
// \rr|WideOr8~5_combout  = ( \rr|WideOr4~58_combout  & ( !\rr|WideOr8~2_combout  & ( (!\rr|WideOr8~4_combout  & ((!\rr|WideOr8~0_combout ) # ((!\rr|WideOr8~109_combout  & \rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr4~58_combout  & ( 
// !\rr|WideOr8~2_combout  & ( (!\rr|WideOr8~4_combout  & ((!\rr|WideOr8~0_combout ) # ((!\rr|WideOr8~109_combout ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr8~0_combout ),
	.datab(!\rr|WideOr8~109_combout ),
	.datac(!\rr|WideOr8~4_combout ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~58_combout ),
	.dataf(!\rr|WideOr8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~5 .extended_lut = "off";
defparam \rr|WideOr8~5 .lut_mask = 64'hF0E0A0E000000000;
defparam \rr|WideOr8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N3
cyclonev_lcell_comb \rr|WideOr8~8 (
// Equation(s):
// \rr|WideOr8~8_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~8 .extended_lut = "off";
defparam \rr|WideOr8~8 .lut_mask = 64'h0810214242840810;
defparam \rr|WideOr8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N57
cyclonev_lcell_comb \rr|WideOr8~11 (
// Equation(s):
// \rr|WideOr8~11_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( 
// (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~11 .extended_lut = "off";
defparam \rr|WideOr8~11 .lut_mask = 64'h0942902020040942;
defparam \rr|WideOr8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N45
cyclonev_lcell_comb \rr|WideOr8~9 (
// Equation(s):
// \rr|WideOr8~9_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) 
// # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~9 .extended_lut = "off";
defparam \rr|WideOr8~9 .lut_mask = 64'h4290200404094290;
defparam \rr|WideOr8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N39
cyclonev_lcell_comb \rr|WideOr8~6 (
// Equation(s):
// \rr|WideOr8~6_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// \rr|bg_str_count [6])) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~6 .extended_lut = "off";
defparam \rr|WideOr8~6 .lut_mask = 64'h1080804201202814;
defparam \rr|WideOr8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N9
cyclonev_lcell_comb \rr|WideOr8~7 (
// Equation(s):
// \rr|WideOr8~7_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~7 .extended_lut = "off";
defparam \rr|WideOr8~7 .lut_mask = 64'h0409429090200409;
defparam \rr|WideOr8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N24
cyclonev_lcell_comb \rr|WideOr8~10 (
// Equation(s):
// \rr|WideOr8~10_combout  = ( \rr|WideOr8~8_combout  & ( \rr|WideOr8~7_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|WideOr8~9_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|WideOr8~6_combout )))) ) ) ) # ( !\rr|WideOr8~8_combout  & ( \rr|WideOr8~7_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr8~9_combout  & (!\rr|bg_str_count[5]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|WideOr8~6_combout )))) ) ) ) # ( \rr|WideOr8~8_combout  & ( !\rr|WideOr8~7_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|WideOr8~9_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count[5]~DUPLICATE_q  & \rr|WideOr8~6_combout )))) ) ) ) # ( !\rr|WideOr8~8_combout  & ( !\rr|WideOr8~7_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr8~9_combout 
//  & (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count[5]~DUPLICATE_q  & \rr|WideOr8~6_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr8~9_combout ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~6_combout ),
	.datae(!\rr|WideOr8~8_combout ),
	.dataf(!\rr|WideOr8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~10 .extended_lut = "off";
defparam \rr|WideOr8~10 .lut_mask = 64'h20252A2F70757A7F;
defparam \rr|WideOr8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N51
cyclonev_lcell_comb \rr|WideOr8~12 (
// Equation(s):
// \rr|WideOr8~12_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~12 .extended_lut = "off";
defparam \rr|WideOr8~12 .lut_mask = 64'h8408102121428408;
defparam \rr|WideOr8~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N12
cyclonev_lcell_comb \rr|WideOr8~105 (
// Equation(s):
// \rr|WideOr8~105_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~10_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr8~11_combout )))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr8~12_combout )))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~10_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|WideOr8~8_combout )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr8~11_combout )))))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~8_combout ),
	.datad(!\rr|WideOr8~11_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~10_combout ),
	.datag(!\rr|WideOr8~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~105 .extended_lut = "on";
defparam \rr|WideOr8~105 .lut_mask = 64'h01230213CDEFCEDF;
defparam \rr|WideOr8~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N0
cyclonev_lcell_comb \rr|WideOr8~25 (
// Equation(s):
// \rr|WideOr8~25_combout  = ( \rr|WideOr8~5_combout  & ( \rr|WideOr8~105_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|WideOr8~101_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr8~13_combout )))) ) ) ) # ( !\rr|WideOr8~5_combout  & ( \rr|WideOr8~105_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr8~101_combout )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr8~13_combout )))) ) ) ) # ( \rr|WideOr8~5_combout  & ( !\rr|WideOr8~105_combout  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr8~101_combout )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr8~13_combout ))))) ) ) ) # ( !\rr|WideOr8~5_combout  & ( !\rr|WideOr8~105_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr8~101_combout ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|WideOr8~13_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~101_combout ),
	.datad(!\rr|WideOr8~13_combout ),
	.datae(!\rr|WideOr8~5_combout ),
	.dataf(!\rr|WideOr8~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~25 .extended_lut = "off";
defparam \rr|WideOr8~25 .lut_mask = 64'h46570213CEDF8A9B;
defparam \rr|WideOr8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N12
cyclonev_lcell_comb \rr|WideOr8~64 (
// Equation(s):
// \rr|WideOr8~64_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [5]) # (!\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) 
// ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [5])) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q 
// ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~64 .extended_lut = "off";
defparam \rr|WideOr8~64 .lut_mask = 64'h1C2B8CDC28135CEC;
defparam \rr|WideOr8~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N18
cyclonev_lcell_comb \rr|WideOr8~59 (
// Equation(s):
// \rr|WideOr8~59_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [5]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) 
// # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~59 .extended_lut = "off";
defparam \rr|WideOr8~59 .lut_mask = 64'h69011600338000E8;
defparam \rr|WideOr8~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N6
cyclonev_lcell_comb \rr|WideOr8~61 (
// Equation(s):
// \rr|WideOr8~61_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [5]))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~61 .extended_lut = "off";
defparam \rr|WideOr8~61 .lut_mask = 64'h0184006980FEE833;
defparam \rr|WideOr8~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N36
cyclonev_lcell_comb \rr|WideOr8~62 (
// Equation(s):
// \rr|WideOr8~62_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [5]))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~62 .extended_lut = "off";
defparam \rr|WideOr8~62 .lut_mask = 64'h1600018400E880FE;
defparam \rr|WideOr8~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N24
cyclonev_lcell_comb \rr|WideOr8~60 (
// Equation(s):
// \rr|WideOr8~60_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~60 .extended_lut = "off";
defparam \rr|WideOr8~60 .lut_mask = 64'h85124885CCC820CC;
defparam \rr|WideOr8~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N42
cyclonev_lcell_comb \rr|WideOr8~63 (
// Equation(s):
// \rr|WideOr8~63_combout  = ( \rr|WideOr8~62_combout  & ( \rr|WideOr8~60_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr8~61_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~59_combout 
// )))) ) ) ) # ( !\rr|WideOr8~62_combout  & ( \rr|WideOr8~60_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr8~61_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~59_combout )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr8~62_combout  & ( !\rr|WideOr8~60_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr8~61_combout ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~59_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr8~62_combout  & ( !\rr|WideOr8~60_combout  & ( ((!\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|WideOr8~61_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~59_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr8~59_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~61_combout ),
	.datae(!\rr|WideOr8~62_combout ),
	.dataf(!\rr|WideOr8~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~63 .extended_lut = "off";
defparam \rr|WideOr8~63 .lut_mask = 64'hFB3BCB0BF838C808;
defparam \rr|WideOr8~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N30
cyclonev_lcell_comb \rr|WideOr8~65 (
// Equation(s):
// \rr|WideOr8~65_combout  = ( \rr|WideOr9~0_combout  & ( \rr|WideOr8~63_combout  & ( ((\rr|WideOr4~50_combout  & !\rr|WideOr8~64_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr9~0_combout  & ( !\rr|WideOr8~63_combout  & ( 
// (\rr|WideOr4~50_combout  & !\rr|WideOr8~64_combout ) ) ) )

	.dataa(!\rr|WideOr4~50_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~64_combout ),
	.datae(!\rr|WideOr9~0_combout ),
	.dataf(!\rr|WideOr8~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~65 .extended_lut = "off";
defparam \rr|WideOr8~65 .lut_mask = 64'h0000550000005F0F;
defparam \rr|WideOr8~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \rr|WideOr8~55 (
// Equation(s):
// \rr|WideOr8~55_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count [6] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count 
// [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [6]))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~55 .extended_lut = "off";
defparam \rr|WideOr8~55 .lut_mask = 64'h0170017087018701;
defparam \rr|WideOr8~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N45
cyclonev_lcell_comb \rr|WideOr8~56 (
// Equation(s):
// \rr|WideOr8~56_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  
// & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [5])) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~56 .extended_lut = "off";
defparam \rr|WideOr8~56 .lut_mask = 64'hFAA0005AA50000A0;
defparam \rr|WideOr8~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N30
cyclonev_lcell_comb \rr|WideOr8~57 (
// Equation(s):
// \rr|WideOr8~57_combout  = ( \rr|WideOr4~50_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr8~55_combout )) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr8~56_combout ))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr8~55_combout ),
	.datad(!\rr|WideOr8~56_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~57 .extended_lut = "off";
defparam \rr|WideOr8~57 .lut_mask = 64'h000000000A5F0A5F;
defparam \rr|WideOr8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N36
cyclonev_lcell_comb \rr|WideOr8~51 (
// Equation(s):
// \rr|WideOr8~51_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  
// & \rr|bg_str_count [1])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [1])) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [1]))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~51 .extended_lut = "off";
defparam \rr|WideOr8~51 .lut_mask = 64'h090524A24020021A;
defparam \rr|WideOr8~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N6
cyclonev_lcell_comb \rr|WideOr8~52 (
// Equation(s):
// \rr|WideOr8~52_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [1]))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [6] $ (\rr|bg_str_count [1])))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count 
// [6] $ (\rr|bg_str_count [1])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]))) # (\rr|bg_str_count [6] & ((\rr|bg_str_count [1]) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [1])) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]))))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count [1]))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count [1]))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~52 .extended_lut = "off";
defparam \rr|WideOr8~52 .lut_mask = 64'h8E28C71C78C21C41;
defparam \rr|WideOr8~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N54
cyclonev_lcell_comb \rr|WideOr8~50 (
// Equation(s):
// \rr|WideOr8~50_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [1])) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [1]))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [1]))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [1])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [1])))) ) ) ) # ( !\rr|bg_str_count [7] & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count [1])))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [1])))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~50 .extended_lut = "off";
defparam \rr|WideOr8~50 .lut_mask = 64'h90514020090524A2;
defparam \rr|WideOr8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N24
cyclonev_lcell_comb \rr|WideOr8~53 (
// Equation(s):
// \rr|WideOr8~53_combout  = ( \rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [1]))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count [1] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [7] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]))) # 
// (\rr|bg_str_count [6] & ((\rr|bg_str_count [1]) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [1])) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [1]))))) ) ) ) # ( \rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [1]))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [6] $ (\rr|bg_str_count [1])))) ) ) ) # ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count [6] $ (\rr|bg_str_count [1])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [1])))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [7]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~53 .extended_lut = "off";
defparam \rr|WideOr8~53 .lut_mask = 64'h78C21C41C71CE184;
defparam \rr|WideOr8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N42
cyclonev_lcell_comb \rr|WideOr8~54 (
// Equation(s):
// \rr|WideOr8~54_combout  = ( \rr|WideOr8~50_combout  & ( \rr|WideOr8~53_combout  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # ((\rr|WideOr8~51_combout )))) # (\rr|bg_str_count [2] & (((\rr|WideOr8~52_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr8~50_combout  & ( \rr|WideOr8~53_combout  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~51_combout ))) # (\rr|bg_str_count [2] & (((\rr|WideOr8~52_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr8~50_combout  & ( !\rr|WideOr8~53_combout  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # ((\rr|WideOr8~51_combout )))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr8~52_combout )))) ) ) ) # ( !\rr|WideOr8~50_combout  & ( !\rr|WideOr8~53_combout  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~51_combout ))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|WideOr8~52_combout )))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~51_combout ),
	.datad(!\rr|WideOr8~52_combout ),
	.datae(!\rr|WideOr8~50_combout ),
	.dataf(!\rr|WideOr8~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~54 .extended_lut = "off";
defparam \rr|WideOr8~54 .lut_mask = 64'h02468ACE13579BDF;
defparam \rr|WideOr8~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N27
cyclonev_lcell_comb \rr|WideOr8~58 (
// Equation(s):
// \rr|WideOr8~58_combout  = ( \rr|WideOr8~54_combout  & ( (\rr|WideOr9~0_combout  & ((\rr|WideOr8~57_combout ) # (\rr|bg_str_count [9]))) ) ) # ( !\rr|WideOr8~54_combout  & ( (\rr|WideOr8~57_combout  & \rr|WideOr9~0_combout ) ) )

	.dataa(!\rr|bg_str_count [9]),
	.datab(gnd),
	.datac(!\rr|WideOr8~57_combout ),
	.datad(!\rr|WideOr9~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~58 .extended_lut = "off";
defparam \rr|WideOr8~58 .lut_mask = 64'h000F000F005F005F;
defparam \rr|WideOr8~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N54
cyclonev_lcell_comb \rr|WideOr8~31 (
// Equation(s):
// \rr|WideOr8~31_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count [7])))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count [7])))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [0] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [7]) # (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count [7])) # (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [7]))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [7]) # (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count [7]) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [7]))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~31 .extended_lut = "off";
defparam \rr|WideOr8~31 .lut_mask = 64'hBDEF7BDEF7BDEF7B;
defparam \rr|WideOr8~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N0
cyclonev_lcell_comb \rr|WideOr8~33 (
// Equation(s):
// \rr|WideOr8~33_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & 
// !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~33 .extended_lut = "off";
defparam \rr|WideOr8~33 .lut_mask = 64'h1481280202401481;
defparam \rr|WideOr8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N18
cyclonev_lcell_comb \rr|WideOr8~32 (
// Equation(s):
// \rr|WideOr8~32_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [11] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  
// & (\rr|bg_str_count [11] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~32 .extended_lut = "off";
defparam \rr|WideOr8~32 .lut_mask = 64'h8421108442100842;
defparam \rr|WideOr8~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N24
cyclonev_lcell_comb \rr|WideOr8~30 (
// Equation(s):
// \rr|WideOr8~30_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[6]~DUPLICATE_q ) # ((\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [0] $ (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~30 .extended_lut = "off";
defparam \rr|WideOr8~30 .lut_mask = 64'h14812802FF441481;
defparam \rr|WideOr8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N42
cyclonev_lcell_comb \rr|WideOr8~34 (
// Equation(s):
// \rr|WideOr8~34_combout  = ( \rr|bg_str_count [10] & ( \rr|WideOr8~30_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr8~32_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr8~33_combout )) ) ) ) # ( !\rr|bg_str_count [10] & ( 
// \rr|WideOr8~30_combout  & ( (\rr|WideOr8~31_combout  & \rr|bg_str_count[8]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|WideOr8~30_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr8~32_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q 
//  & (!\rr|WideOr8~33_combout )) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|WideOr8~30_combout  & ( (!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr8~31_combout ) ) ) )

	.dataa(!\rr|WideOr8~33_combout ),
	.datab(!\rr|WideOr8~32_combout ),
	.datac(!\rr|WideOr8~31_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|WideOr8~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~34 .extended_lut = "off";
defparam \rr|WideOr8~34 .lut_mask = 64'hFF0FCCAA000FCCAA;
defparam \rr|WideOr8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N24
cyclonev_lcell_comb \rr|WideOr8~35 (
// Equation(s):
// \rr|WideOr8~35_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # ((\rr|bg_str_count [11]) # (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count [11])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [11])) # 
// (\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count 
// [11])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count [11]) # (\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count [11])) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) 
// # (\rr|bg_str_count [11]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~35 .extended_lut = "off";
defparam \rr|WideOr8~35 .lut_mask = 64'hDEF7F7BDBDEFEF7B;
defparam \rr|WideOr8~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N54
cyclonev_lcell_comb \rr|WideOr8~36 (
// Equation(s):
// \rr|WideOr8~36_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # ((!\rr|bg_str_count [11]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [11]))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [11])) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (!\rr|bg_str_count [11])))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[6]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [11])) # (\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [11])))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|bg_str_count [11]) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~36 .extended_lut = "off";
defparam \rr|WideOr8~36 .lut_mask = 64'hE7FDFD7B7BDEDEBF;
defparam \rr|WideOr8~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N48
cyclonev_lcell_comb \rr|WideOr8~97 (
// Equation(s):
// \rr|WideOr8~97_combout  = ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr8~35_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~36_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr8~34_combout ))))) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~31_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (((\rr|WideOr8~35_combout )))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr8~34_combout ))))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~31_combout ),
	.datad(!\rr|WideOr8~34_combout ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~35_combout ),
	.datag(!\rr|WideOr8~36_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~97 .extended_lut = "on";
defparam \rr|WideOr8~97 .lut_mask = 64'h0437083B8CBF4C7F;
defparam \rr|WideOr8~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N36
cyclonev_lcell_comb \rr|WideOr8~47 (
// Equation(s):
// \rr|WideOr8~47_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[6]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) ) 
// ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count [10] & 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( !\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count [10] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( 
// (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) 
// # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~47 .extended_lut = "off";
defparam \rr|WideOr8~47 .lut_mask = 64'hDBF2B42D2D4FDBF2;
defparam \rr|WideOr8~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N6
cyclonev_lcell_comb \rr|WideOr8~46 (
// Equation(s):
// \rr|WideOr8~46_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q 
// ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (((!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~46 .extended_lut = "off";
defparam \rr|WideOr8~46 .lut_mask = 64'h93EC7E93C97E37C9;
defparam \rr|WideOr8~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N0
cyclonev_lcell_comb \rr|WideOr8~42 (
// Equation(s):
// \rr|WideOr8~42_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|bg_str_count [6])) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [11]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count [11])))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (((!\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [11] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6]))))) 
// ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~42 .extended_lut = "off";
defparam \rr|WideOr8~42 .lut_mask = 64'h293C3C9402434329;
defparam \rr|WideOr8~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N30
cyclonev_lcell_comb \rr|WideOr8~41 (
// Equation(s):
// \rr|WideOr8~41_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))))) # (\rr|bg_str_count [11] 
// & (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (((\rr|bg_str_count [6] & 
// !\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [11] & (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])))) 
// ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count [11] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~41 .extended_lut = "off";
defparam \rr|WideOr8~41 .lut_mask = 64'h63BD3BDC1C23C63B;
defparam \rr|WideOr8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N18
cyclonev_lcell_comb \rr|WideOr8~43 (
// Equation(s):
// \rr|WideOr8~43_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~43 .extended_lut = "off";
defparam \rr|WideOr8~43 .lut_mask = 64'hDC63C63B3BDCBDC6;
defparam \rr|WideOr8~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N24
cyclonev_lcell_comb \rr|WideOr8~44 (
// Equation(s):
// \rr|WideOr8~44_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[5]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~44 .extended_lut = "off";
defparam \rr|WideOr8~44 .lut_mask = 64'h3BDCBDC6C63B63BD;
defparam \rr|WideOr8~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N42
cyclonev_lcell_comb \rr|WideOr8~45 (
// Equation(s):
// \rr|WideOr8~45_combout  = ( \rr|WideOr8~43_combout  & ( \rr|WideOr8~44_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~42_combout  & ((\rr|bg_str_count [9])))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count [9]) # 
// (\rr|WideOr8~41_combout )))) ) ) ) # ( !\rr|WideOr8~43_combout  & ( \rr|WideOr8~44_combout  & ( (\rr|bg_str_count [9] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~42_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|WideOr8~41_combout ))))) ) 
// ) ) # ( \rr|WideOr8~43_combout  & ( !\rr|WideOr8~44_combout  & ( (!\rr|bg_str_count [9]) # ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~42_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|WideOr8~41_combout )))) ) ) ) # ( 
// !\rr|WideOr8~43_combout  & ( !\rr|WideOr8~44_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|bg_str_count [9])) # (\rr|WideOr8~42_combout ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((\rr|WideOr8~41_combout  & \rr|bg_str_count [9])))) ) ) )

	.dataa(!\rr|WideOr8~42_combout ),
	.datab(!\rr|WideOr8~41_combout ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|WideOr8~43_combout ),
	.dataf(!\rr|WideOr8~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~45 .extended_lut = "off";
defparam \rr|WideOr8~45 .lut_mask = 64'hF053FF5300530F53;
defparam \rr|WideOr8~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N15
cyclonev_lcell_comb \rr|WideOr8~48 (
// Equation(s):
// \rr|WideOr8~48_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & \rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [11] & 
// (\rr|bg_str_count [5] & !\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] $ ((\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] $ ((\rr|bg_str_count[7]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~48 .extended_lut = "off";
defparam \rr|WideOr8~48 .lut_mask = 64'h8661968696861896;
defparam \rr|WideOr8~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N48
cyclonev_lcell_comb \rr|WideOr8~93 (
// Equation(s):
// \rr|WideOr8~93_combout  = ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~45_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (((\rr|WideOr8~48_combout )))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~47_combout )))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr8~45_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|WideOr8~47_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & (((\rr|WideOr8~46_combout )))))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|WideOr8~47_combout ),
	.datac(!\rr|WideOr8~46_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr8~45_combout ),
	.datag(!\rr|WideOr8~48_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~93 .extended_lut = "on";
defparam \rr|WideOr8~93 .lut_mask = 64'h001B008DFF1BFF8D;
defparam \rr|WideOr8~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N54
cyclonev_lcell_comb \rr|WideOr8~74 (
// Equation(s):
// \rr|WideOr8~74_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q 
// )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[6]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~74 .extended_lut = "off";
defparam \rr|WideOr8~74 .lut_mask = 64'h6FF6DFBDF6DFBDFB;
defparam \rr|WideOr8~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N24
cyclonev_lcell_comb \rr|WideOr8~75 (
// Equation(s):
// \rr|WideOr8~75_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # ((!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # 
// (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~75 .extended_lut = "off";
defparam \rr|WideOr8~75 .lut_mask = 64'h9D4DFBF6FBD66FDF;
defparam \rr|WideOr8~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N6
cyclonev_lcell_comb \rr|WideOr8~73 (
// Equation(s):
// \rr|WideOr8~73_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count 
// [10] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count [7] & ( ((!\rr|bg_str_count [10] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q 
// ))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count [10] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count [10] 
// & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((!\rr|bg_str_count [10] & 
// ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~73 .extended_lut = "off";
defparam \rr|WideOr8~73 .lut_mask = 64'hFBF6BD6F6FDFFBF6;
defparam \rr|WideOr8~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N42
cyclonev_lcell_comb \rr|WideOr8~76 (
// Equation(s):
// \rr|WideOr8~76_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count [0] & (((\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~20_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr8~22_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & ((((\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count [0] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (((\rr|WideOr8~18_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~24_combout )))) ) )

	.dataa(!\rr|WideOr8~24_combout ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|WideOr8~18_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~22_combout ),
	.datag(!\rr|WideOr8~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~76 .extended_lut = "on";
defparam \rr|WideOr8~76 .lut_mask = 64'h03FF03DD03CC03DD;
defparam \rr|WideOr8~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N36
cyclonev_lcell_comb \rr|WideOr8~80 (
// Equation(s):
// \rr|WideOr8~80_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [10])) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count [10]) # (!\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (((!\rr|bg_str_count [10]) # (\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|bg_str_count [10]))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [10])))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) 
// # ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [10])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [10])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~80 .extended_lut = "off";
defparam \rr|WideOr8~80 .lut_mask = 64'hBFDEFDE7E7BF7BFD;
defparam \rr|WideOr8~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N12
cyclonev_lcell_comb \rr|WideOr8~26 (
// Equation(s):
// \rr|WideOr8~26_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (((!\rr|WideOr8~76_combout  & ((\rr|WideOr8~80_combout ))) # (\rr|WideOr8~76_combout  & (\rr|WideOr8~74_combout ))))) # (\rr|bg_str_count [0] & 
// ((((\rr|WideOr8~76_combout ))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count [0] & ((!\rr|WideOr8~76_combout  & (\rr|WideOr8~75_combout )) # (\rr|WideOr8~76_combout  & ((\rr|WideOr8~73_combout ))))) # (\rr|bg_str_count [0] & 
// (((\rr|WideOr8~76_combout ))))) ) )

	.dataa(!\rr|WideOr8~74_combout ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|WideOr8~75_combout ),
	.datad(!\rr|WideOr8~73_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~76_combout ),
	.datag(!\rr|WideOr8~80_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~26 .extended_lut = "on";
defparam \rr|WideOr8~26 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \rr|WideOr8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N54
cyclonev_lcell_comb \rr|WideOr8~86 (
// Equation(s):
// \rr|WideOr8~86_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [10]))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # (!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  $ (((!\rr|bg_str_count [10]) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [10]))) ) ) ) # 
// ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count [10])) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (((!\rr|bg_str_count [10]) # (!\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count [10]) # 
// (\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [10]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~86 .extended_lut = "off";
defparam \rr|WideOr8~86 .lut_mask = 64'hE7BF7BFD0DE7DE7B;
defparam \rr|WideOr8~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N54
cyclonev_lcell_comb \rr|WideOr8~85 (
// Equation(s):
// \rr|WideOr8~85_combout  = ( \rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )))) 
// # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~85 .extended_lut = "off";
defparam \rr|WideOr8~85 .lut_mask = 64'hDBFE7FDBED7FB7ED;
defparam \rr|WideOr8~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N6
cyclonev_lcell_comb \rr|WideOr8~81 (
// Equation(s):
// \rr|WideOr8~81_combout  = ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr8~73_combout )) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr8~80_combout )))))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & 
// (\rr|WideOr8~86_combout )) # (\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr8~85_combout )))))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~86_combout ),
	.datad(!\rr|WideOr8~80_combout ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr8~85_combout ),
	.datag(!\rr|WideOr8~73_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~81 .extended_lut = "on";
defparam \rr|WideOr8~81 .lut_mask = 64'h2637262626373737;
defparam \rr|WideOr8~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N12
cyclonev_lcell_comb \rr|WideOr8~37 (
// Equation(s):
// \rr|WideOr8~37_combout  = ( !\rr|bg_str_count [9] & ( ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr8~81_combout  & ((\rr|WideOr8~43_combout ))) # (\rr|WideOr8~81_combout  & (\rr|WideOr8~47_combout )))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (((\rr|WideOr8~81_combout ))))) ) ) # ( \rr|bg_str_count [9] & ( ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr8~81_combout  & ((\rr|WideOr8~41_combout ))) # (\rr|WideOr8~81_combout  & (\rr|WideOr8~46_combout )))) # (\rr|bg_str_count[0]~DUPLICATE_q  
// & (((\rr|WideOr8~81_combout ))))) ) )

	.dataa(!\rr|WideOr8~46_combout ),
	.datab(!\rr|WideOr8~47_combout ),
	.datac(!\rr|WideOr8~41_combout ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr8~81_combout ),
	.datag(!\rr|WideOr8~43_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~37 .extended_lut = "on";
defparam \rr|WideOr8~37 .lut_mask = 64'h0F000F0033FF55FF;
defparam \rr|WideOr8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N12
cyclonev_lcell_comb \rr|WideOr8~49 (
// Equation(s):
// \rr|WideOr8~49_combout  = ( \rr|WideOr8~26_combout  & ( \rr|WideOr8~37_combout  & ( ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr8~97_combout )) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr8~93_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q ) ) 
// ) ) # ( !\rr|WideOr8~26_combout  & ( \rr|WideOr8~37_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr8~97_combout  & (!\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|WideOr8~93_combout ) # 
// (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr8~26_combout  & ( !\rr|WideOr8~37_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|WideOr8~97_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|WideOr8~93_combout )))) ) ) ) # ( !\rr|WideOr8~26_combout  & ( !\rr|WideOr8~37_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr8~97_combout )) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr8~93_combout ))))) ) ) )

	.dataa(!\rr|WideOr8~97_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~93_combout ),
	.datae(!\rr|WideOr8~26_combout ),
	.dataf(!\rr|WideOr8~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~49 .extended_lut = "off";
defparam \rr|WideOr8~49 .lut_mask = 64'h40704C7C43734F7F;
defparam \rr|WideOr8~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N30
cyclonev_lcell_comb \rr|WideOr8~66 (
// Equation(s):
// \rr|WideOr8~66_combout  = ( \rr|WideOr8~58_combout  & ( \rr|WideOr8~49_combout  & ( (!\rr|bg_str_count [12] & (((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|WideOr8~65_combout )))) # (\rr|bg_str_count [12] & (((!\rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|WideOr8~25_combout ))) ) ) ) # ( !\rr|WideOr8~58_combout  & ( \rr|WideOr8~49_combout  & ( (!\rr|bg_str_count [12] & (((\rr|WideOr8~65_combout  & !\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count [12] & (((!\rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|WideOr8~25_combout ))) ) ) ) # ( \rr|WideOr8~58_combout  & ( !\rr|WideOr8~49_combout  & ( (!\rr|bg_str_count [12] & (((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|WideOr8~65_combout )))) # (\rr|bg_str_count [12] & (\rr|WideOr8~25_combout  & 
// ((\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr8~58_combout  & ( !\rr|WideOr8~49_combout  & ( (!\rr|bg_str_count [12] & (((\rr|WideOr8~65_combout  & !\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count [12] & (\rr|WideOr8~25_combout  & 
// ((\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr8~25_combout ),
	.datab(!\rr|WideOr8~65_combout ),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|WideOr8~58_combout ),
	.dataf(!\rr|WideOr8~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~66 .extended_lut = "off";
defparam \rr|WideOr8~66 .lut_mask = 64'h300530F53F053FF5;
defparam \rr|WideOr8~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N6
cyclonev_lcell_comb \rr|Selector8~1 (
// Equation(s):
// \rr|Selector8~1_combout  = ( \rr|Selector8~0_combout  & ( \rr|WideOr8~66_combout  & ( (!\rr|ascii_input~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( !\rr|Selector8~0_combout  & ( \rr|WideOr8~66_combout  & ( (!\rr|ascii_input~0_combout  & 
// ((!\rr|nibble [3]))) # (\rr|ascii_input~0_combout  & (\rr|S.WRITE_BG~DUPLICATE_q )) ) ) ) # ( \rr|Selector8~0_combout  & ( !\rr|WideOr8~66_combout  & ( !\rr|ascii_input~0_combout  ) ) ) # ( !\rr|Selector8~0_combout  & ( !\rr|WideOr8~66_combout  & ( 
// (!\rr|ascii_input~0_combout  & !\rr|nibble [3]) ) ) )

	.dataa(!\rr|ascii_input~0_combout ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|nibble [3]),
	.datae(!\rr|Selector8~0_combout ),
	.dataf(!\rr|WideOr8~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~1 .extended_lut = "off";
defparam \rr|Selector8~1 .lut_mask = 64'hAA00AAAAAF05AFAF;
defparam \rr|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y65_N8
dffeas \rr|ascii_input[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[28] .is_wysiwyg = "true";
defparam \rr|ascii_input[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [28]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[28]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[28]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N17
dffeas \controller|controller|buffer|data_in_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [28]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y73_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[28]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[28]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[28]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[28]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N35
dffeas \controller|controller|buffer|data_in_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [28]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y73_N16
dffeas \controller|controller|buffer|read_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \rr|WideOr9~46 (
// Equation(s):
// \rr|WideOr9~46_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # ((\rr|bg_str_count [2] & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( ((!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~46 .extended_lut = "off";
defparam \rr|WideOr9~46 .lut_mask = 64'h40022FAFF5F44002;
defparam \rr|WideOr9~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N48
cyclonev_lcell_comb \rr|WideOr9~49 (
// Equation(s):
// \rr|WideOr9~49_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [7] & (((!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [2]))) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [7] & ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count 
// [5] & ( (\rr|bg_str_count [7] & ((!\rr|bg_str_count [2]) # ((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~49 .extended_lut = "off";
defparam \rr|WideOr9~49 .lut_mask = 64'h4445455551110000;
defparam \rr|WideOr9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N0
cyclonev_lcell_comb \rr|WideOr9~27 (
// Equation(s):
// \rr|WideOr9~27_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~27 .extended_lut = "off";
defparam \rr|WideOr9~27 .lut_mask = 64'h5544554444004400;
defparam \rr|WideOr9~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N3
cyclonev_lcell_comb \rr|WideOr9~25 (
// Equation(s):
// \rr|WideOr9~25_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [2]) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~25 .extended_lut = "off";
defparam \rr|WideOr9~25 .lut_mask = 64'hF555F55500000000;
defparam \rr|WideOr9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N6
cyclonev_lcell_comb \rr|WideOr7~68 (
// Equation(s):
// \rr|WideOr7~68_combout  = (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))))

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~68 .extended_lut = "off";
defparam \rr|WideOr7~68 .lut_mask = 64'h022A022A022A022A;
defparam \rr|WideOr7~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N42
cyclonev_lcell_comb \rr|WideOr9~48 (
// Equation(s):
// \rr|WideOr9~48_combout  = ( \rr|WideOr9~25_combout  & ( \rr|WideOr7~68_combout  & ( (!\rr|WideOr9~27_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [9]) # (!\rr|bg_str_count [5])))) # (\rr|WideOr9~27_combout  & (((\rr|bg_str_count [9] 
// & !\rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr9~25_combout  & ( \rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [9] & (((\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [9] & ((!\rr|bg_str_count [5] $ 
// (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr9~27_combout ))) ) ) ) # ( \rr|WideOr9~25_combout  & ( !\rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [9] & (((!\rr|bg_str_count [5] & \rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [9] & 
// (\rr|WideOr9~27_combout  & (!\rr|bg_str_count [5] $ (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr9~25_combout  & ( !\rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [9] & (((!\rr|bg_str_count [5] & \rr|bg_str_count[7]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [9] & ((!\rr|WideOr9~27_combout  & (\rr|bg_str_count [5] & !\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr9~27_combout  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|WideOr9~27_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr9~25_combout ),
	.dataf(!\rr|WideOr7~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~48 .extended_lut = "off";
defparam \rr|WideOr9~48 .lut_mask = 64'h13C110C113FD10FD;
defparam \rr|WideOr9~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \rr|WideOr9~50 (
// Equation(s):
// \rr|WideOr9~50_combout  = ( \rr|WideOr9~48_combout  & ( ((!\rr|bg_str_count [9] & ((!\rr|WideOr9~49_combout ))) # (\rr|bg_str_count [9] & (\rr|WideOr9~46_combout ))) # (\rr|bg_str_count [6]) ) ) # ( !\rr|WideOr9~48_combout  & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [9] & ((!\rr|WideOr9~49_combout ))) # (\rr|bg_str_count [9] & (\rr|WideOr9~46_combout )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr9~46_combout ),
	.datad(!\rr|WideOr9~49_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~50 .extended_lut = "off";
defparam \rr|WideOr9~50 .lut_mask = 64'h8A028A02DF57DF57;
defparam \rr|WideOr9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N27
cyclonev_lcell_comb \rr|WideOr9~28 (
// Equation(s):
// \rr|WideOr9~28_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2]) # ((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~28 .extended_lut = "off";
defparam \rr|WideOr9~28 .lut_mask = 64'h00000000AAAFAAAF;
defparam \rr|WideOr9~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N18
cyclonev_lcell_comb \rr|WideOr9~47 (
// Equation(s):
// \rr|WideOr9~47_combout  = ( \rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|WideOr9~28_combout )))) # (\rr|bg_str_count [5] & (((\rr|WideOr9~27_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) # ( 
// !\rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr9~28_combout ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr9~27_combout )))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~28_combout ),
	.datad(!\rr|WideOr9~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~47 .extended_lut = "off";
defparam \rr|WideOr9~47 .lut_mask = 64'h20642064B9FDB9FD;
defparam \rr|WideOr9~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N48
cyclonev_lcell_comb \rr|WideOr9~52 (
// Equation(s):
// \rr|WideOr9~52_combout  = ( !\rr|bg_str_count [6] & ( (\rr|WideOr9~0_combout  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr9~50_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr9~47_combout  & (\rr|bg_str_count [9]))))) ) ) # ( 
// \rr|bg_str_count [6] & ( (\rr|WideOr9~0_combout  & ((!\rr|bg_str_count[8]~DUPLICATE_q  & (((\rr|WideOr9~50_combout )))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|WideOr9~46_combout  & (\rr|bg_str_count [9]))))) ) )

	.dataa(!\rr|WideOr9~0_combout ),
	.datab(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~46_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr9~50_combout ),
	.datag(!\rr|WideOr9~47_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~52 .extended_lut = "on";
defparam \rr|WideOr9~52 .lut_mask = 64'h0001000144454445;
defparam \rr|WideOr9~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N30
cyclonev_lcell_comb \rr|WideOr9~56 (
// Equation(s):
// \rr|WideOr9~56_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & (!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count 
// [7] & (!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [2]))) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [7] & \rr|bg_str_count [2]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [7] & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~56 .extended_lut = "off";
defparam \rr|WideOr9~56 .lut_mask = 64'h01807008070000E0;
defparam \rr|WideOr9~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N36
cyclonev_lcell_comb \rr|WideOr9~37 (
// Equation(s):
// \rr|WideOr9~37_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~37 .extended_lut = "off";
defparam \rr|WideOr9~37 .lut_mask = 64'h00000000000A000A;
defparam \rr|WideOr9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N9
cyclonev_lcell_comb \rr|WideOr9~40 (
// Equation(s):
// \rr|WideOr9~40_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & 
// ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~40 .extended_lut = "off";
defparam \rr|WideOr9~40 .lut_mask = 64'h2A2A2A2A54545454;
defparam \rr|WideOr9~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N30
cyclonev_lcell_comb \rr|WideOr9~43 (
// Equation(s):
// \rr|WideOr9~43_combout  = ( \rr|WideOr9~40_combout  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~37_combout )))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr9~27_combout )) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~37_combout ))))) ) ) # ( !\rr|WideOr9~40_combout  & ( (!\rr|bg_str_count [5] & (((!\rr|WideOr9~37_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr9~27_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~37_combout ))))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~27_combout ),
	.datad(!\rr|WideOr9~37_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~43 .extended_lut = "off";
defparam \rr|WideOr9~43 .lut_mask = 64'hFB62FB62D940D940;
defparam \rr|WideOr9~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N15
cyclonev_lcell_comb \rr|WideOr9~44 (
// Equation(s):
// \rr|WideOr9~44_combout  = ( \rr|WideOr9~43_combout  & ( (\rr|bg_str_count [9] & (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (!\rr|WideOr9~56_combout )))) ) ) # ( !\rr|WideOr9~43_combout  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [9] 
// & (\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|WideOr9~56_combout ))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr9~56_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~44 .extended_lut = "off";
defparam \rr|WideOr9~44 .lut_mask = 64'h0100010003020302;
defparam \rr|WideOr9~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N18
cyclonev_lcell_comb \rr|WideOr9~41 (
// Equation(s):
// \rr|WideOr9~41_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) # ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~41 .extended_lut = "off";
defparam \rr|WideOr9~41 .lut_mask = 64'h00E800E817001700;
defparam \rr|WideOr9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N3
cyclonev_lcell_comb \rr|WideOr9~42 (
// Equation(s):
// \rr|WideOr9~42_combout  = ( \rr|WideOr9~41_combout  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count [7])) # (\rr|bg_str_count [9] & ((\rr|WideOr9~56_combout ))) ) ) # ( !\rr|WideOr9~41_combout  & ( (\rr|WideOr9~56_combout  & \rr|bg_str_count [9]) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(gnd),
	.datac(!\rr|WideOr9~56_combout ),
	.datad(!\rr|bg_str_count [9]),
	.datae(gnd),
	.dataf(!\rr|WideOr9~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~42 .extended_lut = "off";
defparam \rr|WideOr9~42 .lut_mask = 64'h000F000F550F550F;
defparam \rr|WideOr9~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N21
cyclonev_lcell_comb \rr|WideOr9~38 (
// Equation(s):
// \rr|WideOr9~38_combout  = ( \rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~27_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr9~37_combout )))) # (\rr|bg_str_count [5] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~27_combout )))) ) ) # ( !\rr|WideOr7~68_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr9~27_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|WideOr9~37_combout )))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|WideOr9~27_combout )))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~37_combout ),
	.datad(!\rr|WideOr9~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~38 .extended_lut = "off";
defparam \rr|WideOr9~38 .lut_mask = 64'hFD64FD64B920B920;
defparam \rr|WideOr9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N24
cyclonev_lcell_comb \rr|WideOr9~36 (
// Equation(s):
// \rr|WideOr9~36_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & 
// ( (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~36 .extended_lut = "off";
defparam \rr|WideOr9~36 .lut_mask = 64'h0000C0C0C0C0C3C3;
defparam \rr|WideOr9~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N24
cyclonev_lcell_comb \rr|WideOr9~39 (
// Equation(s):
// \rr|WideOr9~39_combout  = ( \rr|WideOr9~36_combout  & ( (!\rr|bg_str_count [9] & (\rr|bg_str_count [2] & ((\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [9] & (((\rr|WideOr9~38_combout )))) ) ) # ( !\rr|WideOr9~36_combout  & ( 
// (!\rr|bg_str_count [9] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [9] & (\rr|WideOr9~38_combout )) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr9~38_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~39 .extended_lut = "off";
defparam \rr|WideOr9~39 .lut_mask = 64'h03CF03CF03470347;
defparam \rr|WideOr9~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N54
cyclonev_lcell_comb \rr|WideOr9~45 (
// Equation(s):
// \rr|WideOr9~45_combout  = ( \rr|WideOr9~42_combout  & ( \rr|WideOr9~39_combout  & ( (\rr|WideOr9~0_combout  & (((!\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|WideOr9~44_combout ))) ) ) ) # ( !\rr|WideOr9~42_combout  & ( 
// \rr|WideOr9~39_combout  & ( (\rr|WideOr9~0_combout  & ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr9~44_combout ))) ) ) ) # ( \rr|WideOr9~42_combout  & ( !\rr|WideOr9~39_combout  & ( (\rr|WideOr9~0_combout  & \rr|WideOr9~44_combout ) ) ) ) # ( 
// !\rr|WideOr9~42_combout  & ( !\rr|WideOr9~39_combout  & ( (\rr|WideOr9~0_combout  & (((!\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|WideOr9~44_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr9~0_combout ),
	.datad(!\rr|WideOr9~44_combout ),
	.datae(!\rr|WideOr9~42_combout ),
	.dataf(!\rr|WideOr9~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~45 .extended_lut = "off";
defparam \rr|WideOr9~45 .lut_mask = 64'h080F000F0A0F020F;
defparam \rr|WideOr9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N0
cyclonev_lcell_comb \rr|WideOr9~20 (
// Equation(s):
// \rr|WideOr9~20_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) 
// # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count [10] & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count 
// [6] & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~20 .extended_lut = "off";
defparam \rr|WideOr9~20 .lut_mask = 64'h868EE78EE78EF786;
defparam \rr|WideOr9~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N54
cyclonev_lcell_comb \rr|WideOr9~23 (
// Equation(s):
// \rr|WideOr9~23_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( ((!\rr|bg_str_count [6] & (\rr|bg_str_count [10] & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count [10])))) # (\rr|bg_str_count[2]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )) # 
// (\rr|bg_str_count [10]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [10]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count [10] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~23 .extended_lut = "off";
defparam \rr|WideOr9~23 .lut_mask = 64'hFF8EF7EFF7EF71FF;
defparam \rr|WideOr9~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N18
cyclonev_lcell_comb \rr|WideOr9~21 (
// Equation(s):
// \rr|WideOr9~21_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [10] & 
// (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & 
// \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) 
// # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [10] & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count [10] & \rr|bg_str_count [6])) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((\rr|bg_str_count [6]) # (\rr|bg_str_count [10])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~21 .extended_lut = "off";
defparam \rr|WideOr9~21 .lut_mask = 64'h02BF022B022B4202;
defparam \rr|WideOr9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N48
cyclonev_lcell_comb \rr|WideOr9~22 (
// Equation(s):
// \rr|WideOr9~22_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # (!\rr|bg_str_count [6])))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count [10] & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [10] & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & 
// (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [10] & (!\rr|bg_str_count [6] & 
// !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [10] & (!\rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~22 .extended_lut = "off";
defparam \rr|WideOr9~22 .lut_mask = 64'h4042D440D440FD40;
defparam \rr|WideOr9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N30
cyclonev_lcell_comb \rr|WideOr9~61 (
// Equation(s):
// \rr|WideOr9~61_combout  = ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr9~21_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr9~22_combout ))))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr9~20_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr9~21_combout )))))) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr9~20_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr9~21_combout )))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|WideOr9~23_combout )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr9~20_combout )))) ) )

	.dataa(!\rr|WideOr9~20_combout ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~23_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~21_combout ),
	.datag(!\rr|WideOr9~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~61 .extended_lut = "on";
defparam \rr|WideOr9~61 .lut_mask = 64'h110C7411DD3F74DD;
defparam \rr|WideOr9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N24
cyclonev_lcell_comb \rr|WideOr9~24 (
// Equation(s):
// \rr|WideOr9~24_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6])) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[2]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[2]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & 
// (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [10] & ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[2]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q 
//  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  
// & (((\rr|bg_str_count [10] & \rr|bg_str_count [6])) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~24 .extended_lut = "off";
defparam \rr|WideOr9~24 .lut_mask = 64'h29FD2BBD2BBD2B29;
defparam \rr|WideOr9~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N36
cyclonev_lcell_comb \rr|WideOr9~57 (
// Equation(s):
// \rr|WideOr9~57_combout  = ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|WideOr9~23_combout )) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr9~24_combout )))))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|WideOr9~20_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|WideOr9~23_combout )))) ) ) # ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  
// & (((!\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr9~24_combout ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|WideOr9~22_combout ))))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|WideOr9~23_combout )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|WideOr9~24_combout )))))) ) )

	.dataa(!\rr|WideOr9~23_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~22_combout ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~24_combout ),
	.datag(!\rr|WideOr9~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~57 .extended_lut = "on";
defparam \rr|WideOr9~57 .lut_mask = 64'h8B22220C8BEEEE3F;
defparam \rr|WideOr9~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N33
cyclonev_lcell_comb \rr|WideOr9~26 (
// Equation(s):
// \rr|WideOr9~26_combout  = ( \rr|WideOr7~68_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|WideOr9~25_combout )))) ) ) # 
// ( !\rr|WideOr7~68_combout  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|WideOr9~25_combout ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datad(!\rr|WideOr9~25_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~26 .extended_lut = "off";
defparam \rr|WideOr9~26 .lut_mask = 64'h0400040084808480;
defparam \rr|WideOr9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N0
cyclonev_lcell_comb \rr|WideOr9~29 (
// Equation(s):
// \rr|WideOr9~29_combout  = ( \rr|WideOr9~28_combout  & ( \rr|WideOr9~27_combout  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr7~68_combout )))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr7~68_combout ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\rr|WideOr9~28_combout  
// & ( \rr|WideOr9~27_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (\rr|bg_str_count[5]~DUPLICATE_q )) # (\rr|WideOr7~68_combout ))) ) ) ) # ( \rr|WideOr9~28_combout  & ( !\rr|WideOr9~27_combout  & ( (\rr|WideOr7~68_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr9~28_combout  & ( !\rr|WideOr9~27_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr7~68_combout  & (!\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|WideOr7~68_combout  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (!\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|WideOr7~68_combout ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr9~28_combout ),
	.dataf(!\rr|WideOr9~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~29 .extended_lut = "off";
defparam \rr|WideOr9~29 .lut_mask = 64'h00D400143CD73C17;
defparam \rr|WideOr9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N30
cyclonev_lcell_comb \rr|WideOr9~30 (
// Equation(s):
// \rr|WideOr9~30_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~30 .extended_lut = "off";
defparam \rr|WideOr9~30 .lut_mask = 64'h007FE80F7F010F80;
defparam \rr|WideOr9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N6
cyclonev_lcell_comb \rr|WideOr9~32 (
// Equation(s):
// \rr|WideOr9~32_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[11]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~32 .extended_lut = "off";
defparam \rr|WideOr9~32 .lut_mask = 64'h01F080FEF017FE00;
defparam \rr|WideOr9~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N36
cyclonev_lcell_comb \rr|WideOr9~31 (
// Equation(s):
// \rr|WideOr9~31_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( 
// ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[5]~DUPLICATE_q ) # ((\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~31 .extended_lut = "off";
defparam \rr|WideOr9~31 .lut_mask = 64'h42C0F0F42F0F0342;
defparam \rr|WideOr9~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N12
cyclonev_lcell_comb \rr|WideOr9~33 (
// Equation(s):
// \rr|WideOr9~33_combout  = ( \rr|WideOr9~31_combout  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((\rr|WideOr9~32_combout ) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr9~31_combout  & ( \rr|bg_str_count[10]~DUPLICATE_q 
//  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|WideOr9~32_combout )) ) ) ) # ( \rr|WideOr9~31_combout  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # 
// (\rr|WideOr9~30_combout ))) ) ) ) # ( !\rr|WideOr9~31_combout  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr9~30_combout  & !\rr|bg_str_count [6])) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~30_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr9~32_combout ),
	.datae(!\rr|WideOr9~31_combout ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~33 .extended_lut = "off";
defparam \rr|WideOr9~33 .lut_mask = 64'h1010B0B0000A050F;
defparam \rr|WideOr9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N21
cyclonev_lcell_comb \rr|WideOr9~34 (
// Equation(s):
// \rr|WideOr9~34_combout  = ( \rr|WideOr9~29_combout  & ( !\rr|WideOr9~33_combout  & ( !\rr|bg_str_count [6] $ (\rr|bg_str_count[10]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr9~29_combout  & ( !\rr|WideOr9~33_combout  & ( (!\rr|WideOr9~26_combout ) # 
// (!\rr|bg_str_count [6] $ (\rr|bg_str_count[10]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(!\rr|WideOr9~26_combout ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|WideOr9~29_combout ),
	.dataf(!\rr|WideOr9~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~34 .extended_lut = "off";
defparam \rr|WideOr9~34 .lut_mask = 64'hFAF5AA5500000000;
defparam \rr|WideOr9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N0
cyclonev_lcell_comb \rr|WideOr9~18 (
// Equation(s):
// \rr|WideOr9~18_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # ((\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [0])))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count [0] & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & 
// ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [0]))))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~18 .extended_lut = "off";
defparam \rr|WideOr9~18 .lut_mask = 64'h1700018000E8F0FE;
defparam \rr|WideOr9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N42
cyclonev_lcell_comb \rr|WideOr9~17 (
// Equation(s):
// \rr|WideOr9~17_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (!\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (\rr|bg_str_count [0]))))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) 
// ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~17 .extended_lut = "off";
defparam \rr|WideOr9~17 .lut_mask = 64'h7F0F1700018000E8;
defparam \rr|WideOr9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N33
cyclonev_lcell_comb \rr|WideOr9~19 (
// Equation(s):
// \rr|WideOr9~19_combout  = ( \rr|WideOr9~18_combout  & ( \rr|WideOr9~17_combout  ) ) # ( !\rr|WideOr9~18_combout  & ( \rr|WideOr9~17_combout  & ( !\rr|bg_str_count[6]~DUPLICATE_q  ) ) ) # ( \rr|WideOr9~18_combout  & ( !\rr|WideOr9~17_combout  & ( 
// \rr|bg_str_count[6]~DUPLICATE_q  ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|WideOr9~18_combout ),
	.dataf(!\rr|WideOr9~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~19 .extended_lut = "off";
defparam \rr|WideOr9~19 .lut_mask = 64'h00005555AAAAFFFF;
defparam \rr|WideOr9~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N54
cyclonev_lcell_comb \rr|WideOr9~13 (
// Equation(s):
// \rr|WideOr9~13_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [0]))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & (!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( ((\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [0])))) # (\rr|bg_str_count[10]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q ) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~13 .extended_lut = "off";
defparam \rr|WideOr9~13 .lut_mask = 64'hF7F00FEF10087100;
defparam \rr|WideOr9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N48
cyclonev_lcell_comb \rr|WideOr9~14 (
// Equation(s):
// \rr|WideOr9~14_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [0])))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [0]))) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [0]) # ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~14 .extended_lut = "off";
defparam \rr|WideOr9~14 .lut_mask = 64'h0000FE7F00000F01;
defparam \rr|WideOr9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N6
cyclonev_lcell_comb \rr|WideOr9~15 (
// Equation(s):
// \rr|WideOr9~15_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( ((\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [0])))) # (\rr|bg_str_count [10]) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [10]) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [10] & \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & (!\rr|bg_str_count [10] & 
// !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # (\rr|bg_str_count [10]))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count [10])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~15 .extended_lut = "off";
defparam \rr|WideOr9~15 .lut_mask = 64'h008E1008F7F00FEF;
defparam \rr|WideOr9~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N12
cyclonev_lcell_comb \rr|WideOr9~16 (
// Equation(s):
// \rr|WideOr9~16_combout  = ( \rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr9~15_combout  ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( \rr|WideOr9~15_combout  & ( !\rr|WideOr9~14_combout  ) ) ) # ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( 
// !\rr|WideOr9~15_combout  & ( !\rr|WideOr9~14_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr9~14_combout ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~16 .extended_lut = "off";
defparam \rr|WideOr9~16 .lut_mask = 64'hF0F00000F0F0FFFF;
defparam \rr|WideOr9~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N36
cyclonev_lcell_comb \rr|WideOr9~12 (
// Equation(s):
// \rr|WideOr9~12_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q ) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[5]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count [0]))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [0]) # 
// (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[5]~DUPLICATE_q  & ( 
// ((\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [0])))) # (\rr|bg_str_count[10]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~12 .extended_lut = "off";
defparam \rr|WideOr9~12 .lut_mask = 64'h0FEF008E7100F7F0;
defparam \rr|WideOr9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y62_N24
cyclonev_lcell_comb \rr|WideOr9~65 (
// Equation(s):
// \rr|WideOr9~65_combout  = ( !\rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count [7] & (\rr|WideOr9~12_combout )) # (\rr|bg_str_count [7] & ((\rr|WideOr9~16_combout )))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [7] & (\rr|WideOr9~19_combout )) # (\rr|bg_str_count [7] & (((\rr|WideOr9~12_combout )))))) ) ) # ( \rr|bg_str_count[6]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (((!\rr|bg_str_count [7] & (\rr|WideOr9~13_combout )) # 
// (\rr|bg_str_count [7] & ((\rr|WideOr9~16_combout )))))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (\rr|WideOr9~19_combout )) # (\rr|bg_str_count [7] & (((\rr|WideOr9~13_combout )))))) ) )

	.dataa(!\rr|WideOr9~19_combout ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~13_combout ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~16_combout ),
	.datag(!\rr|WideOr9~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~65 .extended_lut = "on";
defparam \rr|WideOr9~65 .lut_mask = 64'h1D031D031DCF1DCF;
defparam \rr|WideOr9~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N54
cyclonev_lcell_comb \rr|WideOr9~35 (
// Equation(s):
// \rr|WideOr9~35_combout  = ( \rr|WideOr9~34_combout  & ( \rr|WideOr9~65_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr9~57_combout  & !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|WideOr9~61_combout ))) ) ) ) # ( !\rr|WideOr9~34_combout  & ( \rr|WideOr9~65_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr9~57_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|WideOr9~61_combout ))) ) ) ) # ( \rr|WideOr9~34_combout  & ( !\rr|WideOr9~65_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr9~57_combout  & 
// !\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr9~61_combout  & ((\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr9~34_combout  & ( !\rr|WideOr9~65_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|WideOr9~57_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr9~61_combout  & ((\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr9~61_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~57_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|WideOr9~34_combout ),
	.dataf(!\rr|WideOr9~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~35 .extended_lut = "off";
defparam \rr|WideOr9~35 .lut_mask = 64'h0CDD0C113FDD3F11;
defparam \rr|WideOr9~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N12
cyclonev_lcell_comb \rr|WideOr9~4 (
// Equation(s):
// \rr|WideOr9~4_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  
// & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  
// & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q 
// )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~4 .extended_lut = "off";
defparam \rr|WideOr9~4 .lut_mask = 64'h022A000240005440;
defparam \rr|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N18
cyclonev_lcell_comb \rr|WideOr9~6 (
// Equation(s):
// \rr|WideOr9~6_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q 
//  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~6 .extended_lut = "off";
defparam \rr|WideOr9~6 .lut_mask = 64'h0002150054408054;
defparam \rr|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N30
cyclonev_lcell_comb \rr|WideOr9~3 (
// Equation(s):
// \rr|WideOr9~3_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~3 .extended_lut = "off";
defparam \rr|WideOr9~3 .lut_mask = 64'h000000000000800E;
defparam \rr|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N42
cyclonev_lcell_comb \rr|WideOr9~5 (
// Equation(s):
// \rr|WideOr9~5_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[5]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  
// & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((\rr|bg_str_count[5]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [6]))))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~5 .extended_lut = "off";
defparam \rr|WideOr9~5 .lut_mask = 64'h002100A78E500840;
defparam \rr|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N0
cyclonev_lcell_comb \rr|WideOr9~7 (
// Equation(s):
// \rr|WideOr9~7_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|WideOr9~5_combout  & ( (!\rr|bg_str_count [10] & (!\rr|WideOr9~4_combout )) # (\rr|bg_str_count [10] & ((!\rr|WideOr9~6_combout ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// \rr|WideOr9~5_combout  & ( (!\rr|bg_str_count [10] & !\rr|WideOr9~3_combout ) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr9~5_combout  & ( (!\rr|bg_str_count [10] & (!\rr|WideOr9~4_combout )) # (\rr|bg_str_count [10] & 
// ((!\rr|WideOr9~6_combout ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr9~5_combout  & ( (!\rr|WideOr9~3_combout ) # (\rr|bg_str_count [10]) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr9~4_combout ),
	.datac(!\rr|WideOr9~6_combout ),
	.datad(!\rr|WideOr9~3_combout ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~7 .extended_lut = "off";
defparam \rr|WideOr9~7 .lut_mask = 64'hFF55D8D8AA00D8D8;
defparam \rr|WideOr9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N48
cyclonev_lcell_comb \rr|WideOr9~77 (
// Equation(s):
// \rr|WideOr9~77_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [10] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] 
// & ( \rr|bg_str_count [10] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [10] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[8]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [10] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~77 .extended_lut = "off";
defparam \rr|WideOr9~77 .lut_mask = 64'h43C2044C044C0004;
defparam \rr|WideOr9~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N3
cyclonev_lcell_comb \rr|WideOr9~76 (
// Equation(s):
// \rr|WideOr9~76_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count [10] & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [10] & \rr|bg_str_count[1]~DUPLICATE_q 
// ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [10] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [2] & (\rr|bg_str_count [10] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~76 .extended_lut = "off";
defparam \rr|WideOr9~76 .lut_mask = 64'h01000080008080C8;
defparam \rr|WideOr9~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N9
cyclonev_lcell_comb \rr|WideOr9~78 (
// Equation(s):
// \rr|WideOr9~78_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr9~77_combout  ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr9~76_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr9~77_combout ),
	.datad(!\rr|WideOr9~76_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~78 .extended_lut = "off";
defparam \rr|WideOr9~78 .lut_mask = 64'hFF00FF00F0F0F0F0;
defparam \rr|WideOr9~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N54
cyclonev_lcell_comb \rr|WideOr9~82 (
// Equation(s):
// \rr|WideOr9~82_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [10] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [6] & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [10] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [10]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [10] & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [6] & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [10] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~82 .extended_lut = "off";
defparam \rr|WideOr9~82 .lut_mask = 64'h0200230200400200;
defparam \rr|WideOr9~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N0
cyclonev_lcell_comb \rr|WideOr9~83 (
// Equation(s):
// \rr|WideOr9~83_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [10])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count 
// [10]))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [10]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [10]))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~83 .extended_lut = "off";
defparam \rr|WideOr9~83 .lut_mask = 64'h0010080008008C08;
defparam \rr|WideOr9~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N36
cyclonev_lcell_comb \rr|WideOr9~84 (
// Equation(s):
// \rr|WideOr9~84_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr9~83_combout  ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr9~82_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr9~82_combout ),
	.datad(!\rr|WideOr9~83_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~84 .extended_lut = "off";
defparam \rr|WideOr9~84 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \rr|WideOr9~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N6
cyclonev_lcell_comb \rr|WideOr9~79 (
// Equation(s):
// \rr|WideOr9~79_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [10] & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q ) # (\rr|bg_str_count [6]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [10] & (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q )) # (\rr|bg_str_count [10] & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [10] & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~79 .extended_lut = "off";
defparam \rr|WideOr9~79 .lut_mask = 64'h0000290229022B02;
defparam \rr|WideOr9~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N42
cyclonev_lcell_comb \rr|WideOr9~80 (
// Equation(s):
// \rr|WideOr9~80_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count [10]) # (\rr|bg_str_count [6]))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count [10])))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count [10]))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & 
// ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [10]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]))))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count [10])))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [10]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ 
// (!\rr|bg_str_count [10])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~80 .extended_lut = "off";
defparam \rr|WideOr9~80 .lut_mask = 64'hE0008EE08EE0088E;
defparam \rr|WideOr9~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N33
cyclonev_lcell_comb \rr|WideOr9~81 (
// Equation(s):
// \rr|WideOr9~81_combout  = ( \rr|WideOr9~80_combout  & ( (!\rr|bg_str_count [2] & !\rr|WideOr9~79_combout ) ) ) # ( !\rr|WideOr9~80_combout  & ( (!\rr|WideOr9~79_combout ) # (\rr|bg_str_count [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|WideOr9~79_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~81 .extended_lut = "off";
defparam \rr|WideOr9~81 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \rr|WideOr9~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N39
cyclonev_lcell_comb \rr|WideOr9~2 (
// Equation(s):
// \rr|WideOr9~2_combout  = ( \rr|WideOr9~81_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr9~84_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # 
// ((\rr|WideOr9~78_combout )))) ) ) # ( !\rr|WideOr9~81_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr9~84_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr9~78_combout ))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~78_combout ),
	.datad(!\rr|WideOr9~84_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~2 .extended_lut = "off";
defparam \rr|WideOr9~2 .lut_mask = 64'h0189018967EF67EF;
defparam \rr|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N18
cyclonev_lcell_comb \rr|WideOr9~73 (
// Equation(s):
// \rr|WideOr9~73_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count [10]))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [10] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~73 .extended_lut = "off";
defparam \rr|WideOr9~73 .lut_mask = 64'h0007000000001000;
defparam \rr|WideOr9~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N6
cyclonev_lcell_comb \rr|WideOr9~74 (
// Equation(s):
// \rr|WideOr9~74_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [10] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count [10] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// ((\rr|bg_str_count[8]~DUPLICATE_q ))))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [10] & ( 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count [10] & ( (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[8]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~74 .extended_lut = "off";
defparam \rr|WideOr9~74 .lut_mask = 64'hD4404000A8D4D440;
defparam \rr|WideOr9~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N12
cyclonev_lcell_comb \rr|WideOr9~75 (
// Equation(s):
// \rr|WideOr9~75_combout  = ( \rr|bg_str_count [2] & ( !\rr|WideOr9~74_combout  ) ) # ( !\rr|bg_str_count [2] & ( !\rr|WideOr9~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr9~73_combout ),
	.datad(!\rr|WideOr9~74_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~75 .extended_lut = "off";
defparam \rr|WideOr9~75 .lut_mask = 64'hF0F0F0F0FF00FF00;
defparam \rr|WideOr9~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N15
cyclonev_lcell_comb \rr|WideOr9~11 (
// Equation(s):
// \rr|WideOr9~11_combout  = ( \rr|WideOr9~81_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr9~78_combout ))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr9~78_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr9~75_combout ))))) ) ) # ( !\rr|WideOr9~81_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr9~78_combout  & ((\rr|bg_str_count[9]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr9~78_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr9~75_combout ))))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~78_combout ),
	.datac(!\rr|WideOr9~75_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~11 .extended_lut = "off";
defparam \rr|WideOr9~11 .lut_mask = 64'h11271127BB27BB27;
defparam \rr|WideOr9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N24
cyclonev_lcell_comb \rr|WideOr9~9 (
// Equation(s):
// \rr|WideOr9~9_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count [6]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [2] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~9 .extended_lut = "off";
defparam \rr|WideOr9~9 .lut_mask = 64'h07E01000008E7100;
defparam \rr|WideOr9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N42
cyclonev_lcell_comb \rr|WideOr9~8 (
// Equation(s):
// \rr|WideOr9~8_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q 
//  & (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~8 .extended_lut = "off";
defparam \rr|WideOr9~8 .lut_mask = 64'h0180206080C06048;
defparam \rr|WideOr9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N6
cyclonev_lcell_comb \rr|WideOr9~10 (
// Equation(s):
// \rr|WideOr9~10_combout  = ( \rr|WideOr9~4_combout  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr9~8_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr9~9_combout )))) # (\rr|bg_str_count [10] & 
// (((\rr|bg_str_count[8]~DUPLICATE_q  & !\rr|WideOr9~8_combout )))) ) ) # ( !\rr|WideOr9~4_combout  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr9~8_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// (!\rr|WideOr9~9_combout )))) # (\rr|bg_str_count [10] & (((!\rr|bg_str_count[8]~DUPLICATE_q ) # (!\rr|WideOr9~8_combout )))) ) )

	.dataa(!\rr|WideOr9~9_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datad(!\rr|WideOr9~8_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~10 .extended_lut = "off";
defparam \rr|WideOr9~10 .lut_mask = 64'hFB38FB38CB08CB08;
defparam \rr|WideOr9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N24
cyclonev_lcell_comb \rr|WideOr9~69 (
// Equation(s):
// \rr|WideOr9~69_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (((\rr|WideOr9~2_combout )))) # (\rr|bg_str_count [7] & (\rr|WideOr9~10_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [7] & (((\rr|WideOr9~11_combout )))) # (\rr|bg_str_count [7] & (((\rr|WideOr9~2_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (((\rr|WideOr9~2_combout )))) # 
// (\rr|bg_str_count [7] & (\rr|WideOr9~7_combout )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count [7] & (((\rr|WideOr9~11_combout )))) # (\rr|bg_str_count [7] & (((\rr|WideOr9~2_combout )))))) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|WideOr9~7_combout ),
	.datad(!\rr|WideOr9~2_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr9~11_combout ),
	.datag(!\rr|WideOr9~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~69 .extended_lut = "on";
defparam \rr|WideOr9~69 .lut_mask = 64'h029B029B46DF46DF;
defparam \rr|WideOr9~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N48
cyclonev_lcell_comb \rr|WideOr9~51 (
// Equation(s):
// \rr|WideOr9~51_combout  = ( \rr|WideOr9~35_combout  & ( \rr|WideOr9~69_combout  & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr9~52_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr9~45_combout )))) # (\rr|bg_str_count [12]) ) ) ) # ( 
// !\rr|WideOr9~35_combout  & ( \rr|WideOr9~69_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr9~52_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr9~45_combout ))))) # (\rr|bg_str_count [12] & 
// (\rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( \rr|WideOr9~35_combout  & ( !\rr|WideOr9~69_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr9~52_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((\rr|WideOr9~45_combout ))))) # (\rr|bg_str_count [12] & (!\rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr9~35_combout  & ( !\rr|WideOr9~69_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr9~52_combout )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr9~45_combout ))))) ) ) )

	.dataa(!\rr|bg_str_count [12]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~52_combout ),
	.datad(!\rr|WideOr9~45_combout ),
	.datae(!\rr|WideOr9~35_combout ),
	.dataf(!\rr|WideOr9~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~51 .extended_lut = "off";
defparam \rr|WideOr9~51 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \rr|WideOr9~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N30
cyclonev_lcell_comb \rr|Selector7~0 (
// Equation(s):
// \rr|Selector7~0_combout  = ( \rr|WideOr9~51_combout  & ( (!\rr|ascii_input~0_combout  & (((!\rr|nibble [3]) # (\rr|Selector8~0_combout )))) # (\rr|ascii_input~0_combout  & (\rr|S.WRITE_BG~DUPLICATE_q )) ) ) # ( !\rr|WideOr9~51_combout  & ( 
// (!\rr|ascii_input~0_combout  & ((!\rr|nibble [3]) # (\rr|Selector8~0_combout ))) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(!\rr|nibble [3]),
	.datac(!\rr|ascii_input~0_combout ),
	.datad(!\rr|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~0 .extended_lut = "off";
defparam \rr|Selector7~0 .lut_mask = 64'hC0F0C0F0C5F5C5F5;
defparam \rr|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y63_N32
dffeas \rr|ascii_input[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[29] .is_wysiwyg = "true";
defparam \rr|ascii_input[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [29]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y70_N50
dffeas \controller|controller|buffer|data_in_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [29]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N21
cyclonev_lcell_comb \controller|controller|buffer|read_data[29]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[29]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N20
dffeas \controller|controller|buffer|data_in_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [29]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y74_N23
dffeas \controller|controller|buffer|read_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N30
cyclonev_lcell_comb \rr|WideOr10~43 (
// Equation(s):
// \rr|WideOr10~43_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) 
// # (\rr|bg_str_count [1] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] $ (!\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (((!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [2]))) 
// # (\rr|bg_str_count [1] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2])) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~43 .extended_lut = "off";
defparam \rr|WideOr10~43 .lut_mask = 64'hB3F24BCF044C2004;
defparam \rr|WideOr10~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N36
cyclonev_lcell_comb \rr|WideOr10~42 (
// Equation(s):
// \rr|WideOr10~42_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [2] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q 
// ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [1] & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count 
// [2] & ((!\rr|bg_str_count [1] $ (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~42 .extended_lut = "off";
defparam \rr|WideOr10~42 .lut_mask = 64'h4BCF044C20043220;
defparam \rr|WideOr10~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N54
cyclonev_lcell_comb \rr|WideOr10~45 (
// Equation(s):
// \rr|WideOr10~45_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count 
// [6])) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count [2]) # 
// (\rr|bg_str_count [6])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count [2]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count [2]))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count 
// [6] & !\rr|bg_str_count [2]))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~45 .extended_lut = "off";
defparam \rr|WideOr10~45 .lut_mask = 64'h10080DEF7100008E;
defparam \rr|WideOr10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N12
cyclonev_lcell_comb \rr|WideOr10~44 (
// Equation(s):
// \rr|WideOr10~44_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] $ (!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [2] & 
// (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (((!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [2]))) # (\rr|bg_str_count [1] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count [2])) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [2] & ((!\rr|bg_str_count [1] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~44 .extended_lut = "off";
defparam \rr|WideOr10~44 .lut_mask = 64'h20043220B3F24BCF;
defparam \rr|WideOr10~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N54
cyclonev_lcell_comb \rr|WideOr10~46 (
// Equation(s):
// \rr|WideOr10~46_combout  = ( \rr|WideOr10~45_combout  & ( \rr|WideOr10~44_combout  & ( (\rr|bg_str_count [7] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr10~42_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr10~43_combout )))) ) ) ) 
// # ( !\rr|WideOr10~45_combout  & ( \rr|WideOr10~44_combout  & ( (!\rr|bg_str_count [7] & (((\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr10~42_combout ))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr10~43_combout )))) ) ) ) # ( \rr|WideOr10~45_combout  & ( !\rr|WideOr10~44_combout  & ( (!\rr|bg_str_count [7] & (((!\rr|bg_str_count[8]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr10~42_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr10~43_combout )))) ) ) ) # ( !\rr|WideOr10~45_combout  & ( !\rr|WideOr10~44_combout  & ( (!\rr|bg_str_count [7]) # 
// ((!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|WideOr10~42_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|WideOr10~43_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|WideOr10~43_combout ),
	.datac(!\rr|WideOr10~42_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|WideOr10~45_combout ),
	.dataf(!\rr|WideOr10~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~46 .extended_lut = "off";
defparam \rr|WideOr10~46 .lut_mask = 64'hFAEEFA4450EE5044;
defparam \rr|WideOr10~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N12
cyclonev_lcell_comb \rr|WideOr10~47 (
// Equation(s):
// \rr|WideOr10~47_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [2]))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [2]) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # ((!\rr|bg_str_count [2] & 
// !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|bg_str_count [5])))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [2] & ((\rr|bg_str_count [5]))))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [5]) # ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// !\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count [2] & (((\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~47 .extended_lut = "off";
defparam \rr|WideOr10~47 .lut_mask = 64'hCDB340FBDF4000B3;
defparam \rr|WideOr10~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N42
cyclonev_lcell_comb \rr|WideOr10~48 (
// Equation(s):
// \rr|WideOr10~48_combout  = ( \rr|WideOr10~47_combout  & ( (\rr|WideOr9~0_combout  & (((\rr|bg_str_count [9] & \rr|WideOr10~46_combout )) # (\rr|WideOr4~50_combout ))) ) ) # ( !\rr|WideOr10~47_combout  & ( (\rr|WideOr9~0_combout  & (\rr|bg_str_count [9] & 
// \rr|WideOr10~46_combout )) ) )

	.dataa(!\rr|WideOr9~0_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|WideOr4~50_combout ),
	.datad(!\rr|WideOr10~46_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~48 .extended_lut = "off";
defparam \rr|WideOr10~48 .lut_mask = 64'h0011001105150515;
defparam \rr|WideOr10~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N39
cyclonev_lcell_comb \rr|WideOr10~39 (
// Equation(s):
// \rr|WideOr10~39_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) # (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (\rr|bg_str_count [6])))) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count [6]))) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [6] 
// $ (((\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [5]))))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~39 .extended_lut = "off";
defparam \rr|WideOr10~39 .lut_mask = 64'h32413241A402A402;
defparam \rr|WideOr10~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N36
cyclonev_lcell_comb \rr|WideOr10~38 (
// Equation(s):
// \rr|WideOr10~38_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & ((\rr|bg_str_count [6]))) # (\rr|bg_str_count [2] & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~38 .extended_lut = "off";
defparam \rr|WideOr10~38 .lut_mask = 64'h20C020C04C044C04;
defparam \rr|WideOr10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N21
cyclonev_lcell_comb \rr|WideOr10~40 (
// Equation(s):
// \rr|WideOr10~40_combout  = ( \rr|WideOr4~50_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr10~39_combout )) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|WideOr10~38_combout ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr10~39_combout ),
	.datad(!\rr|WideOr10~38_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~40 .extended_lut = "off";
defparam \rr|WideOr10~40 .lut_mask = 64'h000000000A5F0A5F;
defparam \rr|WideOr10~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N18
cyclonev_lcell_comb \rr|WideOr10~34 (
// Equation(s):
// \rr|WideOr10~34_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [7] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [2]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [1] & \rr|bg_str_count 
// [2])))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count [1] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [2]))) # (\rr|bg_str_count [7] & (\rr|bg_str_count [1] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [2]))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [7] & (!\rr|bg_str_count [2] & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count [1])))) ) ) ) # ( 
// !\rr|bg_str_count [6] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [7] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [2])))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] $ 
// (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~34 .extended_lut = "off";
defparam \rr|WideOr10~34 .lut_mask = 64'h520415000180A008;
defparam \rr|WideOr10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N0
cyclonev_lcell_comb \rr|WideOr10~35 (
// Equation(s):
// \rr|WideOr10~35_combout  = ( \rr|bg_str_count [2] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count [6] $ (((!\rr|bg_str_count [5]) # (\rr|bg_str_count [7]))))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [7]) # (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [2] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [1] $ (\rr|bg_str_count [5])))) # (\rr|bg_str_count [7] & 
// ((!\rr|bg_str_count [1] & (\rr|bg_str_count [6] & \rr|bg_str_count [5])) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [6] & !\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [2] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & 
// ((!\rr|bg_str_count [7] & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count [6]) # (\rr|bg_str_count [5]))))) # (\rr|bg_str_count [1] & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count 
// [7])))) ) ) ) # ( !\rr|bg_str_count [2] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [7] & (!\rr|bg_str_count [1] $ (\rr|bg_str_count [5]))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count [1] & \rr|bg_str_count 
// [5])))) ) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [2]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~35 .extended_lut = "off";
defparam \rr|WideOr10~35 .lut_mask = 64'h8060CB4D18062CB4;
defparam \rr|WideOr10~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N6
cyclonev_lcell_comb \rr|WideOr10~36 (
// Equation(s):
// \rr|WideOr10~36_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5]))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] $ 
// (((!\rr|bg_str_count [7]) # (\rr|bg_str_count [5]))))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (((!\rr|bg_str_count [7] & \rr|bg_str_count [5])) # (\rr|bg_str_count [2]))) # (\rr|bg_str_count [1] & 
// (\rr|bg_str_count [2] & (\rr|bg_str_count [7] & !\rr|bg_str_count [5]))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count [7] & ((!\rr|bg_str_count [5]))) # (\rr|bg_str_count [7] & 
// ((\rr|bg_str_count [5]) # (\rr|bg_str_count [2]))))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & 
// (\rr|bg_str_count [2] & (!\rr|bg_str_count [7] & \rr|bg_str_count [5]))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [2] $ (((!\rr|bg_str_count [7]) # (\rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~36 .extended_lut = "off";
defparam \rr|WideOr10~36 .lut_mask = 64'h1431A24A23A21431;
defparam \rr|WideOr10~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N24
cyclonev_lcell_comb \rr|WideOr10~33 (
// Equation(s):
// \rr|WideOr10~33_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [5] & (\rr|bg_str_count [7] & \rr|bg_str_count [1])) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [7])))) ) ) ) # ( 
// !\rr|bg_str_count [6] & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (!\rr|bg_str_count [5] & (\rr|bg_str_count [7]))) # (\rr|bg_str_count [2] & (\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & !\rr|bg_str_count [1]))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & (\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & \rr|bg_str_count [1]))) # (\rr|bg_str_count [2] & (!\rr|bg_str_count [1] & (!\rr|bg_str_count [5] $ (\rr|bg_str_count 
// [7])))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [5] & (\rr|bg_str_count [7] & \rr|bg_str_count [1])) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [7])))) ) ) )

	.dataa(!\rr|bg_str_count [2]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [1]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~33 .extended_lut = "off";
defparam \rr|WideOr10~33 .lut_mask = 64'h2028412018082028;
defparam \rr|WideOr10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N48
cyclonev_lcell_comb \rr|WideOr10~37 (
// Equation(s):
// \rr|WideOr10~37_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|WideOr10~33_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|WideOr10~36_combout ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr10~34_combout )) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|WideOr10~33_combout  & ( (\rr|WideOr10~35_combout ) # (\rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr10~33_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((\rr|WideOr10~36_combout ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr10~34_combout )) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|WideOr10~33_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|WideOr10~35_combout ) ) ) )

	.dataa(!\rr|WideOr10~34_combout ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~35_combout ),
	.datad(!\rr|WideOr10~36_combout ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~37 .extended_lut = "off";
defparam \rr|WideOr10~37 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \rr|WideOr10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N45
cyclonev_lcell_comb \rr|WideOr10~41 (
// Equation(s):
// \rr|WideOr10~41_combout  = ( \rr|WideOr10~37_combout  & ( (\rr|WideOr9~0_combout  & ((\rr|WideOr10~40_combout ) # (\rr|bg_str_count [9]))) ) ) # ( !\rr|WideOr10~37_combout  & ( (\rr|WideOr9~0_combout  & \rr|WideOr10~40_combout ) ) )

	.dataa(!\rr|WideOr9~0_combout ),
	.datab(!\rr|bg_str_count [9]),
	.datac(gnd),
	.datad(!\rr|WideOr10~40_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~41 .extended_lut = "off";
defparam \rr|WideOr10~41 .lut_mask = 64'h0055005511551155;
defparam \rr|WideOr10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N48
cyclonev_lcell_comb \rr|WideOr10~2 (
// Equation(s):
// \rr|WideOr10~2_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~2 .extended_lut = "off";
defparam \rr|WideOr10~2 .lut_mask = 64'h6801006800681600;
defparam \rr|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N6
cyclonev_lcell_comb \rr|WideOr10~1 (
// Equation(s):
// \rr|WideOr10~1_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~1 .extended_lut = "off";
defparam \rr|WideOr10~1 .lut_mask = 64'h0068160016008016;
defparam \rr|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N54
cyclonev_lcell_comb \rr|WideOr10~3 (
// Equation(s):
// \rr|WideOr10~3_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~3 .extended_lut = "off";
defparam \rr|WideOr10~3 .lut_mask = 64'h0180680168010068;
defparam \rr|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N24
cyclonev_lcell_comb \rr|WideOr10~0 (
// Equation(s):
// \rr|WideOr10~0_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[8]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[5]~DUPLICATE_q  & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~0 .extended_lut = "off";
defparam \rr|WideOr10~0 .lut_mask = 64'h1400801680160180;
defparam \rr|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y62_N12
cyclonev_lcell_comb \rr|WideOr10~4 (
// Equation(s):
// \rr|WideOr10~4_combout  = ( \rr|WideOr10~3_combout  & ( \rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [7] & (((\rr|bg_str_count [6])) # (\rr|WideOr10~2_combout ))) # (\rr|bg_str_count [7] & (((!\rr|bg_str_count [6]) # (\rr|WideOr10~1_combout )))) ) ) ) # 
// ( !\rr|WideOr10~3_combout  & ( \rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [7] & (\rr|WideOr10~2_combout  & ((!\rr|bg_str_count [6])))) # (\rr|bg_str_count [7] & (((!\rr|bg_str_count [6]) # (\rr|WideOr10~1_combout )))) ) ) ) # ( \rr|WideOr10~3_combout  
// & ( !\rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [7] & (((\rr|bg_str_count [6])) # (\rr|WideOr10~2_combout ))) # (\rr|bg_str_count [7] & (((\rr|WideOr10~1_combout  & \rr|bg_str_count [6])))) ) ) ) # ( !\rr|WideOr10~3_combout  & ( 
// !\rr|WideOr10~0_combout  & ( (!\rr|bg_str_count [7] & (\rr|WideOr10~2_combout  & ((!\rr|bg_str_count [6])))) # (\rr|bg_str_count [7] & (((\rr|WideOr10~1_combout  & \rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|WideOr10~2_combout ),
	.datab(!\rr|WideOr10~1_combout ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|WideOr10~3_combout ),
	.dataf(!\rr|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~4 .extended_lut = "off";
defparam \rr|WideOr10~4 .lut_mask = 64'h500350F35F035FF3;
defparam \rr|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N0
cyclonev_lcell_comb \rr|WideOr10~19 (
// Equation(s):
// \rr|WideOr10~19_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # ((!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])) # (\rr|bg_str_count[6]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])) # (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((\rr|bg_str_count[7]~DUPLICATE_q  & 
// !\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5]))))) ) ) ) # ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  $ (((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~19 .extended_lut = "off";
defparam \rr|WideOr10~19 .lut_mask = 64'hB96BD69D6B669DB9;
defparam \rr|WideOr10~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N18
cyclonev_lcell_comb \rr|WideOr10~14 (
// Equation(s):
// \rr|WideOr10~14_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count [11] & (!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count [11] & (\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ 
// (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count[5]~DUPLICATE_q ) # 
// (\rr|bg_str_count [11])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [11]))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count [11] & \rr|bg_str_count[5]~DUPLICATE_q ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [11]) # (!\rr|bg_str_count[5]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~14 .extended_lut = "off";
defparam \rr|WideOr10~14 .lut_mask = 64'hE01E78071E8107E0;
defparam \rr|WideOr10~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N6
cyclonev_lcell_comb \rr|WideOr10~12 (
// Equation(s):
// \rr|WideOr10~12_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & \rr|bg_str_count [6])) # (\rr|bg_str_count [5] & 
// (\rr|bg_str_count [11] & !\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count [5] & \rr|bg_str_count [11]))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count [11]) # (\rr|bg_str_count [5])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count [11]) # (\rr|bg_str_count [5]))))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [11] & (!\rr|bg_str_count [5] $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [5]) # (!\rr|bg_str_count [11])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count [11]) # (\rr|bg_str_count 
// [5]))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & \rr|bg_str_count [6])) # (\rr|bg_str_count [5] & (\rr|bg_str_count [11] & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~12 .extended_lut = "off";
defparam \rr|WideOr10~12 .lut_mask = 64'h816A08566A155681;
defparam \rr|WideOr10~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N48
cyclonev_lcell_comb \rr|WideOr10~15 (
// Equation(s):
// \rr|WideOr10~15_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count 
// [5])) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) ) ) ) # ( 
// !\rr|bg_str_count [11] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~15 .extended_lut = "off";
defparam \rr|WideOr10~15 .lut_mask = 64'hC36161381C8686C3;
defparam \rr|WideOr10~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N24
cyclonev_lcell_comb \rr|WideOr10~13 (
// Equation(s):
// \rr|WideOr10~13_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( 
// \rr|bg_str_count [11] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[5]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((\rr|bg_str_count[5]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[5]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~13 .extended_lut = "off";
defparam \rr|WideOr10~13 .lut_mask = 64'h37D20DB0D20DB04B;
defparam \rr|WideOr10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N54
cyclonev_lcell_comb \rr|WideOr10~16 (
// Equation(s):
// \rr|WideOr10~16_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|WideOr10~13_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr10~14_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~12_combout ))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|WideOr10~13_combout  & ( (!\rr|WideOr10~15_combout  & !\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|WideOr10~13_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// (\rr|WideOr10~14_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr10~12_combout ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|WideOr10~13_combout  & ( (!\rr|WideOr10~15_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr10~14_combout ),
	.datab(!\rr|WideOr10~12_combout ),
	.datac(!\rr|WideOr10~15_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~16 .extended_lut = "off";
defparam \rr|WideOr10~16 .lut_mask = 64'hF0FF5533F0005533;
defparam \rr|WideOr10~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N36
cyclonev_lcell_comb \rr|WideOr10~17 (
// Equation(s):
// \rr|WideOr10~17_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [7]))))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [7] & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [7] & !\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  
// & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|bg_str_count [7] & \rr|bg_str_count [6])) # (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count [7] & !\rr|bg_str_count [6])))) # 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (((!\rr|bg_str_count [7]) # (\rr|bg_str_count[5]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [7]) # (\rr|bg_str_count[5]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [7])))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count [7])))) # (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count [6] $ (((\rr|bg_str_count[5]~DUPLICATE_q  & !\rr|bg_str_count [7]))))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~17 .extended_lut = "off";
defparam \rr|WideOr10~17 .lut_mask = 64'h459AA24524599A24;
defparam \rr|WideOr10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N6
cyclonev_lcell_comb \rr|WideOr10~18 (
// Equation(s):
// \rr|WideOr10~18_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [6] 
// & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [5] & ( 
// !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count[7]~DUPLICATE_q  & 
// !\rr|bg_str_count[11]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~18 .extended_lut = "off";
defparam \rr|WideOr10~18 .lut_mask = 64'h6158581A86A5A561;
defparam \rr|WideOr10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N30
cyclonev_lcell_comb \rr|WideOr10~63 (
// Equation(s):
// \rr|WideOr10~63_combout  = ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr10~16_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (((!\rr|WideOr10~17_combout )))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~18_combout )))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr10~16_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|WideOr10~19_combout )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|WideOr10~17_combout )))))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~19_combout ),
	.datad(!\rr|WideOr10~16_combout ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr10~17_combout ),
	.datag(!\rr|WideOr10~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~63 .extended_lut = "on";
defparam \rr|WideOr10~63 .lut_mask = 64'h45EF04AE01AB15BF;
defparam \rr|WideOr10~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N54
cyclonev_lcell_comb \rr|WideOr10~10 (
// Equation(s):
// \rr|WideOr10~10_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # 
// ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~10 .extended_lut = "off";
defparam \rr|WideOr10~10 .lut_mask = 64'h0492920020040492;
defparam \rr|WideOr10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N0
cyclonev_lcell_comb \rr|WideOr10~7 (
// Equation(s):
// \rr|WideOr10~7_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~7 .extended_lut = "off";
defparam \rr|WideOr10~7 .lut_mask = 64'h0180241248240180;
defparam \rr|WideOr10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N36
cyclonev_lcell_comb \rr|WideOr10~5 (
// Equation(s):
// \rr|WideOr10~5_combout  = ( \rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[10]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q 
//  & (!\rr|bg_str_count[11]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[11]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~5 .extended_lut = "off";
defparam \rr|WideOr10~5 .lut_mask = 64'h1800840202102184;
defparam \rr|WideOr10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N42
cyclonev_lcell_comb \rr|WideOr10~8 (
// Equation(s):
// \rr|WideOr10~8_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) 
// # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  
// & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~8 .extended_lut = "off";
defparam \rr|WideOr10~8 .lut_mask = 64'h4920200400494920;
defparam \rr|WideOr10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N6
cyclonev_lcell_comb \rr|WideOr10~6 (
// Equation(s):
// \rr|WideOr10~6_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (\rr|bg_str_count[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~6 .extended_lut = "off";
defparam \rr|WideOr10~6 .lut_mask = 64'h0049492092000049;
defparam \rr|WideOr10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N30
cyclonev_lcell_comb \rr|WideOr10~9 (
// Equation(s):
// \rr|WideOr10~9_combout  = ( \rr|WideOr10~7_combout  & ( \rr|WideOr10~6_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr10~8_combout )) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # 
// ((\rr|WideOr10~5_combout )))) ) ) ) # ( !\rr|WideOr10~7_combout  & ( \rr|WideOr10~6_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|WideOr10~8_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # 
// ((\rr|WideOr10~5_combout )))) ) ) ) # ( \rr|WideOr10~7_combout  & ( !\rr|WideOr10~6_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr10~8_combout )) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// (\rr|WideOr10~5_combout ))) ) ) ) # ( !\rr|WideOr10~7_combout  & ( !\rr|WideOr10~6_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|WideOr10~8_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// (\rr|WideOr10~5_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr10~5_combout ),
	.datad(!\rr|WideOr10~8_combout ),
	.datae(!\rr|WideOr10~7_combout ),
	.dataf(!\rr|WideOr10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~9 .extended_lut = "off";
defparam \rr|WideOr10~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \rr|WideOr10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N48
cyclonev_lcell_comb \rr|WideOr10~11 (
// Equation(s):
// \rr|WideOr10~11_combout  = ( \rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~11 .extended_lut = "off";
defparam \rr|WideOr10~11 .lut_mask = 64'h8048120124128048;
defparam \rr|WideOr10~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N36
cyclonev_lcell_comb \rr|WideOr10~67 (
// Equation(s):
// \rr|WideOr10~67_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr10~9_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr10~10_combout )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr10~11_combout )))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & ((((\rr|WideOr10~9_combout ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr10~7_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr10~10_combout )))) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|WideOr10~10_combout ),
	.datac(!\rr|WideOr10~7_combout ),
	.datad(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~9_combout ),
	.datag(!\rr|WideOr10~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~67 .extended_lut = "on";
defparam \rr|WideOr10~67 .lut_mask = 64'h0027001BFF27FF1B;
defparam \rr|WideOr10~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N36
cyclonev_lcell_comb \rr|WideOr10~59 (
// Equation(s):
// \rr|WideOr10~59_combout  = ( !\rr|bg_str_count [0] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|WideOr10~67_combout )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((((\rr|WideOr10~63_combout ))))) ) ) # ( \rr|bg_str_count [0] & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((((\rr|WideOr4~33_combout ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr10~4_combout  & (!\rr|bg_str_count [1]))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|WideOr10~4_combout ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|WideOr10~63_combout ),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|WideOr4~33_combout ),
	.datag(!\rr|WideOr10~67_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~59 .extended_lut = "on";
defparam \rr|WideOr10~59 .lut_mask = 64'h0A5F10100A5FBABA;
defparam \rr|WideOr10~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N48
cyclonev_lcell_comb \rr|WideOr10~25 (
// Equation(s):
// \rr|WideOr10~25_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count [6]) # (\rr|bg_str_count[10]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [7])) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [7])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q 
//  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [7] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [7] & ((\rr|bg_str_count 
// [6]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count 
// [6])))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [7] & ((\rr|bg_str_count [6]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [7]))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [6]))))) ) 
// ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~25 .extended_lut = "off";
defparam \rr|WideOr10~25 .lut_mask = 64'h360113C81348816C;
defparam \rr|WideOr10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N30
cyclonev_lcell_comb \rr|WideOr10~20 (
// Equation(s):
// \rr|WideOr10~20_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [7] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q 
//  & ((!\rr|bg_str_count [7] & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (\rr|bg_str_count[11]~DUPLICATE_q ))))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count [7])))) # (\rr|bg_str_count[6]~DUPLICATE_q  & 
// (\rr|bg_str_count [7] & ((!\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~20 .extended_lut = "off";
defparam \rr|WideOr10~20 .lut_mask = 64'hB120481268120481;
defparam \rr|WideOr10~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N18
cyclonev_lcell_comb \rr|WideOr10~22 (
// Equation(s):
// \rr|WideOr10~22_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [7]))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count [7] & (!\rr|bg_str_count [4] $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count [7])))) # (\rr|bg_str_count [4] & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count [7]))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count 
// [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [7] & (!\rr|bg_str_count [4] $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [4] & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count 
// [7]))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [7]))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (!\rr|bg_str_count [7] & (!\rr|bg_str_count [4] $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~22 .extended_lut = "off";
defparam \rr|WideOr10~22 .lut_mask = 64'h4120048218044120;
defparam \rr|WideOr10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N0
cyclonev_lcell_comb \rr|WideOr10~23 (
// Equation(s):
// \rr|WideOr10~23_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [7]))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count [7])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (\rr|bg_str_count [7] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count [7]))) ) ) ) # ( 
// \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count [7] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & 
// (\rr|bg_str_count [7] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  & 
// (\rr|bg_str_count[10]~DUPLICATE_q  & \rr|bg_str_count [7]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (\rr|bg_str_count [7])))) ) ) )

	.dataa(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [7]),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~23 .extended_lut = "off";
defparam \rr|WideOr10~23 .lut_mask = 64'h2018824104822018;
defparam \rr|WideOr10~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N12
cyclonev_lcell_comb \rr|WideOr10~21 (
// Equation(s):
// \rr|WideOr10~21_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[11]~DUPLICATE_q ))) # 
// (\rr|bg_str_count [7] & (!\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & 
// (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))) ) 
// ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[10]~DUPLICATE_q  $ (!\rr|bg_str_count[6]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count[6]~DUPLICATE_q  & !\rr|bg_str_count[11]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[10]~DUPLICATE_q  & 
// (!\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (!\rr|bg_str_count[11]~DUPLICATE_q )))) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~21 .extended_lut = "off";
defparam \rr|WideOr10~21 .lut_mask = 64'h2481204820481204;
defparam \rr|WideOr10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N42
cyclonev_lcell_comb \rr|WideOr10~24 (
// Equation(s):
// \rr|WideOr10~24_combout  = ( \rr|WideOr10~23_combout  & ( \rr|WideOr10~21_combout  & ( (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~22_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr10~20_combout 
// )))) ) ) ) # ( !\rr|WideOr10~23_combout  & ( \rr|WideOr10~21_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~22_combout 
// ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr10~20_combout )))) ) ) ) # ( \rr|WideOr10~23_combout  & ( !\rr|WideOr10~21_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|bg_str_count[9]~DUPLICATE_q )))) # (\rr|bg_str_count[5]~DUPLICATE_q  
// & ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~22_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr10~20_combout )))) ) ) ) # ( !\rr|WideOr10~23_combout  & ( !\rr|WideOr10~21_combout  & ( (!\rr|bg_str_count[5]~DUPLICATE_q ) # 
// ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~22_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr10~20_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datab(!\rr|WideOr10~20_combout ),
	.datac(!\rr|WideOr10~22_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|WideOr10~23_combout ),
	.dataf(!\rr|WideOr10~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~24 .extended_lut = "off";
defparam \rr|WideOr10~24 .lut_mask = 64'hFAEE50EEFA445044;
defparam \rr|WideOr10~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N57
cyclonev_lcell_comb \rr|WideOr10~26 (
// Equation(s):
// \rr|WideOr10~26_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[10]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q  & (\rr|bg_str_count [7] & !\rr|bg_str_count[10]~DUPLICATE_q )) # (\rr|bg_str_count[6]~DUPLICATE_q  & (!\rr|bg_str_count [7] & \rr|bg_str_count[10]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count [7] & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q ))))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (!\rr|bg_str_count [7] & ((\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[11]~DUPLICATE_q  & ( !\rr|bg_str_count [7] $ (((!\rr|bg_str_count[8]~DUPLICATE_q  & ((\rr|bg_str_count[10]~DUPLICATE_q ) # 
// (\rr|bg_str_count[6]~DUPLICATE_q ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & \rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~26 .extended_lut = "off";
defparam \rr|WideOr10~26 .lut_mask = 64'hD24BB0D20D244B0D;
defparam \rr|WideOr10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N54
cyclonev_lcell_comb \rr|WideOr10~27 (
// Equation(s):
// \rr|WideOr10~27_combout  = ( \rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) # (\rr|bg_str_count [7] & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & ((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count[8]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count [6]))))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count 
// [6] & \rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q ) # (!\rr|bg_str_count 
// [6]))))) # (\rr|bg_str_count [7] & ((!\rr|bg_str_count[10]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[11]~DUPLICATE_q )) # (\rr|bg_str_count[10]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[11]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[8]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [7] & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (((!\rr|bg_str_count[10]~DUPLICATE_q  & !\rr|bg_str_count [6]))))) # (\rr|bg_str_count [7] & 
// (\rr|bg_str_count[11]~DUPLICATE_q  & ((\rr|bg_str_count [6]) # (\rr|bg_str_count[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[10]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [7]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~27 .extended_lut = "off";
defparam \rr|WideOr10~27 .lut_mask = 64'h4C9324C924C9324C;
defparam \rr|WideOr10~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N24
cyclonev_lcell_comb \rr|WideOr10~55 (
// Equation(s):
// \rr|WideOr10~55_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((((\rr|WideOr10~24_combout ))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr10~27_combout )) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr10~26_combout )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((((\rr|WideOr10~24_combout ))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[5]~DUPLICATE_q  & (((\rr|WideOr10~26_combout )))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (\rr|WideOr10~25_combout )))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~25_combout ),
	.datad(!\rr|WideOr10~24_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~26_combout ),
	.datag(!\rr|WideOr10~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~55 .extended_lut = "on";
defparam \rr|WideOr10~55 .lut_mask = 64'h04AE01AB15BF45EF;
defparam \rr|WideOr10~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N0
cyclonev_lcell_comb \rr|WideOr10~54 (
// Equation(s):
// \rr|WideOr10~54_combout  = ( \rr|bg_str_count [10] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[11]~DUPLICATE_q ) # ((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[6]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [10] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[11]~DUPLICATE_q  & (\rr|bg_str_count[6]~DUPLICATE_q  & ((!\rr|bg_str_count[5]~DUPLICATE_q ) # (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[11]~DUPLICATE_q  & (!\rr|bg_str_count[5]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & (!\rr|bg_str_count[11]~DUPLICATE_q  $ 
// (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[6]~DUPLICATE_q ) # (!\rr|bg_str_count[11]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[11]~DUPLICATE_q ) # (\rr|bg_str_count[6]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[5]~DUPLICATE_q  & 
// (!\rr|bg_str_count[11]~DUPLICATE_q  $ (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q ))))) # (\rr|bg_str_count[5]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[6]~DUPLICATE_q )) # 
// (\rr|bg_str_count[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[5]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[6]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[11]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~54 .extended_lut = "off";
defparam \rr|WideOr10~54 .lut_mask = 64'hC63B63BD0DC6DC63;
defparam \rr|WideOr10~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N42
cyclonev_lcell_comb \rr|WideOr10~50 (
// Equation(s):
// \rr|WideOr10~50_combout  = ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr8~47_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (((\rr|WideOr8~44_combout ))))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[8]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|WideOr10~54_combout ))) # (\rr|bg_str_count[8]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (((\rr|WideOr8~43_combout ))))) ) )

	.dataa(!\rr|bg_str_count[8]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~54_combout ),
	.datad(!\rr|WideOr8~44_combout ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr8~43_combout ),
	.datag(!\rr|WideOr8~47_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~50 .extended_lut = "on";
defparam \rr|WideOr10~50 .lut_mask = 64'h4657464646575757;
defparam \rr|WideOr10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N12
cyclonev_lcell_comb \rr|WideOr10~28 (
// Equation(s):
// \rr|WideOr10~28_combout  = ( !\rr|bg_str_count [9] & ( ((!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|WideOr10~50_combout  & (\rr|WideOr8~73_combout )) # (\rr|WideOr10~50_combout  & ((\rr|WideOr8~80_combout ))))) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (((\rr|WideOr10~50_combout ))))) ) ) # ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (((!\rr|WideOr10~50_combout  & ((\rr|WideOr8~86_combout ))) # (\rr|WideOr10~50_combout  & (\rr|WideOr8~85_combout ))))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((((\rr|WideOr10~50_combout ))))) ) )

	.dataa(!\rr|WideOr8~85_combout ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~86_combout ),
	.datad(!\rr|WideOr8~80_combout ),
	.datae(!\rr|bg_str_count [9]),
	.dataf(!\rr|WideOr10~50_combout ),
	.datag(!\rr|WideOr8~73_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~28 .extended_lut = "on";
defparam \rr|WideOr10~28 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \rr|WideOr10~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N12
cyclonev_lcell_comb \rr|WideOr10~32 (
// Equation(s):
// \rr|WideOr10~32_combout  = ( \rr|WideOr8~37_combout  & ( \rr|WideOr8~93_combout  & ( ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~28_combout ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~55_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q 
// ) ) ) ) # ( !\rr|WideOr8~37_combout  & ( \rr|WideOr8~93_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~28_combout ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~55_combout )))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( \rr|WideOr8~37_combout  & ( !\rr|WideOr8~93_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~28_combout ))) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~55_combout )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr8~37_combout  & ( !\rr|WideOr8~93_combout  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~28_combout ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~55_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~55_combout ),
	.datad(!\rr|WideOr10~28_combout ),
	.datae(!\rr|WideOr8~37_combout ),
	.dataf(!\rr|WideOr8~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~32 .extended_lut = "off";
defparam \rr|WideOr10~32 .lut_mask = 64'h028A139B46CE57DF;
defparam \rr|WideOr10~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N42
cyclonev_lcell_comb \rr|WideOr10~49 (
// Equation(s):
// \rr|WideOr10~49_combout  = ( \rr|WideOr10~59_combout  & ( \rr|WideOr10~32_combout  & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~48_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~41_combout )))) # (\rr|bg_str_count [12]) ) ) ) # 
// ( !\rr|WideOr10~59_combout  & ( \rr|WideOr10~32_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~48_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~41_combout ))))) # (\rr|bg_str_count [12] & 
// (((!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr10~59_combout  & ( !\rr|WideOr10~32_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~48_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((\rr|WideOr10~41_combout ))))) # (\rr|bg_str_count [12] & (((\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr10~59_combout  & ( !\rr|WideOr10~32_combout  & ( (!\rr|bg_str_count [12] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|WideOr10~48_combout )) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~41_combout ))))) ) ) )

	.dataa(!\rr|WideOr10~48_combout ),
	.datab(!\rr|bg_str_count [12]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~41_combout ),
	.datae(!\rr|WideOr10~59_combout ),
	.dataf(!\rr|WideOr10~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~49 .extended_lut = "off";
defparam \rr|WideOr10~49 .lut_mask = 64'h404C434F707C737F;
defparam \rr|WideOr10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N6
cyclonev_lcell_comb \rr|Selector6~0 (
// Equation(s):
// \rr|Selector6~0_combout  = ( \rr|WideOr10~49_combout  & ( (!\rr|ascii_input~0_combout  & (\rr|nibble [3] & (!\rr|Selector8~0_combout ))) # (\rr|ascii_input~0_combout  & (((\rr|S.WRITE_BG~DUPLICATE_q )))) ) ) # ( !\rr|WideOr10~49_combout  & ( (\rr|nibble 
// [3] & (!\rr|Selector8~0_combout  & !\rr|ascii_input~0_combout )) ) )

	.dataa(!\rr|nibble [3]),
	.datab(!\rr|Selector8~0_combout ),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|ascii_input~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~0 .extended_lut = "off";
defparam \rr|Selector6~0 .lut_mask = 64'h44004400440F440F;
defparam \rr|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N8
dffeas \rr|ascii_input[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[30] .is_wysiwyg = "true";
defparam \rr|ascii_input[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [30]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N53
dffeas \controller|controller|buffer|data_in_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [30]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N24
cyclonev_lcell_comb \controller|controller|buffer|read_data[30]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[30]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N23
dffeas \controller|controller|buffer|data_in_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [30]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y74_N25
dffeas \controller|controller|buffer|read_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\controller|controller|buffer|read_data [30],\controller|controller|buffer|read_data [29],\controller|controller|buffer|read_data [28],\controller|controller|buffer|read_data [27],\controller|controller|buffer|read_data [26],\controller|controller|buffer|read_data [25],
\controller|controller|buffer|read_data [24],\controller|controller|driver|y[2]~2_combout ,\controller|controller|driver|y[1]~1_combout ,\controller|controller|driver|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ASCII_Encode.mif";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_eqg1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "000000000000000000000000000000000000EC6E000070300C0E00C0300700018060180001806018000380300C01C0C030380003F0980C0643F0000007C300F8330CC3300000000630D81C0D86300000000361FC7F1AC63000000000C078330CC33000000006E0CC330CC3300000000180B00C0303E030080001F0C01E00C3E000000000F018661B83B000001E0300F8330CC6E0000003C060F8661983B000000001E0CC330CC1E00000000330CC330CC1F00000000631AC7F1FC33000000001E0300C0300C0300E000670D81E0D86601807078330CC300C030000300001E0300C0300E0000C00067198661B8360180707C300F8330CC6E000000000F0180603";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C060D81C0001E00C3F0CC1E000000006E0CC330F8300C0380001E0CC030CC1E000000003B198660F806018070006E0CC3E0C01E000000000000000000180300C3FC00000000000000000000000000018C36070080001E06018060180601E00040180300600C018030001E01806018060181E0007F1984C0603118C7F0001E0300C078330CC33000630D81C0703618C63000631DC7F1AC6318C630000C078330CC330CC330003F0CC330CC330CC330001E0300C0300C0B43F0001E0CC38038070CC1E00067198360F8661983F000380783B0CC330CC1E0000F018060F8661983F0001C0D86318C630D81C0006318C731EC6F19C630006318C6B1FC7F1DC630007";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F19846018060180F000671983607836198670001E0CC330C0300C0780001E0300C0300C0301E000330CC330FC330CC330007C1987300C031983C0000F01816078161187F0007F11816078161187F0001F0D866198660D81F0003C1980300C031983C0003F198660F8661983F000330CC3F0CC330780C0001E00C7B1EC7B18C3E0000C0000C060300CC1E00006030180C01803006000000FC000003F00000000180300600C06030180180C030000000C030000000C030000000C030000000E060300F8330CC1E0001E0CC33078330CC1E0000C0300C060300CC3F0001E0CC3307C030181C0001E0CC300C01F00C3F000780C07F0CC360F0380001E0CC30070300";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "CC1E0003F0CC06070300CC1E0003F0300C0300C0380C0003E19C6F1EC7318C3E0000100C06030180C0600000C03000000000000000000000000FC00000000180C030000000000000000000300C0FC0C03000000001983C3FC3C198000000603018060180300600018030060180603018000000000000003018060006E0CC3B1B81C0D81C000631980C0603318C000000C07C30078030F80C000360D87F0D87F0D8360000000000000000D83600018000180603C0F0180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCFF3FCFF3FCFF3FCFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \controller|controller|Add2~0 (
// Equation(s):
// \controller|controller|Add2~0_combout  = (!\controller|controller|driver|hblank~q  & (!\controller|controller|driver|hcount [1] $ (!\controller|controller|driver|hcount [2])))

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [1]),
	.datad(!\controller|controller|driver|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add2~0 .extended_lut = "off";
defparam \controller|controller|Add2~0 .lut_mask = 64'h0AA00AA00AA00AA0;
defparam \controller|controller|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N57
cyclonev_lcell_comb \controller|controller|driver|x[1]~0 (
// Equation(s):
// \controller|controller|driver|x[1]~0_combout  = (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [1])

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[1]~0 .extended_lut = "off";
defparam \controller|controller|driver|x[1]~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \controller|controller|driver|x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N34
dffeas \controller|controller|driver|hcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~25_sumout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[3]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N21
cyclonev_lcell_comb \controller|controller|driver|x[0]~1 (
// Equation(s):
// \controller|controller|driver|x[0]~1_combout  = ( \controller|controller|driver|hcount [0] & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[0]~1 .extended_lut = "off";
defparam \controller|controller|driver|x[0]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N48
cyclonev_lcell_comb \controller|controller|ShiftRight0~4 (
// Equation(s):
// \controller|controller|ShiftRight0~4_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( ((!\controller|controller|Add2~0_combout  & ((!\controller|controller|driver|x[0]~1_combout  & 
// (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6])) # (\controller|controller|driver|x[0]~1_combout  & ((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]))))) # (\controller|controller|Add2~0_combout  & 
// (((\controller|controller|driver|x[0]~1_combout ))))) ) ) # ( \controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((!\controller|controller|driver|x[0]~1_combout  & 
// (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4])))) # (\controller|controller|driver|x[0]~1_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5])))) # (\controller|controller|Add2~0_combout  & 
// ((((\controller|controller|driver|x[0]~1_combout ))))) ) )

	.dataa(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\controller|controller|Add2~0_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\controller|controller|driver|x[0]~1_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~4 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~4 .lut_mask = 64'h0C330C770CFF0C77;
defparam \controller|controller|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N24
cyclonev_lcell_comb \controller|controller|ShiftRight0~0 (
// Equation(s):
// \controller|controller|ShiftRight0~0_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|Add2~0_combout  & ((((\controller|controller|ShiftRight0~4_combout ))))) # (\controller|controller|Add2~0_combout  & 
// (((!\controller|controller|ShiftRight0~4_combout  & ((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2]))) # (\controller|controller|ShiftRight0~4_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a 
// [3]))))) ) ) # ( \controller|controller|driver|x[1]~0_combout  & ( ((!\controller|controller|Add2~0_combout  & (((\controller|controller|ShiftRight0~4_combout )))) # (\controller|controller|Add2~0_combout  & ((!\controller|controller|ShiftRight0~4_combout 
//  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0])) # (\controller|controller|ShiftRight0~4_combout  & ((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1])))))) ) )

	.dataa(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\controller|controller|Add2~0_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|ShiftRight0~4_combout ),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~0 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \controller|controller|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y62_N57
cyclonev_lcell_comb \rr|Selector36~0 (
// Equation(s):
// \rr|Selector36~0_combout  = ( \rr|ascii_input [0] & ( \rr|WideOr15~combout  & ( (!\rr|ascii_input~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( !\rr|ascii_input [0] & ( \rr|WideOr15~combout  & ( (!\rr|ascii_input~0_combout ) # 
// (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( \rr|ascii_input [0] & ( !\rr|WideOr15~combout  ) ) # ( !\rr|ascii_input [0] & ( !\rr|WideOr15~combout  & ( (!\rr|ascii_input~0_combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_input~0_combout ),
	.datae(!\rr|ascii_input [0]),
	.dataf(!\rr|WideOr15~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector36~0 .extended_lut = "off";
defparam \rr|Selector36~0 .lut_mask = 64'hFF55FFFFFF55FF55;
defparam \rr|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y62_N59
dffeas \rr|ascii_input[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[0] .is_wysiwyg = "true";
defparam \rr|ascii_input[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N38
dffeas \controller|controller|buffer|data_in_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [0]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[0]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N44
dffeas \controller|controller|buffer|data_in_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [0]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y72_N40
dffeas \controller|controller|buffer|read_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N12
cyclonev_lcell_comb \controller|controller|blue[0]~0 (
// Equation(s):
// \controller|controller|blue[0]~0_combout  = ( \controller|controller|buffer|read_data [0] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[0]~0 .extended_lut = "off";
defparam \controller|controller|blue[0]~0 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y67_N26
dffeas \controller|controller|buffer|data_in_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [1]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[1]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[1]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N13
dffeas \controller|controller|buffer|data_in_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [1]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X50_Y67_N52
dffeas \controller|controller|buffer|read_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N39
cyclonev_lcell_comb \controller|controller|blue[1]~1 (
// Equation(s):
// \controller|controller|blue[1]~1_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [1] ) )

	.dataa(!\controller|controller|buffer|read_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[1]~1 .extended_lut = "off";
defparam \controller|controller|blue[1]~1 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|blue[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N29
dffeas \controller|controller|buffer|data_in_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [2]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[2]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[2]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N11
dffeas \controller|controller|buffer|data_in_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [2]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y73_N50
dffeas \controller|controller|buffer|read_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N51
cyclonev_lcell_comb \controller|controller|blue[2]~2 (
// Equation(s):
// \controller|controller|blue[2]~2_combout  = ( \controller|controller|buffer|read_data [2] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[2]~2 .extended_lut = "off";
defparam \controller|controller|blue[2]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \controller|controller|blue[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y66_N29
dffeas \controller|controller|buffer|data_in_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [3]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[3]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[3]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N10
dffeas \controller|controller|buffer|data_in_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [3]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y68_N41
dffeas \controller|controller|buffer|read_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N9
cyclonev_lcell_comb \controller|controller|blue[3]~3 (
// Equation(s):
// \controller|controller|blue[3]~3_combout  = ( \controller|controller|buffer|read_data [3] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[3]~3 .extended_lut = "off";
defparam \controller|controller|blue[3]~3 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|blue[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N50
dffeas \controller|controller|buffer|data_in_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [4]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N42
cyclonev_lcell_comb \controller|controller|buffer|read_data[4]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[4]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|read_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N56
dffeas \controller|controller|buffer|data_in_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [4]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y74_N44
dffeas \controller|controller|buffer|read_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N12
cyclonev_lcell_comb \controller|controller|blue[4]~4 (
// Equation(s):
// \controller|controller|blue[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [4] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[4]~4 .extended_lut = "off";
defparam \controller|controller|blue[4]~4 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N8
dffeas \controller|controller|buffer|data_in_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [5]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[5]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[5]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N5
dffeas \controller|controller|buffer|data_in_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [5]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y69_N40
dffeas \controller|controller|buffer|read_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \controller|controller|blue[5]~5 (
// Equation(s):
// \controller|controller|blue[5]~5_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[5]~5 .extended_lut = "off";
defparam \controller|controller|blue[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N56
dffeas \controller|controller|buffer|data_in_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [6]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y70_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[6]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[6]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[6]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N38
dffeas \controller|controller|buffer|data_in_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [6]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X45_Y70_N40
dffeas \controller|controller|buffer|read_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y74_N30
cyclonev_lcell_comb \controller|controller|blue[6]~6 (
// Equation(s):
// \controller|controller|blue[6]~6_combout  = ( \controller|controller|buffer|read_data [6] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [6]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[6]~6 .extended_lut = "off";
defparam \controller|controller|blue[6]~6 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|blue[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N23
dffeas \controller|controller|buffer|data_in_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [7]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[7]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[7]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N38
dffeas \controller|controller|buffer|data_in_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [7]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y67_N5
dffeas \controller|controller|buffer|read_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N12
cyclonev_lcell_comb \controller|controller|blue[7]~7 (
// Equation(s):
// \controller|controller|blue[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[7]~7 .extended_lut = "off";
defparam \controller|controller|blue[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y73_N50
dffeas \controller|controller|buffer|data_in_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [8]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y74_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[8]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[8]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N56
dffeas \controller|controller|buffer|data_in_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [8]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y74_N13
dffeas \controller|controller|buffer|read_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N57
cyclonev_lcell_comb \controller|controller|green[0]~0 (
// Equation(s):
// \controller|controller|green[0]~0_combout  = ( \controller|controller|buffer|read_data [8] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[0]~0 .extended_lut = "off";
defparam \controller|controller|green[0]~0 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N26
dffeas \controller|controller|buffer|data_in_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [9]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[9]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[9]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N16
dffeas \controller|controller|buffer|data_in_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [9]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y69_N13
dffeas \controller|controller|buffer|read_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \controller|controller|green[1]~1 (
// Equation(s):
// \controller|controller|green[1]~1_combout  = ( \controller|controller|buffer|read_data [9] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[1]~1 .extended_lut = "off";
defparam \controller|controller|green[1]~1 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N35
dffeas \controller|controller|buffer|data_in_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [10]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[10]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[10]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N14
dffeas \controller|controller|buffer|data_in_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [10]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y71_N16
dffeas \controller|controller|buffer|read_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N33
cyclonev_lcell_comb \controller|controller|green[2]~2 (
// Equation(s):
// \controller|controller|green[2]~2_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [10] ) )

	.dataa(!\controller|controller|buffer|read_data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[2]~2 .extended_lut = "off";
defparam \controller|controller|green[2]~2 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N44
dffeas \controller|controller|buffer|data_in_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [11]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y73_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[11]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[11]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N5
dffeas \controller|controller|buffer|data_in_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [11]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y73_N28
dffeas \controller|controller|buffer|read_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N27
cyclonev_lcell_comb \controller|controller|green[3]~3 (
// Equation(s):
// \controller|controller|green[3]~3_combout  = ( \controller|controller|buffer|read_data [11] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[3]~3 .extended_lut = "off";
defparam \controller|controller|green[3]~3 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N32
dffeas \controller|controller|buffer|data_in_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [12]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[12]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[12]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[12]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N11
dffeas \controller|controller|buffer|data_in_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [12]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y74_N5
dffeas \controller|controller|buffer|read_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N9
cyclonev_lcell_comb \controller|controller|green[4]~4 (
// Equation(s):
// \controller|controller|green[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [12] ) )

	.dataa(!\controller|controller|buffer|read_data [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[4]~4 .extended_lut = "off";
defparam \controller|controller|green[4]~4 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|green[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address [4],\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N44
dffeas \controller|controller|buffer|data_in_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [13]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[13]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[13]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N2
dffeas \controller|controller|buffer|data_in_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [13]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y73_N40
dffeas \controller|controller|buffer|read_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N15
cyclonev_lcell_comb \controller|controller|green[5]~5 (
// Equation(s):
// \controller|controller|green[5]~5_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[5]~5 .extended_lut = "off";
defparam \controller|controller|green[5]~5 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|green[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N17
dffeas \controller|controller|buffer|data_in_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [14]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y68_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[14]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[14]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N35
dffeas \controller|controller|buffer|data_in_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [14]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X13_Y68_N13
dffeas \controller|controller|buffer|read_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N12
cyclonev_lcell_comb \controller|controller|green[6]~6 (
// Equation(s):
// \controller|controller|green[6]~6_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [14] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[6]~6 .extended_lut = "off";
defparam \controller|controller|green[6]~6 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|green[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N11
dffeas \controller|controller|buffer|data_in_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [15]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[15]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[15]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N26
dffeas \controller|controller|buffer|data_in_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [15]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X48_Y69_N28
dffeas \controller|controller|buffer|read_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N33
cyclonev_lcell_comb \controller|controller|green[7]~7 (
// Equation(s):
// \controller|controller|green[7]~7_combout  = ( \controller|controller|buffer|read_data [15] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [15]),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[7]~7 .extended_lut = "off";
defparam \controller|controller|green[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|green[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N2
dffeas \controller|controller|driver|vga_hs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HSYNC~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_hs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_hs .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y70_N35
dffeas \controller|controller|buffer|data_in_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [16]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[16]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[16]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N29
dffeas \controller|controller|buffer|data_in_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [16]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y73_N52
dffeas \controller|controller|buffer|read_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N18
cyclonev_lcell_comb \controller|controller|red[0]~0 (
// Equation(s):
// \controller|controller|red[0]~0_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [16] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[0]~0 .extended_lut = "off";
defparam \controller|controller|red[0]~0 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address[4]~DUPLICATE_q ,
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count [8],\controller|address_count [7],\controller|address_count [6],\controller|address_count[5]~DUPLICATE_q ,
\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N26
dffeas \controller|controller|buffer|data_in_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [17]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[17]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[17]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N56
dffeas \controller|controller|buffer|data_in_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [17]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y67_N41
dffeas \controller|controller|buffer|read_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N48
cyclonev_lcell_comb \controller|controller|red[1]~1 (
// Equation(s):
// \controller|controller|red[1]~1_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[1]~1 .extended_lut = "off";
defparam \controller|controller|red[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address[12]~DUPLICATE_q ,\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address [4],\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N53
dffeas \controller|controller|buffer|data_in_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [18]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N45
cyclonev_lcell_comb \controller|controller|buffer|read_data[18]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[18]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y73_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y73_N59
dffeas \controller|controller|buffer|data_in_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [18]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y71_N46
dffeas \controller|controller|buffer|read_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N39
cyclonev_lcell_comb \controller|controller|red[2]~2 (
// Equation(s):
// \controller|controller|red[2]~2_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [18]),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[2]~2 .extended_lut = "off";
defparam \controller|controller|red[2]~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|red[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N29
dffeas \controller|controller|buffer|data_in_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [19]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[19]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[19]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N11
dffeas \controller|controller|buffer|data_in_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [19]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y70_N17
dffeas \controller|controller|buffer|read_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N33
cyclonev_lcell_comb \controller|controller|red[3]~3 (
// Equation(s):
// \controller|controller|red[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[3]~3 .extended_lut = "off";
defparam \controller|controller|red[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|red[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[20]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[20]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N53
dffeas \controller|controller|buffer|data_in_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [20]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[20]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[20]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[20]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[20]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N41
dffeas \controller|controller|buffer|data_in_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [20]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y69_N4
dffeas \controller|controller|buffer|read_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N15
cyclonev_lcell_comb \controller|controller|red[4]~4 (
// Equation(s):
// \controller|controller|red[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [20]),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[4]~4 .extended_lut = "off";
defparam \controller|controller|red[4]~4 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|red[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N50
dffeas \controller|controller|buffer|data_in_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [21]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[21]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[21]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N20
dffeas \controller|controller|buffer|data_in_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [21]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y69_N16
dffeas \controller|controller|buffer|read_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N27
cyclonev_lcell_comb \controller|controller|red[5]~5 (
// Equation(s):
// \controller|controller|red[5]~5_combout  = ( \controller|controller|buffer|read_data [21] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[5]~5 .extended_lut = "off";
defparam \controller|controller|red[5]~5 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|red[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address[9]~DUPLICATE_q ,\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count[4]~DUPLICATE_q ,\controller|address_count [3],\controller|address_count [2],\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y72_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y72_N53
dffeas \controller|controller|buffer|data_in_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [22]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y69_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[22]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[22]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y72_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y72_N59
dffeas \controller|controller|buffer|data_in_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [22]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X18_Y69_N13
dffeas \controller|controller|buffer|read_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N45
cyclonev_lcell_comb \controller|controller|red[6]~6 (
// Equation(s):
// \controller|controller|red[6]~6_combout  = ( \controller|controller|buffer|read_data [22] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[6]~6 .extended_lut = "off";
defparam \controller|controller|red[6]~6 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|red[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address [11],\rr|ascii_write_address[10]~DUPLICATE_q ,\rr|ascii_write_address [9],\rr|ascii_write_address [8],\rr|ascii_write_address [7],\rr|ascii_write_address [6],\rr|ascii_write_address [5],\rr|ascii_write_address [4],
\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count [11],\controller|address_count[10]~DUPLICATE_q ,\controller|address_count[9]~DUPLICATE_q ,\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count [6],
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count [1],\controller|address_count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y68_N44
dffeas \controller|controller|buffer|data_in_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [23]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N24
cyclonev_lcell_comb \controller|controller|buffer|read_data[23]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[23]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y69_N44
dffeas \controller|controller|buffer|data_in_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_1~q ),
	.portare(!\controller|controller|buffer|wren_1~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [23]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y71_N25
dffeas \controller|controller|buffer|read_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|read_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N18
cyclonev_lcell_comb \controller|controller|red[7]~7 (
// Equation(s):
// \controller|controller|red[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [23] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[7]~7 .extended_lut = "off";
defparam \controller|controller|red[7]~7 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \controller|controller|driver|vga_vs~feeder (
// Equation(s):
// \controller|controller|driver|vga_vs~feeder_combout  = ( \controller|controller|driver|vs.VSYNC~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vs.VSYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_vs~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_vs~feeder .extended_lut = "off";
defparam \controller|controller|driver|vga_vs~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|driver|vga_vs~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N37
dffeas \controller|controller|driver|vga_vs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(\controller|controller|driver|vga_vs~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_vs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_vs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
