Time resolution is 1 ps
Note: Test abgeschlossen
Time: 280 ns  Iteration: 0  Process: /Control_Unit_tb/stim_proc  File: C:/FPGA/Projekte/FPGA_Abgabe/FPGA_Abgabe.srcs/sim_1/new/Control_Unit_tb.vhd
