# 0 "arch/arm64/boot/dts/qcom/qdu1000-idp.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/qdu1000-idp.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 9 "arch/arm64/boot/dts/qcom/qdu1000-idp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,qdu1000-gcc.h" 1
# 7 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 8 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 9 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,qdu1000-rpmh.h" 1
# 10 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 13 "arch/arm64/boot/dts/qcom/qdu1000.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen: chosen { };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   qcom,freq-domains = <&cpufreq_hw 0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   qcom,freq-domains = <&cpufreq_hw 0>;
   next-level-cache = <&L2_100>;
   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   qcom,freq-domains = <&cpufreq_hw 0>;
   next-level-cache = <&L2_200>;
   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   qcom,freq-domains = <&cpufreq_hw 0>;
   next-level-cache = <&L2_300>;
   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };
  };
 };

 idle-states {
  entry-method = "psci";

  CPU_OFF: cpu-sleep-0 {
   compatible = "arm,idle-state";
   entry-latency-us = <274>;
   exit-latency-us = <480>;
   min-residency-us = <3934>;
   arm,psci-suspend-param = <0x40000004>;
   local-timer-stop;
  };
 };

 domain-idle-states {
  CLUSTER_SLEEP_0: cluster-sleep-0 {
   compatible = "domain-idle-state";
   entry-latency-us = <584>;
   exit-latency-us = <2332>;
   min-residency-us = <6118>;
   arm,psci-suspend-param = <0x41000044>;
  };

  CLUSTER_SLEEP_1: cluster-sleep-1 {
   compatible = "domain-idle-state";
   entry-latency-us = <2893>;
   exit-latency-us = <4023>;
   min-residency-us = <9987>;
   arm,psci-suspend-param = <0x41003344>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-qdu1000", "qcom,scm";
  };
 };

 mc_virt: interconnect-0 {
  compatible = "qcom,qdu1000-mc-virt";
  qcom,bcm-voters = <&apps_bcm_voter>;
  #interconnect-cells = <2>;
 };

 clk_virt: interconnect-1 {
  compatible = "qcom,qdu1000-clk-virt";
  qcom,bcm-voters = <&apps_bcm_voter>;
  #interconnect-cells = <2>;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF>;
  };

  CLUSTER_PD: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_1>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_dt_log_mem: xbl-dt-log@80600000 {
   reg = <0x0 0x80600000 0x0 0x40000>;
   no-map;
  };

  xbl_ramdump_mem: xbl-ramdump@80640000 {
   reg = <0x0 0x80640000 0x0 0x1c0000>;
   no-map;
  };

  aop_image_mem: aop-image@80800000 {
   reg = <0x0 0x80800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };

  aop_config_mem: aop-config@80880000 {
   reg = <0x0 0x80880000 0x0 0x20000>;
   no-map;
  };

  tme_crash_dump_mem: tme-crash-dump@808a0000 {
   reg = <0x0 0x808a0000 0x0 0x40000>;
   no-map;
  };

  tme_log_mem: tme-log@808e0000 {
   reg = <0x0 0x808e0000 0x0 0x4000>;
   no-map;
  };

  uefi_log_mem: uefi-log@808e4000 {
   reg = <0x0 0x808e4000 0x0 0x10000>;
   no-map;
  };

  smem_mem: smem@80900000 {
   compatible = "qcom,smem";
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  cpucp_fw_mem: cpucp-fw@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x100000>;
   no-map;
  };

  xbl_sc_mem: memory@80c00000 {
   reg = <0x0 0x80c00000 0x0 0x40000>;
   no-map;
  };

  tz_stat_mem: tz-stat@81d00000 {
   reg = <0x0 0x81d00000 0x0 0x100000>;
   no-map;
  };

  tags_mem: tags@81e00000 {
   reg = <0x0 0x81e00000 0x0 0x500000>;
   no-map;
  };

  qtee_mem: qtee@82300000 {
   reg = <0x0 0x82300000 0x0 0x500000>;
   no-map;
  };

  ta_mem: ta@82800000 {
   reg = <0x0 0x82800000 0x0 0xa00000>;
   no-map;
  };

  fs1_mem: fs1@83200000 {
   reg = <0x0 0x83200000 0x0 0x400000>;
   no-map;
  };

  fs2_mem: fs2@83600000 {
   reg = <0x0 0x83600000 0x0 0x400000>;
   no-map;
  };

  fs3_mem: fs3@83a00000 {
   reg = <0x0 0x83a00000 0x0 0x400000>;
   no-map;
  };



  ipa_fw_mem: ipa-fw@8be00000 {
   reg = <0x0 0x8be00000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@8be10000 {
   reg = <0x0 0x8be10000 0x0 0x14000>;
   no-map;
  };

  mpss_mem: mpss@8c000000 {
   reg = <0x0 0x8c000000 0x0 0x12c00000>;
   no-map;
  };

  q6_mpss_dtb_mem: q6-mpss-dtb@9ec00000 {
   reg = <0x0 0x9ec00000 0x0 0x80000>;
   no-map;
  };

  tenx_mem: tenx@a0000000 {
   reg = <0x0 0xa0000000 0x0 0x19600000>;
   no-map;
  };

  oem_tenx_mem: oem-tenx@b9600000 {
   reg = <0x0 0xb9600000 0x0 0x6a00000>;
   no-map;
  };

  tenx_q6_buffer_mem: tenx-q6-buffer@c0000000 {
   reg = <0x0 0xc0000000 0x0 0x3200000>;
   no-map;
  };

  ipa_buffer_mem: ipa-buffer@c3200000 {
   reg = <0x0 0xc3200000 0x0 0x12c00000>;
   no-map;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@80000 {
   compatible = "qcom,qdu1000-gcc";
   reg = <0x0 0x80000 0x0 0x1f4200>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  gpi_dma0: dma-controller@900000 {
   compatible = "qcom,qdu1000-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x900000 0x0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0xf6 0x0>;
   #dma-cells = <3>;
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x9c0000 0x0 0x2000>;
   clocks = <&gcc 90>,
    <&gcc 91>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0xe3 0x0>;
   interconnects = <&clk_virt 0 0
      &clk_virt 2 0>;
   interconnect-names = "qup-core";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   uart0: serial@980000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x980000 0x0 0x4000>;
    clocks = <&gcc 56>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart0_default>;
    pinctrl-names = "default";
    interrupts = <0 601 4>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x984000 0x0 0x4000>;
    clocks = <&gcc 58>;
    clock-names = "se";
    interrupts = <0 602 4>;
    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x984000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 602 4>;
    clocks = <&gcc 58>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x988000 0x0 0x4000>;
    clocks = <&gcc 60>;
    clock-names = "se";
    interrupts = <0 603 4>;
    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x988000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 603 4>;
    clocks = <&gcc 60>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x98c000 0x0 0x4000>;
    clocks = <&gcc 62>;
    clock-names = "se";
    interrupts = <0 604 4>;
    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x98c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 604 4>;
    clocks = <&gcc 62>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x990000 0x0 0x4000>;
    clocks = <&gcc 64>;
    clock-names = "se";
    interrupts = <0 605 4>;
    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x990000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 605 4>;
    clocks = <&gcc 64>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x994000 0x0 0x4000>;
    clocks = <&gcc 66>;
    clock-names = "se";
    interrupts = <0 606 4>;
    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x994000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 606 4>;
    clocks = <&gcc 66>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x998000 0x0 0x4000>;
    clocks = <&gcc 68>;
    clock-names = "se";
    interrupts = <0 607 4>;
    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x998000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 607 4>;
    clocks = <&gcc 68>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   uart7: serial@99c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x99c000 0x0 0x4000>;
    clocks = <&gcc 70>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart7_tx>, <&qup_uart7_rx>;
    pinctrl-names = "default";
    interrupts = <0 608 4>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,qdu1000-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0xa00000 0x0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0x116 0x0>;
   #dma-cells = <3>;
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0xac0000 0x0 0x2000>;
   clocks = <&gcc 92>,
    <&gcc 93>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x103 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   uart8: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 74>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart8_default>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa84000 0x0 0x4000>;
    clocks = <&gcc 76>;
    clock-names = "se";
    interrupts = <0 354 4>;
    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa84000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 354 4>;
    clocks = <&gcc 76>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 78>;
    clock-names = "se";
    interrupts = <0 355 4>;
    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa88000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 355 4>;
    clocks = <&gcc 78>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 80>;
    clock-names = "se";
    interrupts = <0 356 4>;
    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 356 4>;
    clocks = <&gcc 80>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa90000 0x0 0x4000>;
    clocks = <&gcc 82>;
    clock-names = "se";
    interrupts = <0 357 4>;
    pinctrl-0 = <&qup_i2c12_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa90000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 357 4>;
    clocks = <&gcc 82>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa94000 0x0 0x4000>;
    clocks = <&gcc 84>;
    clock-names = "se";
    interrupts = <0 358 4>;
    pinctrl-0 = <&qup_i2c13_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart13: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa94000 0x0 0x4000>;
    clocks = <&gcc 84>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart13_default>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa94000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 358 4>;
    clocks = <&gcc 84>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa98000 0x0 0x4000>;
    clocks = <&gcc 86>;
    clock-names = "se";
    interrupts = <0 363 4>;
    pinctrl-0 = <&qup_i2c14_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa98000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 363 4>;
    clocks = <&gcc 86>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa9c000 0x0 0x4000>;
    clocks = <&gcc 88>;
    clock-names = "se";
    interrupts = <0 365 4>;
    pinctrl-0 = <&qup_i2c15_data_clk>;
    pinctrl-names = "default";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa9c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 365 4>;
    clocks = <&gcc 88>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
    pinctrl-names = "default";
    status = "disabled";
   };
  };

  system_noc: interconnect@1640000 {
   compatible = "qcom,qdu1000-system-noc";
   reg = <0x0 0x1640000 0x0 0x45080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x1f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,qdu1000-pdc", "qcom,pdc";
   reg = <0x0 0xb220000 0x0 0x30000>, <0x0 0x174000f0 0x0 0x64>;
   qcom,pdc-ranges = <0 480 12>, <14 494 24>, <40 520 54>,
       <94 609 31>, <125 63 1>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  spmi_bus: spmi@c400000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0xc400000 0x0 0x3000>,
         <0x0 0xc500000 0x0 0x400000>,
         <0x0 0xc440000 0x0 0x80000>,
         <0x0 0xc4c0000 0x0 0x10000>,
         <0x0 0xc42d000 0x0 0x4000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f000000 {
   compatible = "qcom,qdu1000-tlmm";
   reg = <0x0 0xf000000 0x0 0x1000000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 151>;
   wakeup-parent = <&pdc>;

   qup_uart0_default: qup-uart0-default-state {
    pins = "gpio6", "gpio7", "gpio8", "gpio9";
    function = "qup00";
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {
    pins = "gpio10", "gpio11";
    function = "qup01";
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {
    pins = "gpio10", "gpio11", "gpio12";
    function = "qup01";
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio13";
    function = "gpio";
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {
    pins = "gpio12", "gpio13";
    function = "qup02";
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {
    pins = "gpio12", "gpio13", "gpio10";
    function = "qup02";
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio11";
    function = "gpio";
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {
    pins = "gpio14", "gpio15";
    function = "qup03";
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {
    pins = "gpio14", "gpio15", "gpio16";
    function = "qup03";
   };

   qup_spi3_cs: qup-spi3-cs-state {
    pins = "gpio17";
    function = "gpio";
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {
    pins = "gpio16", "gpio17";
    function = "qup04";
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {
    pins = "gpio16", "gpio17", "gpio14";
    function = "qup04";
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio15";
    function = "gpio";
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {
    pins = "gpio130", "gpio131";
    function = "qup05";
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {
    pins = "gpio130", "gpio131", "gpio132";
    function = "qup05";
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio133";
    function = "gpio";
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {
    pins = "gpio132", "gpio133";
    function = "qup06";
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {
    pins = "gpio132", "gpio133", "gpio130";
    function = "qup06";
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio131";
    function = "gpio";
   };

   qup_uart7_rx: qup-uart7-rx-state {
    pins = "gpio135";
    function = "qup07";
   };

   qup_uart7_tx: qup-uart7-tx-state {
    pins = "gpio134";
    function = "qup07";
   };

   qup_uart8_default: qup-uart8-default-state {
    pins = "gpio18", "gpio19", "gpio20", "gpio21";
    function = "qup10";
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {
    pins = "gpio22", "gpio23";
    function = "qup11";
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {
    pins = "gpio22", "gpio23", "gpio24";
    function = "qup11";
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio25";
    function = "gpio";
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {
    pins = "gpio24", "gpio25";
    function = "qup12";
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {
    pins = "gpio24", "gpio25", "gpio22";
    function = "qup12";
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio23";
    function = "gpio";
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {
    pins = "gpio26", "gpio27";
    function = "qup13";
   };

   qup_spi11_data_clk: qup-spi11-data-clk-state {
    pins = "gpio26", "gpio27", "gpio28";
    function = "qup13";
   };

   qup_spi11_cs: qup-spi11-cs-state {
    pins = "gpio29";
    function = "gpio";
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-state {
    pins = "gpio28", "gpio29";
    function = "qup14";
   };

   qup_spi12_data_clk: qup-spi12-data-clk-state {
    pins = "gpio28", "gpio29", "gpio26";
    function = "qup14";
   };

   qup_spi12_cs: qup-spi12-cs-state {
    pins = "gpio27";
    function = "gpio";
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-state {
    pins = "gpio30", "gpio31";
    function = "qup15";
   };

   qup_spi13_data_clk: qup-spi13-data-clk-state {
    pins = "gpio30", "gpio31", "gpio32";
    function = "qup15";
   };

   qup_spi13_cs: qup-spi13-cs-state {
    pins = "gpio33";
    function = "gpio";
   };

   qup_uart13_default: qup-uart13-default-state {
    pins = "gpio30", "gpio31", "gpio32", "gpio33";
    function = "qup15";
   };

   qup_i2c14_data_clk: qup-i2c14-data-clk-state {
    pins = "gpio34", "gpio35";
    function = "qup16";
   };

   qup_spi14_data_clk: qup-spi14-data-clk-state {
    pins = "gpio34", "gpio35", "gpio36";
    function = "qup16";
   };

   qup_spi14_cs: qup-spi14-cs-state {
    pins = "gpio37", "gpio38";
    function = "gpio";
   };

   qup_i2c15_data_clk: qup-i2c15-data-clk-state {
    pins = "gpio40", "gpio41";
    function = "qup17";
   };

   qup_spi15_data_clk: qup-spi15-data-clk-state {
    pins = "gpio40", "gpio41", "gpio30";
    function = "qup17";
   };

   qup_spi15_cs: qup-spi15-cs-state {
    pins = "gpio31";
    function = "gpio";
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,qdu1000-smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 65 4>,
         <0 426 4>,
         <0 73 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 671 4>,
         <0 672 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>;
  };

  intc: interrupt-controller@17200000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x17200000 0x0 0x10000>,
         <0x0 0x17260000 0x0 0x80000>;
   interrupts = <1 9 8>;
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  timer@17420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17420000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x0 0x20000000>;

   frame@17421000 {
    reg = <0x17421000 0x1000>,
          <0x17422000 0x1000>;
    interrupts = <0 8 4>,
          <0 6 4>;
    frame-number = <0>;
   };

   frame@17423000 {
    reg = <0x17423000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@17425000 {
    reg = <0x17425000 0x1000>,
          <0x17426000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@17427000 {
    reg = <0x17427000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@17429000 {
    reg = <0x17429000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@1742b000 {
    reg = <0x1742b000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@1742d000 {
    reg = <0x1742d000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@17a00000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a10000 0x0 0x10000>,
         <0x0 0x17a20000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 5 4>,
         <0 4 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 0>;
   label = "apps_rsc";
   power-domains = <&CLUSTER_PD>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,qdu1000-rpmh-clk";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,qdu1000-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@17d90000 {
   compatible = "qcom,qdu1000-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0x0 0x17d90000 0x0 0x1000>, <0x0 0x17d91000 0x0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };

  gem_noc: interconnect@19100000 {
   compatible = "qcom,qdu1000-gem-noc";
   reg = <0x0 0x19100000 0x0 0xB8080>;
   qcom,bcm-voters = <&apps_bcm_voter>;
   #interconnect-cells = <2>;
  };

  system-cache-controller@19200000 {
   compatible = "qcom,qdu1000-llcc";
   reg = <0 0x19200000 0 0xd80000>,
         <0 0x1a200000 0 0x80000>,
         <0 0x221c8128 0 0x4>;
   reg-names = "llcc_base",
        "llcc_broadcast_base",
        "multi_channel_register";
   interrupts = <0 266 4>;
   multi-ch-bit-off = <24 2>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/qdu1000-idp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/qdu1000-idp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. QDU1000 IDP";
 compatible = "qcom,qdu1000-idp", "qcom,qdu1000";
 chassis-type = "embedded";

 aliases {
  serial0 = &uart7;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 clocks {
  xo_board: xo-board-clk {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };
 };

 ppvar_sys: ppvar-sys-regulator {
  compatible = "regulator-fixed";
  regulator-name = "ppvar_sys";
  regulator-min-microvolt = <4200000>;
  regulator-max-microvolt = <4200000>;

  regulator-always-on;
  regulator-boot-on;
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;

  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&ppvar_sys>;
 };
};

&apps_rsc {
 regulators {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;

  vdd-l1-l8-l11-supply = <&vreg_s6a_0p9>;
  vdd-l2-l10-supply = <&vph_pwr>;
  vdd-l3-l4-l5-l18-supply = <&vreg_s5a_2p0>;
  vdd-l6-l9-supply = <&vreg_s6a_0p9>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s4a_1p8>;
  vdd-l13-l16-l17-supply = <&vph_pwr>;

  vreg_s2a_0p5: smps2 {
   regulator-name = "vreg_s2a_0p5";
   regulator-min-microvolt = <320000>;
   regulator-max-microvolt = <570000>;
  };

  vreg_s3a_1p05: smps3 {
   regulator-name = "vreg_s3a_1p05";
   regulator-min-microvolt = <950000>;
   regulator-max-microvolt = <1170000>;
  };

  vreg_s4a_1p8: smps4 {
   regulator-name = "vreg_s4a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_s5a_2p0: smps5 {
   regulator-name = "vreg_s5a_2p0";
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_s6a_0p9: smps6 {
   regulator-name = "vreg_s6a_0p9";
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1128000>;
  };

  vreg_s7a_1p2: smps7 {
   regulator-name = "vreg_s7a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  vreg_s8a_1p3: smps8 {
   regulator-name = "vreg_s8a_1p3";
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_l1a_0p91: ldo1 {
   regulator-name = "vreg_l1a_0p91";
   regulator-min-microvolt = <312000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <1>;
  };

  vreg_l2a_2p3: ldo2 {
   regulator-name = "vreg_l2a_2p3";
   regulator-min-microvolt = <2970000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <1>;
  };

  vreg_l3a_1p2: ldo3 {
   regulator-name = "vreg_l3a_1p2";
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1260000>;
   regulator-initial-mode = <1>;
  };

  vreg_l5a_0p8: ldo5 {
   regulator-name = "vreg_l5a_0p8";
   regulator-min-microvolt = <312000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <1>;
  };

  vreg_l6a_0p91: ldo6 {
   regulator-name = "vreg_l6a_0p91";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <950000>;
   regulator-initial-mode = <1>;
  };

  vreg_l7a_1p8: ldo7 {
   regulator-name = "vreg_l7a_1p8";
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <1>;

  };

  vreg_l8a_0p91: ldo8 {
   regulator-name = "vreg_l8a_0p91";
   regulator-min-microvolt = <888000>;
   regulator-max-microvolt = <925000>;
   regulator-initial-mode = <1>;
  };

  vreg_l9a_0p91: ldo9 {
   regulator-name = "vreg_l9a_0p91";
   regulator-min-microvolt = <312000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <1>;
  };

  vreg_l10a_2p95: ldo10 {
   regulator-name = "vreg_l10a_2p95";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <1>;
  };

  vreg_l11a_0p91: ldo11 {
   regulator-name = "vreg_l11a_0p91";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1000000>;
   regulator-initial-mode = <1>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-name = "vreg_l12a_1p8";
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <1504000>;
   regulator-initial-mode = <1>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-name = "vreg_l14a_1p8";
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <1950000>;
   regulator-initial-mode = <1>;
  };

  vreg_l15a_1p8: ldo15 {
   regulator-name = "vreg_l15a_1p8";
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <1>;
  };

  vreg_l16a_1p8: ldo16 {
   regulator-name = "vreg_l16a_1p8";
   regulator-min-microvolt = <1710000>;
   regulator-max-microvolt = <1890000>;
   regulator-initial-mode = <1>;
  };

  vreg_l17a_3p3: ldo17 {
   regulator-name = "vreg_l17a_3p3";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <1>;
  };

  vreg_l18a_1p2: ldo18 {
   regulator-name = "vreg_l18a_1p2";
   regulator-min-microvolt = <312000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <1>;
  };
 };
};

&qup_i2c1_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c2_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c3_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c4_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c5_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c6_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c9_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c10_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c11_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c12_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c13_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c14_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_i2c15_data_clk {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_spi1_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi1_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi2_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi2_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi3_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi3_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi4_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi4_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi5_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi5_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi6_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi6_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi9_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi9_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi10_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi10_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi11_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi11_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi12_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi12_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi13_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi13_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi14_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi14_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi15_cs {
 drive-strength = <6>;
 bias-disable;
};

&qup_spi15_data_clk {
 drive-strength = <6>;
 bias-disable;
};

&qup_uart7_rx {
 drive-strength = <2>;
 bias-disable;
};

&qup_uart7_tx {
 drive-strength = <2>;
 bias-disable;
};

&qupv3_id_0 {
 status = "okay";
};

&uart7 {
 status = "okay";
};
