The following files were generated for 'ul_ila' in directory
/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_template_v2/hw/pcores/dut_control_core_v1_00_a/coregen/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ul_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ul_ila.cdc
   * ul_ila.constraints/ul_ila.ucf
   * ul_ila.constraints/ul_ila.xdc
   * ul_ila.ncf
   * ul_ila.ngc
   * ul_ila.ucf
   * ul_ila.vhd
   * ul_ila.vho
   * ul_ila.xdc
   * ul_ila_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * ul_ila.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ul_ila.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ul_ila.gise
   * ul_ila.xise

Deliver Readme:
   Readme file for the IP.

   * ul_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ul_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

