v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc8|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc9|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc0|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc1|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc2|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc3|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc4|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc5|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc6|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc7|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc41|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc25|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc9|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc57|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc44|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc28|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc12|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc60|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc40|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc24|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc8|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc56|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc45|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc29|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc13|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc61|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc38|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc22|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc6|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc54|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc35|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc19|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc3|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc51|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc34|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc18|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc2|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc50|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc39|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc23|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc7|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc55|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc36|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc20|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc4|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc52|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc33|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc17|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc1|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc49|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc32|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc16|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc0|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc48|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc37|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc21|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc5|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc53|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc43|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc27|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc11|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc59|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc46|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc30|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc14|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc62|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc42|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc26|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc10|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc58|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc47|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc31|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc15|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc63|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc76|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc73|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc72|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc77|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc70|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc67|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc66|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc71|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc68|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc65|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc64|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc69|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc78|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc75|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc74|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc79|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc97|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc98|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc96|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc99|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc89|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc92|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc88|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc93|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc86|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc83|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc82|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc87|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc84|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc81|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc80|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc85|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc91|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc94|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc90|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiply_add:multadd|mult_add_stage1:mult_add1|mult_acc:mult_acc95|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,multiply_add:multadd|mult_add_stage2:mult_add2|mult_acc:mult_acc8|altmult_accum:altmult_accum_component|mult_accum_b6o2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,14;0;14;0;0;29;14;0;29;29;0;21;0;0;4;0;21;4;0;0;0;21;0;0;0;0;0;29;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,15;29;15;29;29;0;15;29;0;0;29;8;29;29;25;29;8;25;29;29;29;8;29;29;29;29;29;0;29;29,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,pixel_addr[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel_addr[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_DATA[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_D_Cn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_WEn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LCD_CSn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,reset,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,load,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pixel,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
