
infineon_xmc4500_ac-current-meter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005ccc  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         0000016c  20000000  0c005ccc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000244  2000016c  0c005e38  0001016c  2**2
                  ALLOC
  4 .no_init      00000014  2000ffc0  2000ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 00001110  00000000  00000000  00010170  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001c144  00000000  00000000  00011280  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000375d  00000000  00000000  0002d3c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008079  00000000  00000000  00030b21  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00004af0  00000000  00000000  00038b9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000b27b  00000000  00000000  0003d68c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009579  00000000  00000000  00048907  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ef0  00000000  00000000  00051e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 00000a2a  00000000  00000000  00052d70  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	f1 3f 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     .?..............
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 c5 3f 00 08 b1 02 00 08 b1 02 00 08     .....?..........
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 7d 35 00 08     ............}5..
 80001ac:	6d 35 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     m5..............
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    Entry   GPDMA1_0_IRQHandler         /* Handler name for SR GPDMA1_0  */
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
/* ================== START OF VECTOR ROUTINES ============================= */

	.align	1
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
    .thumb
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c005ccc 	.word	0x0c005ccc
 800024c:	20000000 	.word	0x20000000
 8000250:	0000016c 	.word	0x0000016c
 8000254:	0c005e38 	.word	0x0c005e38
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c005ccc 	.word	0x0c005ccc
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c005ccc 	.word	0x0c005ccc
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	2000016c 	.word	0x2000016c
 800027c:	00000244 	.word	0x00000244
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
    Entry   GPDMA1_0_IRQHandler         /* Handler name for SR GPDMA1_0  */
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

 8000290:	10000800 	.word	0x10000800
/* ================== START OF VECTOR ROUTINES ============================= */

	.align	1
 8000294:	080002b5 	.word	0x080002b5
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 80002a8:	08004cf1 	.word	0x08004cf1
    blx  r0
#endif

    ldr  r0, =main
 80002ac:	08004169 	.word	0x08004169

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80002b4:	b598      	push	{r3, r4, r7, lr}
 80002b6:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <SystemInit+0x1c>)
 80002ba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002be:	4614      	mov	r4, r2
 80002c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002c6:	f003 fba1 	bl	8003a0c <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80002ca:	f003 fc09 	bl	8003ae0 <SystemCoreClockSetup>
}
 80002ce:	bd98      	pop	{r3, r4, r7, pc}
 80002d0:	2000ffc4 	.word	0x2000ffc4

080002d4 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002da:	4b2f      	ldr	r3, [pc, #188]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 80002dc:	68db      	ldr	r3, [r3, #12]
 80002de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d03e      	beq.n	8000364 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002e6:	4b2d      	ldr	r3, [pc, #180]	; (800039c <SystemCoreClockUpdate+0xc8>)
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d002      	beq.n	80002f8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002f2:	4b2b      	ldr	r3, [pc, #172]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 80002f4:	60fb      	str	r3, [r7, #12]
 80002f6:	e002      	b.n	80002fe <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002f8:	f003 fbe8 	bl	8003acc <OSCHP_GetFrequency>
 80002fc:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002fe:	4b27      	ldr	r3, [pc, #156]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f003 0304 	and.w	r3, r3, #4
 8000306:	2b00      	cmp	r3, #0
 8000308:	d020      	beq.n	800034c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800030a:	4b24      	ldr	r3, [pc, #144]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000312:	0e1b      	lsrs	r3, r3, #24
 8000314:	3301      	adds	r3, #1
 8000316:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000318:	4b20      	ldr	r3, [pc, #128]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	3301      	adds	r3, #1
 8000324:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000326:	4b1d      	ldr	r3, [pc, #116]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	3301      	adds	r3, #1
 8000332:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000334:	68bb      	ldr	r3, [r7, #8]
 8000336:	683a      	ldr	r2, [r7, #0]
 8000338:	fb02 f303 	mul.w	r3, r2, r3
 800033c:	68fa      	ldr	r2, [r7, #12]
 800033e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	fb02 f303 	mul.w	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e00d      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 800034c:	4b13      	ldr	r3, [pc, #76]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000354:	3301      	adds	r3, #1
 8000356:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	e001      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000364:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 8000366:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000368:	4b0b      	ldr	r3, [pc, #44]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	3301      	adds	r3, #1
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	fbb2 f3f3 	udiv	r3, r2, r3
 8000376:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000378:	4b07      	ldr	r3, [pc, #28]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800037a:	691b      	ldr	r3, [r3, #16]
 800037c:	f003 0301 	and.w	r3, r3, #1
 8000380:	3301      	adds	r3, #1
 8000382:	68fa      	ldr	r2, [r7, #12]
 8000384:	fbb2 f3f3 	udiv	r3, r2, r3
 8000388:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800038a:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <SystemCoreClockUpdate+0xd0>)
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	6013      	str	r3, [r2, #0]
}
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	50004600 	.word	0x50004600
 800039c:	50004710 	.word	0x50004710
 80003a0:	016e3600 	.word	0x016e3600
 80003a4:	2000ffc0 	.word	0x2000ffc0

080003a8 <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80003b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	bf14      	ite	ne
 80003be:	2301      	movne	r3, #1
 80003c0:	2300      	moveq	r3, #0
 80003c2:	b2db      	uxtb	r3, r3
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80003de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf14      	ite	ne
 80003e6:	2301      	movne	r3, #1
 80003e8:	2300      	moveq	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	370c      	adds	r7, #12
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr

080003f8 <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8000404:	4618      	mov	r0, r3
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	431a      	orrs	r2, r3
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr

08000430 <ssd1306_Reset>:
// Screen object
SSD1306_t SSD1306;

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr

0800043c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	4603      	mov	r3, r0
 8000444:	71fb      	strb	r3, [r7, #7]
	XMC_I2C_CH_MasterStart(SSD1306.channel, SSD1306_I2C_ADDR, XMC_I2C_CH_CMD_WRITE);
 8000446:	4b27      	ldr	r3, [pc, #156]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000448:	689b      	ldr	r3, [r3, #8]
 800044a:	4618      	mov	r0, r3
 800044c:	2178      	movs	r1, #120	; 0x78
 800044e:	2200      	movs	r2, #0
 8000450:	f001 fc14 	bl	8001c7c <XMC_I2C_CH_MasterStart>
	while ((XMC_I2C_CH_GetStatusFlag(SSD1306.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) __NOP();
 8000454:	e000      	b.n	8000458 <ssd1306_WriteCommand+0x1c>
 8000456:	bf00      	nop
 8000458:	4b22      	ldr	r3, [pc, #136]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	4618      	mov	r0, r3
 800045e:	f7ff ffcb 	bl	80003f8 <XMC_I2C_CH_GetStatusFlag>
 8000462:	4603      	mov	r3, r0
 8000464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000468:	2b00      	cmp	r3, #0
 800046a:	d0f4      	beq.n	8000456 <ssd1306_WriteCommand+0x1a>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 800046c:	4b1d      	ldr	r3, [pc, #116]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	4618      	mov	r0, r3
 8000472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000476:	f7ff ffcb 	bl	8000410 <XMC_I2C_CH_ClearStatusFlag>

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800047a:	e000      	b.n	800047e <ssd1306_WriteCommand+0x42>
 800047c:	bf00      	nop
 800047e:	4b19      	ldr	r3, [pc, #100]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000480:	689b      	ldr	r3, [r3, #8]
 8000482:	4618      	mov	r0, r3
 8000484:	f7ff ff90 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d1f6      	bne.n	800047c <ssd1306_WriteCommand+0x40>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x00);
 800048e:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	4618      	mov	r0, r3
 8000494:	2100      	movs	r1, #0
 8000496:	f001 fc4b 	bl	8001d30 <XMC_I2C_CH_MasterTransmit>
	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800049a:	e000      	b.n	800049e <ssd1306_WriteCommand+0x62>
 800049c:	bf00      	nop
 800049e:	4b11      	ldr	r3, [pc, #68]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	4618      	mov	r0, r3
 80004a4:	f7ff ff80 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d1f6      	bne.n	800049c <ssd1306_WriteCommand+0x60>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, byte);
 80004ae:	4b0d      	ldr	r3, [pc, #52]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004b0:	689a      	ldr	r2, [r3, #8]
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	4610      	mov	r0, r2
 80004b6:	4619      	mov	r1, r3
 80004b8:	f001 fc3a 	bl	8001d30 <XMC_I2C_CH_MasterTransmit>
	while (!XMC_USIC_CH_TXFIFO_IsEmpty(SSD1306.channel));
 80004bc:	bf00      	nop
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004c0:	689b      	ldr	r3, [r3, #8]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff84 	bl	80003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>
 80004c8:	4603      	mov	r3, r0
 80004ca:	f083 0301 	eor.w	r3, r3, #1
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d1f4      	bne.n	80004be <ssd1306_WriteCommand+0x82>

	XMC_I2C_CH_MasterStop(SSD1306.channel);
 80004d4:	4b03      	ldr	r3, [pc, #12]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004d6:	689b      	ldr	r3, [r3, #8]
 80004d8:	4618      	mov	r0, r3
 80004da:	f001 fc03 	bl	8001ce4 <XMC_I2C_CH_MasterStop>
}
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20000398 	.word	0x20000398

080004e8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
//    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);

	XMC_I2C_CH_MasterStart(SSD1306.channel, SSD1306_I2C_ADDR, XMC_I2C_CH_CMD_WRITE);
 80004f2:	4b2e      	ldr	r3, [pc, #184]	; (80005ac <ssd1306_WriteData+0xc4>)
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	4618      	mov	r0, r3
 80004f8:	2178      	movs	r1, #120	; 0x78
 80004fa:	2200      	movs	r2, #0
 80004fc:	f001 fbbe 	bl	8001c7c <XMC_I2C_CH_MasterStart>
	while ((XMC_I2C_CH_GetStatusFlag(SSD1306.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) __NOP();
 8000500:	e000      	b.n	8000504 <ssd1306_WriteData+0x1c>
 8000502:	bf00      	nop
 8000504:	4b29      	ldr	r3, [pc, #164]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000506:	689b      	ldr	r3, [r3, #8]
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ff75 	bl	80003f8 <XMC_I2C_CH_GetStatusFlag>
 800050e:	4603      	mov	r3, r0
 8000510:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0f4      	beq.n	8000502 <ssd1306_WriteData+0x1a>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8000518:	4b24      	ldr	r3, [pc, #144]	; (80005ac <ssd1306_WriteData+0xc4>)
 800051a:	689b      	ldr	r3, [r3, #8]
 800051c:	4618      	mov	r0, r3
 800051e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000522:	f7ff ff75 	bl	8000410 <XMC_I2C_CH_ClearStatusFlag>

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 8000526:	e000      	b.n	800052a <ssd1306_WriteData+0x42>
 8000528:	bf00      	nop
 800052a:	4b20      	ldr	r3, [pc, #128]	; (80005ac <ssd1306_WriteData+0xc4>)
 800052c:	689b      	ldr	r3, [r3, #8]
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff ff3a 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1f6      	bne.n	8000528 <ssd1306_WriteData+0x40>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x40);
 800053a:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <ssd1306_WriteData+0xc4>)
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	4618      	mov	r0, r3
 8000540:	2140      	movs	r1, #64	; 0x40
 8000542:	f001 fbf5 	bl	8001d30 <XMC_I2C_CH_MasterTransmit>

	for (uint32_t i=0; i<buff_size; i++)
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	e016      	b.n	800057a <ssd1306_WriteData+0x92>
	{
		while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800054c:	e000      	b.n	8000550 <ssd1306_WriteData+0x68>
 800054e:	bf00      	nop
 8000550:	4b16      	ldr	r3, [pc, #88]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff ff27 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d1f6      	bne.n	800054e <ssd1306_WriteData+0x66>
		XMC_I2C_CH_MasterTransmit(SSD1306.channel, buffer[i]);
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000562:	6899      	ldr	r1, [r3, #8]
 8000564:	687a      	ldr	r2, [r7, #4]
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	4413      	add	r3, r2
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	4608      	mov	r0, r1
 800056e:	4619      	mov	r1, r3
 8000570:	f001 fbde 	bl	8001d30 <XMC_I2C_CH_MasterTransmit>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x40);

	for (uint32_t i=0; i<buff_size; i++)
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	3301      	adds	r3, #1
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	68fa      	ldr	r2, [r7, #12]
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	429a      	cmp	r2, r3
 8000580:	d3e4      	bcc.n	800054c <ssd1306_WriteData+0x64>
	{
		while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
		XMC_I2C_CH_MasterTransmit(SSD1306.channel, buffer[i]);
	}

	while (!XMC_USIC_CH_TXFIFO_IsEmpty(SSD1306.channel));
 8000582:	bf00      	nop
 8000584:	4b09      	ldr	r3, [pc, #36]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff ff21 	bl	80003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>
 800058e:	4603      	mov	r3, r0
 8000590:	f083 0301 	eor.w	r3, r3, #1
 8000594:	b2db      	uxtb	r3, r3
 8000596:	2b00      	cmp	r3, #0
 8000598:	d1f4      	bne.n	8000584 <ssd1306_WriteData+0x9c>

	XMC_I2C_CH_MasterStop(SSD1306.channel);
 800059a:	4b04      	ldr	r3, [pc, #16]	; (80005ac <ssd1306_WriteData+0xc4>)
 800059c:	689b      	ldr	r3, [r3, #8]
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 fba0 	bl	8001ce4 <XMC_I2C_CH_MasterStop>
}
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000398 	.word	0x20000398

080005b0 <ssd1306_Init>:
    return ret;
}

// Initialize the oled screen
#if defined(SSD1306_USE_I2C)
void ssd1306_Init(XMC_USIC_CH_t* channel, void(*delay_fnc)(uint32_t)) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
	SSD1306.rst_port = rst_port;
	SSD1306.rst_pin = rst_pin;
	SSD1306.dc_port = dc_port;
	SSD1306.dc_pin = dc_pin;
#endif
	SSD1306.channel = channel;
 80005ba:	4a37      	ldr	r2, [pc, #220]	; (8000698 <ssd1306_Init+0xe8>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6093      	str	r3, [r2, #8]
	SSD1306.delay_fnc = delay_fnc;
 80005c0:	4a35      	ldr	r2, [pc, #212]	; (8000698 <ssd1306_Init+0xe8>)
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	60d3      	str	r3, [r2, #12]

    // Reset OLED
    ssd1306_Reset();
 80005c6:	f7ff ff33 	bl	8000430 <ssd1306_Reset>

    // Wait for the screen to boot
    SSD1306.delay_fnc(100);
 80005ca:	4b33      	ldr	r3, [pc, #204]	; (8000698 <ssd1306_Init+0xe8>)
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	2064      	movs	r0, #100	; 0x64
 80005d0:	4798      	blx	r3

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 f9f8 	bl	80009c8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80005d8:	2020      	movs	r0, #32
 80005da:	f7ff ff2f 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80005de:	2000      	movs	r0, #0
 80005e0:	f7ff ff2c 	bl	800043c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80005e4:	20b0      	movs	r0, #176	; 0xb0
 80005e6:	f7ff ff29 	bl	800043c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80005ea:	20c8      	movs	r0, #200	; 0xc8
 80005ec:	f7ff ff26 	bl	800043c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80005f0:	2000      	movs	r0, #0
 80005f2:	f7ff ff23 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80005f6:	2010      	movs	r0, #16
 80005f8:	f7ff ff20 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80005fc:	2040      	movs	r0, #64	; 0x40
 80005fe:	f7ff ff1d 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000602:	20ff      	movs	r0, #255	; 0xff
 8000604:	f000 f9ce 	bl	80009a4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000608:	20a1      	movs	r0, #161	; 0xa1
 800060a:	f7ff ff17 	bl	800043c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800060e:	20a6      	movs	r0, #166	; 0xa6
 8000610:	f7ff ff14 	bl	800043c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000614:	20a8      	movs	r0, #168	; 0xa8
 8000616:	f7ff ff11 	bl	800043c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 800061a:	201f      	movs	r0, #31
 800061c:	f7ff ff0e 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000620:	20a4      	movs	r0, #164	; 0xa4
 8000622:	f7ff ff0b 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000626:	20d3      	movs	r0, #211	; 0xd3
 8000628:	f7ff ff08 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800062c:	2000      	movs	r0, #0
 800062e:	f7ff ff05 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000632:	20d5      	movs	r0, #213	; 0xd5
 8000634:	f7ff ff02 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000638:	20f0      	movs	r0, #240	; 0xf0
 800063a:	f7ff feff 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800063e:	20d9      	movs	r0, #217	; 0xd9
 8000640:	f7ff fefc 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000644:	2022      	movs	r0, #34	; 0x22
 8000646:	f7ff fef9 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800064a:	20da      	movs	r0, #218	; 0xda
 800064c:	f7ff fef6 	bl	800043c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8000650:	2002      	movs	r0, #2
 8000652:	f7ff fef3 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000656:	20db      	movs	r0, #219	; 0xdb
 8000658:	f7ff fef0 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800065c:	2020      	movs	r0, #32
 800065e:	f7ff feed 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000662:	208d      	movs	r0, #141	; 0x8d
 8000664:	f7ff feea 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000668:	2014      	movs	r0, #20
 800066a:	f7ff fee7 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800066e:	2001      	movs	r0, #1
 8000670:	f000 f9aa 	bl	80009c8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000674:	2000      	movs	r0, #0
 8000676:	f000 f811 	bl	800069c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800067a:	f000 f831 	bl	80006e0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <ssd1306_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000684:	4b04      	ldr	r3, [pc, #16]	; (8000698 <ssd1306_Init+0xe8>)
 8000686:	2200      	movs	r2, #0
 8000688:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800068a:	4b03      	ldr	r3, [pc, #12]	; (8000698 <ssd1306_Init+0xe8>)
 800068c:	2201      	movs	r2, #1
 800068e:	715a      	strb	r2, [r3, #5]
}
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000398 	.word	0x20000398

0800069c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	e00d      	b.n	80006c8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d101      	bne.n	80006b6 <ssd1306_Fill+0x1a>
 80006b2:	2100      	movs	r1, #0
 80006b4:	e000      	b.n	80006b8 <ssd1306_Fill+0x1c>
 80006b6:	21ff      	movs	r1, #255	; 0xff
 80006b8:	4a08      	ldr	r2, [pc, #32]	; (80006dc <ssd1306_Fill+0x40>)
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	460a      	mov	r2, r1
 80006c0:	701a      	strb	r2, [r3, #0]
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	3301      	adds	r3, #1
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80006ce:	d3ed      	bcc.n	80006ac <ssd1306_Fill+0x10>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
    }
}
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	2000016c 	.word	0x2000016c

080006e0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80006e6:	2300      	movs	r3, #0
 80006e8:	71fb      	strb	r3, [r7, #7]
 80006ea:	e01a      	b.n	8000722 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	3b50      	subs	r3, #80	; 0x50
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff fea2 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 80006f8:	2000      	movs	r0, #0
 80006fa:	f7ff fe9f 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 80006fe:	2010      	movs	r0, #16
 8000700:	f7ff fe9c 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000704:	79fa      	ldrb	r2, [r7, #7]
 8000706:	4613      	mov	r3, r2
 8000708:	019b      	lsls	r3, r3, #6
 800070a:	4413      	add	r3, r2
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	461a      	mov	r2, r3
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <ssd1306_UpdateScreen+0x50>)
 8000712:	4413      	add	r3, r2
 8000714:	4618      	mov	r0, r3
 8000716:	2182      	movs	r1, #130	; 0x82
 8000718:	f7ff fee6 	bl	80004e8 <ssd1306_WriteData>
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	3301      	adds	r3, #1
 8000720:	71fb      	strb	r3, [r7, #7]
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	2b03      	cmp	r3, #3
 8000726:	d9e1      	bls.n	80006ec <ssd1306_UpdateScreen+0xc>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
        ssd1306_WriteCommand(0x00);
        ssd1306_WriteCommand(0x10);
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
    }
}
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	2000016c 	.word	0x2000016c

08000734 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
 800073e:	460b      	mov	r3, r1
 8000740:	71bb      	strb	r3, [r7, #6]
 8000742:	4613      	mov	r3, r2
 8000744:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	2b81      	cmp	r3, #129	; 0x81
 800074a:	d802      	bhi.n	8000752 <ssd1306_DrawPixel+0x1e>
 800074c:	79bb      	ldrb	r3, [r7, #6]
 800074e:	2b1f      	cmp	r3, #31
 8000750:	d900      	bls.n	8000754 <ssd1306_DrawPixel+0x20>
        // Don't write outside the buffer
        return;
 8000752:	e050      	b.n	80007f6 <ssd1306_DrawPixel+0xc2>
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8000754:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <ssd1306_DrawPixel+0xcc>)
 8000756:	791b      	ldrb	r3, [r3, #4]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d006      	beq.n	800076a <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 800075c:	797b      	ldrb	r3, [r7, #5]
 800075e:	2b00      	cmp	r3, #0
 8000760:	bf0c      	ite	eq
 8000762:	2301      	moveq	r3, #1
 8000764:	2300      	movne	r3, #0
 8000766:	b2db      	uxtb	r3, r3
 8000768:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 800076a:	797b      	ldrb	r3, [r7, #5]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d120      	bne.n	80007b2 <ssd1306_DrawPixel+0x7e>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000770:	79fa      	ldrb	r2, [r7, #7]
 8000772:	79bb      	ldrb	r3, [r7, #6]
 8000774:	08db      	lsrs	r3, r3, #3
 8000776:	b2d8      	uxtb	r0, r3
 8000778:	4601      	mov	r1, r0
 800077a:	460b      	mov	r3, r1
 800077c:	019b      	lsls	r3, r3, #6
 800077e:	440b      	add	r3, r1
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	441a      	add	r2, r3
 8000784:	79f9      	ldrb	r1, [r7, #7]
 8000786:	4603      	mov	r3, r0
 8000788:	019b      	lsls	r3, r3, #6
 800078a:	4403      	add	r3, r0
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	440b      	add	r3, r1
 8000790:	491c      	ldr	r1, [pc, #112]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 8000792:	5ccb      	ldrb	r3, [r1, r3]
 8000794:	b2d8      	uxtb	r0, r3
 8000796:	79bb      	ldrb	r3, [r7, #6]
 8000798:	f003 0307 	and.w	r3, r3, #7
 800079c:	2101      	movs	r1, #1
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4601      	mov	r1, r0
 80007a6:	430b      	orrs	r3, r1
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	b2d9      	uxtb	r1, r3
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007ae:	5499      	strb	r1, [r3, r2]
 80007b0:	e021      	b.n	80007f6 <ssd1306_DrawPixel+0xc2>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80007b2:	79fa      	ldrb	r2, [r7, #7]
 80007b4:	79bb      	ldrb	r3, [r7, #6]
 80007b6:	08db      	lsrs	r3, r3, #3
 80007b8:	b2d8      	uxtb	r0, r3
 80007ba:	4601      	mov	r1, r0
 80007bc:	460b      	mov	r3, r1
 80007be:	019b      	lsls	r3, r3, #6
 80007c0:	440b      	add	r3, r1
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	441a      	add	r2, r3
 80007c6:	79f9      	ldrb	r1, [r7, #7]
 80007c8:	4603      	mov	r3, r0
 80007ca:	019b      	lsls	r3, r3, #6
 80007cc:	4403      	add	r3, r0
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	440b      	add	r3, r1
 80007d2:	490c      	ldr	r1, [pc, #48]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007d4:	5ccb      	ldrb	r3, [r1, r3]
 80007d6:	b2d8      	uxtb	r0, r3
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	2101      	movs	r1, #1
 80007e0:	fa01 f303 	lsl.w	r3, r1, r3
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	43db      	mvns	r3, r3
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	4601      	mov	r1, r0
 80007ec:	400b      	ands	r3, r1
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	b2d9      	uxtb	r1, r3
 80007f2:	4b04      	ldr	r3, [pc, #16]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007f4:	5499      	strb	r1, [r3, r2]
    }
}
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	20000398 	.word	0x20000398
 8000804:	2000016c 	.word	0x2000016c

08000808 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b089      	sub	sp, #36	; 0x24
 800080c:	af00      	add	r7, sp, #0
 800080e:	4604      	mov	r4, r0
 8000810:	1d38      	adds	r0, r7, #4
 8000812:	e880 0006 	stmia.w	r0, {r1, r2}
 8000816:	461a      	mov	r2, r3
 8000818:	4623      	mov	r3, r4
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	4613      	mov	r3, r2
 800081e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	2b1f      	cmp	r3, #31
 8000824:	d902      	bls.n	800082c <ssd1306_WriteChar+0x24>
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	2b7e      	cmp	r3, #126	; 0x7e
 800082a:	d901      	bls.n	8000830 <ssd1306_WriteChar+0x28>
        return 0;
 800082c:	2300      	movs	r3, #0
 800082e:	e071      	b.n	8000914 <ssd1306_WriteChar+0x10c>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8000830:	4b3a      	ldr	r3, [pc, #232]	; (800091c <ssd1306_WriteChar+0x114>)
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	461a      	mov	r2, r3
 8000836:	793b      	ldrb	r3, [r7, #4]
 8000838:	4413      	add	r3, r2
 800083a:	2b82      	cmp	r3, #130	; 0x82
 800083c:	dc06      	bgt.n	800084c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800083e:	4b37      	ldr	r3, [pc, #220]	; (800091c <ssd1306_WriteChar+0x114>)
 8000840:	885b      	ldrh	r3, [r3, #2]
 8000842:	461a      	mov	r2, r3
 8000844:	797b      	ldrb	r3, [r7, #5]
 8000846:	4413      	add	r3, r2
    // Check if character is valid
    if (ch < 32 || ch > 126)
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8000848:	2b20      	cmp	r3, #32
 800084a:	dd01      	ble.n	8000850 <ssd1306_WriteChar+0x48>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
    {
        // Not enough space on current line
        return 0;
 800084c:	2300      	movs	r3, #0
 800084e:	e061      	b.n	8000914 <ssd1306_WriteChar+0x10c>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
 8000854:	e050      	b.n	80008f8 <ssd1306_WriteChar+0xf0>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3b20      	subs	r3, #32
 800085c:	7979      	ldrb	r1, [r7, #5]
 800085e:	fb01 f303 	mul.w	r3, r1, r3
 8000862:	4619      	mov	r1, r3
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	440b      	add	r3, r1
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	4413      	add	r3, r2
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
 8000874:	e038      	b.n	80008e8 <ssd1306_WriteChar+0xe0>
            if((b << j) & 0x8000)  {
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	697a      	ldr	r2, [r7, #20]
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000882:	2b00      	cmp	r3, #0
 8000884:	d014      	beq.n	80008b0 <ssd1306_WriteChar+0xa8>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000886:	4b25      	ldr	r3, [pc, #148]	; (800091c <ssd1306_WriteChar+0x114>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	b2da      	uxtb	r2, r3
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	4413      	add	r3, r2
 8000892:	b2d9      	uxtb	r1, r3
 8000894:	4b21      	ldr	r3, [pc, #132]	; (800091c <ssd1306_WriteChar+0x114>)
 8000896:	885b      	ldrh	r3, [r3, #2]
 8000898:	b2da      	uxtb	r2, r3
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	b2db      	uxtb	r3, r3
 800089e:	4413      	add	r3, r2
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	4608      	mov	r0, r1
 80008a6:	4611      	mov	r1, r2
 80008a8:	461a      	mov	r2, r3
 80008aa:	f7ff ff43 	bl	8000734 <ssd1306_DrawPixel>
 80008ae:	e018      	b.n	80008e2 <ssd1306_WriteChar+0xda>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80008b0:	4b1a      	ldr	r3, [pc, #104]	; (800091c <ssd1306_WriteChar+0x114>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	69bb      	ldr	r3, [r7, #24]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	4413      	add	r3, r2
 80008bc:	b2d9      	uxtb	r1, r3
 80008be:	4b17      	ldr	r3, [pc, #92]	; (800091c <ssd1306_WriteChar+0x114>)
 80008c0:	885b      	ldrh	r3, [r3, #2]
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	4413      	add	r3, r2
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	bf0c      	ite	eq
 80008d2:	2301      	moveq	r3, #1
 80008d4:	2300      	movne	r3, #0
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	4608      	mov	r0, r1
 80008da:	4611      	mov	r1, r2
 80008dc:	461a      	mov	r2, r3
 80008de:	f7ff ff29 	bl	8000734 <ssd1306_DrawPixel>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
        for(j = 0; j < Font.FontWidth; j++) {
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	3301      	adds	r3, #1
 80008e6:	61bb      	str	r3, [r7, #24]
 80008e8:	793b      	ldrb	r3, [r7, #4]
 80008ea:	461a      	mov	r2, r3
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d8c1      	bhi.n	8000876 <ssd1306_WriteChar+0x6e>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3301      	adds	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
 80008f8:	797b      	ldrb	r3, [r7, #5]
 80008fa:	461a      	mov	r2, r3
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d8a9      	bhi.n	8000856 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <ssd1306_WriteChar+0x114>)
 8000904:	881a      	ldrh	r2, [r3, #0]
 8000906:	793b      	ldrb	r3, [r7, #4]
 8000908:	b29b      	uxth	r3, r3
 800090a:	4413      	add	r3, r2
 800090c:	b29a      	uxth	r2, r3
 800090e:	4b03      	ldr	r3, [pc, #12]	; (800091c <ssd1306_WriteChar+0x114>)
 8000910:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000912:	7bfb      	ldrb	r3, [r7, #15]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3724      	adds	r7, #36	; 0x24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd90      	pop	{r4, r7, pc}
 800091c:	20000398 	.word	0x20000398

08000920 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	1d38      	adds	r0, r7, #4
 800092a:	e880 0006 	stmia.w	r0, {r1, r2}
 800092e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8000930:	e015      	b.n	800095e <ssd1306_WriteString+0x3e>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	78fc      	ldrb	r4, [r7, #3]
 8000938:	4618      	mov	r0, r3
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000940:	4623      	mov	r3, r4
 8000942:	f7ff ff61 	bl	8000808 <ssd1306_WriteChar>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	429a      	cmp	r2, r3
 8000950:	d002      	beq.n	8000958 <ssd1306_WriteString+0x38>
            // Char could not be written
            return *str;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	e008      	b.n	800096a <ssd1306_WriteString+0x4a>
        }
        
        // Next char
        str++;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	3301      	adds	r3, #1
 800095c:	60fb      	str	r3, [r7, #12]
}

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
    // Write until null-byte
    while (*str) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1e5      	bne.n	8000932 <ssd1306_WriteString+0x12>
        // Next char
        str++;
    }
    
    // Everything ok
    return *str;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	781b      	ldrb	r3, [r3, #0]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bd90      	pop	{r4, r7, pc}
 8000972:	bf00      	nop

08000974 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	460a      	mov	r2, r1
 800097e:	71fb      	strb	r3, [r7, #7]
 8000980:	4613      	mov	r3, r2
 8000982:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	b29a      	uxth	r2, r3
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <ssd1306_SetCursor+0x2c>)
 800098a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800098c:	79bb      	ldrb	r3, [r7, #6]
 800098e:	b29a      	uxth	r2, r3
 8000990:	4b03      	ldr	r3, [pc, #12]	; (80009a0 <ssd1306_SetCursor+0x2c>)
 8000992:	805a      	strh	r2, [r3, #2]
}
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	20000398 	.word	0x20000398

080009a4 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80009ae:	2381      	movs	r3, #129	; 0x81
 80009b0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fd41 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fd3d 	bl	800043c <ssd1306_WriteCommand>
}
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d005      	beq.n	80009e4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80009d8:	23af      	movs	r3, #175	; 0xaf
 80009da:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80009dc:	4b07      	ldr	r3, [pc, #28]	; (80009fc <ssd1306_SetDisplayOn+0x34>)
 80009de:	2201      	movs	r2, #1
 80009e0:	719a      	strb	r2, [r3, #6]
 80009e2:	e004      	b.n	80009ee <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80009e4:	23ae      	movs	r3, #174	; 0xae
 80009e6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <ssd1306_SetDisplayOn+0x34>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fd23 	bl	800043c <ssd1306_WriteCommand>
}
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000398 	.word	0x20000398

08000a00 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8000a0e:	7afb      	ldrb	r3, [r7, #11]
 8000a10:	089b      	lsrs	r3, r3, #2
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	4618      	mov	r0, r3
 8000a16:	7afb      	ldrb	r3, [r7, #11]
 8000a18:	089b      	lsrs	r3, r3, #2
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	3204      	adds	r2, #4
 8000a22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a26:	7afb      	ldrb	r3, [r7, #11]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	4619      	mov	r1, r3
 8000a30:	23f8      	movs	r3, #248	; 0xf8
 8000a32:	408b      	lsls	r3, r1
 8000a34:	43db      	mvns	r3, r3
 8000a36:	ea02 0103 	and.w	r1, r2, r3
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	1d02      	adds	r2, r0, #4
 8000a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000a46:	7afb      	ldrb	r3, [r7, #11]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	408b      	lsls	r3, r1
 8000a50:	43db      	mvns	r3, r3
 8000a52:	401a      	ands	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4a3a      	ldr	r2, [pc, #232]	; (8000b44 <XMC_GPIO_Init+0x144>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d003      	beq.n	8000a68 <XMC_GPIO_Init+0x68>
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4a39      	ldr	r2, [pc, #228]	; (8000b48 <XMC_GPIO_Init+0x148>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d10a      	bne.n	8000a7e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a6c:	7afb      	ldrb	r3, [r7, #11]
 8000a6e:	2101      	movs	r1, #1
 8000a70:	fa01 f303 	lsl.w	r3, r1, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	661a      	str	r2, [r3, #96]	; 0x60
 8000a7c:	e042      	b.n	8000b04 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	b25b      	sxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	da3c      	bge.n	8000b04 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	685a      	ldr	r2, [r3, #4]
 8000a8e:	7afb      	ldrb	r3, [r7, #11]
 8000a90:	409a      	lsls	r2, r3
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000a96:	7afb      	ldrb	r3, [r7, #11]
 8000a98:	08db      	lsrs	r3, r3, #3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	7afb      	ldrb	r3, [r7, #11]
 8000aa0:	08db      	lsrs	r3, r3, #3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	3210      	adds	r2, #16
 8000aaa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000aae:	7afb      	ldrb	r3, [r7, #11]
 8000ab0:	f003 0307 	and.w	r3, r3, #7
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	2307      	movs	r3, #7
 8000aba:	408b      	lsls	r3, r1
 8000abc:	43db      	mvns	r3, r3
 8000abe:	ea02 0103 	and.w	r1, r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	f100 0210 	add.w	r2, r0, #16
 8000ac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000acc:	7afb      	ldrb	r3, [r7, #11]
 8000ace:	08db      	lsrs	r3, r3, #3
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	7afb      	ldrb	r3, [r7, #11]
 8000ad6:	08db      	lsrs	r3, r3, #3
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	3210      	adds	r2, #16
 8000ae0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	7a1b      	ldrb	r3, [r3, #8]
 8000ae8:	4619      	mov	r1, r3
 8000aea:	7afb      	ldrb	r3, [r7, #11]
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	fa01 f303 	lsl.w	r3, r1, r3
 8000af6:	ea42 0103 	orr.w	r1, r2, r3
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	f100 0210 	add.w	r2, r0, #16
 8000b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000b04:	7afb      	ldrb	r3, [r7, #11]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	7afb      	ldrb	r3, [r7, #11]
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	3204      	adds	r2, #4
 8000b18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	7afb      	ldrb	r3, [r7, #11]
 8000b24:	f003 0303 	and.w	r3, r3, #3
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	ea42 0103 	orr.w	r1, r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	1d02      	adds	r2, r0, #4
 8000b36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b3a:	3714      	adds	r7, #20
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	48028e00 	.word	0x48028e00
 8000b48:	48028f00 	.word	0x48028f00

08000b4c <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000b50:	4b03      	ldr	r3, [pc, #12]	; (8000b60 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	2000ffc0 	.word	0x2000ffc0

08000b64 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <XMC_SCU_GetMirrorStatus+0x14>)
 8000b6a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	50004000 	.word	0x50004000

08000b7c <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000b84:	f7ff fba6 	bl	80002d4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000b88:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <XMC_SCU_lDelay+0x3c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0b      	ldr	r2, [pc, #44]	; (8000bbc <XMC_SCU_lDelay+0x40>)
 8000b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b92:	0c9a      	lsrs	r2, r3, #18
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	fb02 f303 	mul.w	r3, r2, r3
 8000b9a:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	e003      	b.n	8000baa <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8000ba2:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d3f7      	bcc.n	8000ba2 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2000ffc0 	.word	0x2000ffc0
 8000bbc:	431bde83 	.word	0x431bde83

08000bc0 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8000bc4:	4b03      	ldr	r3, [pc, #12]	; (8000bd4 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	50004074 	.word	0x50004074

08000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000be0:	4a03      	ldr	r2, [pc, #12]	; (8000bf0 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	60d3      	str	r3, [r2, #12]
}
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	50004074 	.word	0x50004074

08000bf4 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af02      	add	r7, sp, #8
 8000bfa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 f8c5 	bl	8000d8c <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8000c02:	f000 fa87 	bl	8001114 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	79db      	ldrb	r3, [r3, #7]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d00a      	beq.n	8000c24 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000c0e:	f000 fabf 	bl	8001190 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8000c12:	bf00      	nop
 8000c14:	f000 faaa 	bl	800116c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	f083 0301 	eor.w	r3, r3, #1
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1f7      	bne.n	8000c14 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	7a5b      	ldrb	r3, [r3, #9]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f000 f929 	bl	8000e80 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ff98 	bl	8000b64 <XMC_SCU_GetMirrorStatus>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1fa      	bne.n	8000c30 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	7a1b      	ldrb	r3, [r3, #8]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 fa42 	bl	80010c8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	7c1b      	ldrb	r3, [r3, #16]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f937 	bl	8000ebc <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	7c5b      	ldrb	r3, [r3, #17]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f95a 	bl	8000f0c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	7c9b      	ldrb	r3, [r3, #18]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f941 	bl	8000ee4 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	7cdb      	ldrb	r3, [r3, #19]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 f964 	bl	8000f34 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	799b      	ldrb	r3, [r3, #6]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d00a      	beq.n	8000c8a <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8000c74:	f000 fac4 	bl	8001200 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000c78:	bf00      	nop
 8000c7a:	f000 fae9 	bl	8001250 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	f083 0301 	eor.w	r3, r3, #1
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d1f7      	bne.n	8000c7a <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	78db      	ldrb	r3, [r3, #3]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d109      	bne.n	8000ca6 <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	799b      	ldrb	r3, [r3, #6]
 8000c96:	f083 0301 	eor.w	r3, r3, #1
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d017      	beq.n	8000cd0 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8000ca0:	f000 fafa 	bl	8001298 <XMC_SCU_CLOCK_DisableSystemPll>
 8000ca4:	e014      	b.n	8000cd0 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8000ca6:	f000 fae7 	bl	8001278 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	8899      	ldrh	r1, [r3, #4]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cb6:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cbc:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	4608      	mov	r0, r1
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	462a      	mov	r2, r5
 8000cca:	4623      	mov	r3, r4
 8000ccc:	f000 faf4 	bl	80012b8 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd8:	d103      	bne.n	8000ce2 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8000cda:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000cde:	f000 f855 	bl	8000d8c <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8000ce2:	f7ff faf7 	bl	80002d4 <SystemCoreClockUpdate>
}
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bdb0      	pop	{r4, r5, r7, pc}

08000cec <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	0f1b      	lsrs	r3, r3, #28
 8000cf8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d00:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	4613      	mov	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	4413      	add	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8000d10:	4413      	add	r3, r2
 8000d12:	68ba      	ldr	r2, [r7, #8]
 8000d14:	601a      	str	r2, [r3, #0]
}
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	50004414 	.word	0x50004414

08000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	0f1b      	lsrs	r3, r3, #28
 8000d30:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d38:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	4413      	add	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8000d48:	4413      	add	r3, r2
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	bf14      	ite	ne
 8000d54:	2301      	movne	r3, #1
 8000d56:	2300      	moveq	r3, #0
 8000d58:	b2db      	uxtb	r3, r3
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	5000440c 	.word	0x5000440c

08000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000d70:	f7ff feec 	bl	8000b4c <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8000d74:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000d76:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8000d78:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	50004600 	.word	0x50004600

08000d8c <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8000d94:	4906      	ldr	r1, [pc, #24]	; (8000db0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	50004600 	.word	0x50004600

08000db4 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000dbc:	4906      	ldr	r1, [pc, #24]	; (8000dd8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000dc0:	699b      	ldr	r3, [r3, #24]
 8000dc2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	50004600 	.word	0x50004600

08000ddc <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8000de4:	4906      	ldr	r1, [pc, #24]	; (8000e00 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000de6:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	50004600 	.word	0x50004600

08000e04 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d108      	bne.n	8000e26 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000e14:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e16:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e1e:	f023 0301 	bic.w	r3, r3, #1
 8000e22:	60d3      	str	r3, [r2, #12]
 8000e24:	e007      	b.n	8000e36 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000e26:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	60d3      	str	r3, [r2, #12]
  }
}
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	50004710 	.word	0x50004710

08000e44 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000e4e:	bf00      	nop
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 8000e52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1f8      	bne.n	8000e50 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000e5e:	4907      	ldr	r1, [pc, #28]	; (8000e7c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	50004000 	.word	0x50004000
 8000e7c:	50004300 	.word	0x50004300

08000e80 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000e8a:	bf00      	nop
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 8000e8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f8      	bne.n	8000e8c <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000e9a:	4907      	ldr	r1, [pc, #28]	; (8000eb8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	50004000 	.word	0x50004000
 8000eb8:	50004300 	.word	0x50004300

08000ebc <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000ec4:	4906      	ldr	r1, [pc, #24]	; (8000ee0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	50004600 	.word	0x50004600

08000ee4 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000eec:	4906      	ldr	r1, [pc, #24]	; (8000f08 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000efa:	4313      	orrs	r3, r2
 8000efc:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	50004600 	.word	0x50004600

08000f0c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000f14:	4906      	ldr	r1, [pc, #24]	; (8000f30 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000f22:	4313      	orrs	r3, r2
 8000f24:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	50004600 	.word	0x50004600

08000f34 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000f3c:	4906      	ldr	r1, [pc, #24]	; (8000f58 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	50004600 	.word	0x50004600

08000f5c <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000f64:	4906      	ldr	r1, [pc, #24]	; (8000f80 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000f72:	4313      	orrs	r3, r2
 8000f74:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	50004600 	.word	0x50004600

08000f84 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000f8c:	4906      	ldr	r1, [pc, #24]	; (8000fa8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	50004600 	.word	0x50004600

08000fac <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000fb4:	4906      	ldr	r1, [pc, #24]	; (8000fd0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000fb6:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	50004600 	.word	0x50004600

08000fd4 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8000fde:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	6053      	str	r3, [r2, #4]
}
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	50004600 	.word	0x50004600

08000ff4 <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000ff8:	4a05      	ldr	r2, [pc, #20]	; (8001010 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000ffa:	4b05      	ldr	r3, [pc, #20]	; (8001010 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001002:	f023 0302 	bic.w	r3, r3, #2
 8001006:	6153      	str	r3, [r2, #20]
}
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	50004710 	.word	0x50004710

08001014 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 800101e:	4a28      	ldr	r2, [pc, #160]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001020:	4b27      	ldr	r3, [pc, #156]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 800102a:	bf00      	nop
 800102c:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800102e:	691b      	ldr	r3, [r3, #16]
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	d0f9      	beq.n	800102c <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001038:	4a21      	ldr	r2, [pc, #132]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800103a:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001044:	491e      	ldr	r1, [pc, #120]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	3b01      	subs	r3, #1
 800104a:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001052:	4313      	orrs	r3, r2
 8001054:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8001056:	4a1a      	ldr	r2, [pc, #104]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800105a:	695b      	ldr	r3, [r3, #20]
 800105c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001060:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001062:	4a17      	ldr	r2, [pc, #92]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001064:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	f023 0310 	bic.w	r3, r3, #16
 800106c:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 800106e:	4a14      	ldr	r2, [pc, #80]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001070:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001078:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 800107a:	bf00      	nop
 800107c:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	d0f9      	beq.n	800107c <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8001088:	4a0d      	ldr	r2, [pc, #52]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8001094:	bf00      	nop
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f9      	bne.n	8001096 <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80010a2:	4a07      	ldr	r2, [pc, #28]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010ac:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 80010b0:	2208      	movs	r2, #8
 80010b2:	60da      	str	r2, [r3, #12]
}
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	50004710 	.word	0x50004710
 80010c4:	50004160 	.word	0x50004160

080010c8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 80010d2:	4a0f      	ldr	r2, [pc, #60]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010d4:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80010dc:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d10e      	bne.n	8001102 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 80010e4:	4a0a      	ldr	r2, [pc, #40]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80010ee:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 80010f0:	2064      	movs	r0, #100	; 0x64
 80010f2:	f7ff fd43 	bl	8000b7c <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80010f6:	4a06      	ldr	r2, [pc, #24]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001100:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8001102:	2064      	movs	r0, #100	; 0x64
 8001104:	f7ff fd3a 	bl	8000b7c <XMC_SCU_lDelay>
}
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	50004710 	.word	0x50004710

08001114 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8001118:	4b12      	ldr	r3, [pc, #72]	; (8001164 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b00      	cmp	r3, #0
 8001122:	d109      	bne.n	8001138 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8001124:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8001126:	2201      	movs	r2, #1
 8001128:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 800112a:	bf00      	nop
 800112c:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f9      	beq.n	800112c <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00a      	beq.n	800115a <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8001144:	4b08      	ldr	r3, [pc, #32]	; (8001168 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001146:	f44f 7200 	mov.w	r2, #512	; 0x200
 800114a:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 800114c:	bf00      	nop
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001156:	2b00      	cmp	r3, #0
 8001158:	d1f9      	bne.n	800114e <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	50004200 	.word	0x50004200
 8001168:	50004400 	.word	0x50004400

0800116c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0308 	and.w	r3, r3, #8
 8001178:	2b00      	cmp	r3, #0
 800117a:	bf0c      	ite	eq
 800117c:	2301      	moveq	r3, #1
 800117e:	2300      	movne	r3, #0
 8001180:	b2db      	uxtb	r3, r3
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	50004300 	.word	0x50004300

08001190 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8001194:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001198:	f7ff fd1e 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 800119c:	4a17      	ldr	r2, [pc, #92]	; (80011fc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 800119e:	4b17      	ldr	r3, [pc, #92]	; (80011fc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80011a6:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 80011a8:	bf00      	nop
 80011aa:	f7ff fd09 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 80011ae:	4603      	mov	r3, r0
 80011b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d0f8      	beq.n	80011aa <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 80011b8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80011bc:	f7ff fd0c 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 80011c0:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011c2:	2208      	movs	r2, #8
 80011c4:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 80011c6:	bf00      	nop
 80011c8:	f7ff fcfa 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f8      	beq.n	80011c8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 80011d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80011da:	f7ff fcfd 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 80011de:	4a07      	ldr	r2, [pc, #28]	; (80011fc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 80011ea:	bf00      	nop
 80011ec:	f7ff fce8 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 80011f0:	4603      	mov	r3, r0
 80011f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0f8      	beq.n	80011ec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	50004300 	.word	0x50004300

08001200 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8001200:	b5b0      	push	{r4, r5, r7, lr}
 8001202:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8001204:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800120e:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8001210:	4d0d      	ldr	r5, [pc, #52]	; (8001248 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8001212:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 800121a:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 800121e:	f002 fc55 	bl	8003acc <OSCHP_GetFrequency>
 8001222:	4602      	mov	r2, r0
 8001224:	4b09      	ldr	r3, [pc, #36]	; (800124c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8001226:	fba3 2302 	umull	r2, r3, r3, r2
 800122a:	0d1b      	lsrs	r3, r3, #20
 800122c:	3b01      	subs	r3, #1
 800122e:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8001230:	4323      	orrs	r3, r4
 8001232:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8001234:	4a03      	ldr	r2, [pc, #12]	; (8001244 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001236:	4b03      	ldr	r3, [pc, #12]	; (8001244 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800123e:	6053      	str	r3, [r2, #4]
}
 8001240:	bdb0      	pop	{r4, r5, r7, pc}
 8001242:	bf00      	nop
 8001244:	50004710 	.word	0x50004710
 8001248:	50004700 	.word	0x50004700
 800124c:	6b5fca6b 	.word	0x6b5fca6b

08001250 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800125c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001260:	bf0c      	ite	eq
 8001262:	2301      	moveq	r3, #1
 8001264:	2300      	movne	r3, #0
 8001266:	b2db      	uxtb	r3, r3
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	50004710 	.word	0x50004710

08001278 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800127c:	4a05      	ldr	r2, [pc, #20]	; (8001294 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001286:	f023 0302 	bic.w	r3, r3, #2
 800128a:	6053      	str	r3, [r2, #4]
}
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	50004710 	.word	0x50004710

08001298 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800129c:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 800129e:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a6:	f043 0302 	orr.w	r3, r3, #2
 80012aa:	6053      	str	r3, [r2, #4]
}
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	50004710 	.word	0x50004710

080012b8 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60ba      	str	r2, [r7, #8]
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	4603      	mov	r3, r0
 80012c4:	81fb      	strh	r3, [r7, #14]
 80012c6:	460b      	mov	r3, r1
 80012c8:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80012ca:	89fb      	ldrh	r3, [r7, #14]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fd99 	bl	8000e04 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80012d2:	7b7b      	ldrb	r3, [r7, #13]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	f040 808b 	bne.w	80013f0 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d109      	bne.n	80012f4 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 80012e0:	f002 fbf4 	bl	8003acc <OSCHP_GetFrequency>
 80012e4:	4602      	mov	r2, r0
 80012e6:	4b54      	ldr	r3, [pc, #336]	; (8001438 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 80012e8:	fba3 2302 	umull	r2, r3, r3, r2
 80012ec:	0c9b      	lsrs	r3, r3, #18
 80012ee:	059b      	lsls	r3, r3, #22
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e002      	b.n	80012fa <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 80012f4:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80012f8:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	fb02 f203 	mul.w	r2, r2, r3
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	fbb2 f3f3 	udiv	r3, r2, r3
 8001308:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	4a4b      	ldr	r2, [pc, #300]	; (800143c <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 800130e:	fba2 2303 	umull	r2, r3, r2, r3
 8001312:	091b      	lsrs	r3, r3, #4
 8001314:	0d9b      	lsrs	r3, r3, #22
 8001316:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001318:	4a49      	ldr	r2, [pc, #292]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800131a:	4b49      	ldr	r3, [pc, #292]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f043 0301 	orr.w	r3, r3, #1
 8001322:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8001324:	bf00      	nop
 8001326:	4b46      	ldr	r3, [pc, #280]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f9      	beq.n	8001326 <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8001332:	4a43      	ldr	r2, [pc, #268]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001334:	4b42      	ldr	r3, [pc, #264]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f043 0310 	orr.w	r3, r3, #16
 800133c:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 800133e:	4940      	ldr	r1, [pc, #256]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001340:	4b3f      	ldr	r3, [pc, #252]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	4b3f      	ldr	r3, [pc, #252]	; (8001444 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8001346:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	3a01      	subs	r2, #1
 800134c:	0212      	lsls	r2, r2, #8
 800134e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	3b01      	subs	r3, #1
 8001354:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001356:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	3b01      	subs	r3, #1
 800135c:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 800135e:	4313      	orrs	r3, r2
 8001360:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001362:	4a37      	ldr	r2, [pc, #220]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001364:	4b36      	ldr	r3, [pc, #216]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800136c:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 800136e:	4a34      	ldr	r2, [pc, #208]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001370:	4b33      	ldr	r3, [pc, #204]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f023 0310 	bic.w	r3, r3, #16
 8001378:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800137a:	4a31      	ldr	r2, [pc, #196]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800137c:	4b30      	ldr	r3, [pc, #192]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001384:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8001386:	bf00      	nop
 8001388:	4b2d      	ldr	r3, [pc, #180]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0f9      	beq.n	8001388 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001394:	4a2a      	ldr	r2, [pc, #168]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001396:	4b2a      	ldr	r3, [pc, #168]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f023 0301 	bic.w	r3, r3, #1
 800139e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80013a0:	bf00      	nop
 80013a2:	4b27      	ldr	r3, [pc, #156]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1f9      	bne.n	80013a2 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	4a25      	ldr	r2, [pc, #148]	; (8001448 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80013b2:	fba2 2303 	umull	r2, r3, r2, r3
 80013b6:	095b      	lsrs	r3, r3, #5
 80013b8:	0d9b      	lsrs	r3, r3, #22
 80013ba:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80013bc:	6a3a      	ldr	r2, [r7, #32]
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d202      	bcs.n	80013ca <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80013c4:	6938      	ldr	r0, [r7, #16]
 80013c6:	f000 f845 	bl	8001454 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	085b      	lsrs	r3, r3, #1
 80013ce:	4a1f      	ldr	r2, [pc, #124]	; (800144c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 80013d0:	fba2 2303 	umull	r2, r3, r2, r3
 80013d4:	095b      	lsrs	r3, r3, #5
 80013d6:	0d9b      	lsrs	r3, r3, #22
 80013d8:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80013da:	6a3a      	ldr	r2, [r7, #32]
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d202      	bcs.n	80013e8 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80013e2:	6938      	ldr	r0, [r7, #16]
 80013e4:	f000 f836 	bl	8001454 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 80013e8:	6a38      	ldr	r0, [r7, #32]
 80013ea:	f000 f833 	bl	8001454 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80013ee:	e01c      	b.n	800142a <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80013f0:	4913      	ldr	r1, [pc, #76]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 80013fa:	6a3b      	ldr	r3, [r7, #32]
 80013fc:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80013fe:	4313      	orrs	r3, r2
 8001400:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8001402:	bf00      	nop
 8001404:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0310 	and.w	r3, r3, #16
 800140c:	2b00      	cmp	r3, #0
 800140e:	d0f9      	beq.n	8001404 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001410:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 800141c:	bf00      	nop
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f9      	beq.n	800141e <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 800142c:	2205      	movs	r2, #5
 800142e:	60da      	str	r2, [r3, #12]
}
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	431bde83 	.word	0x431bde83
 800143c:	aaaaaaab 	.word	0xaaaaaaab
 8001440:	50004710 	.word	0x50004710
 8001444:	f08080ff 	.word	0xf08080ff
 8001448:	88888889 	.word	0x88888889
 800144c:	b60b60b7 	.word	0xb60b60b7
 8001450:	50004160 	.word	0x50004160

08001454 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800145c:	490b      	ldr	r1, [pc, #44]	; (800148c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 800145e:	4b0b      	ldr	r3, [pc, #44]	; (800148c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3b01      	subs	r3, #1
 800146a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800146c:	4313      	orrs	r3, r2
 800146e:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8001470:	bf00      	nop
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0320 	and.w	r3, r3, #32
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f9      	beq.n	8001472 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 800147e:	2032      	movs	r0, #50	; 0x32
 8001480:	f7ff fb7c 	bl	8000b7c <XMC_SCU_lDelay>
}
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	50004710 	.word	0x50004710

08001490 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800149e:	60da      	str	r2, [r3, #12]
}
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop

080014ac <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a10      	ldr	r2, [pc, #64]	; (80014f8 <XMC_CCU4_lDeassertReset+0x4c>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d103      	bne.n	80014c4 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 80014bc:	2004      	movs	r0, #4
 80014be:	f7ff fc15 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014c2:	e016      	b.n	80014f2 <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <XMC_CCU4_lDeassertReset+0x50>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d103      	bne.n	80014d4 <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 80014cc:	2008      	movs	r0, #8
 80014ce:	f7ff fc0d 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014d2:	e00e      	b.n	80014f2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <XMC_CCU4_lDeassertReset+0x54>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d103      	bne.n	80014e4 <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 80014dc:	2010      	movs	r0, #16
 80014de:	f7ff fc05 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014e2:	e006      	b.n	80014f2 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a07      	ldr	r2, [pc, #28]	; (8001504 <XMC_CCU4_lDeassertReset+0x58>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d102      	bne.n	80014f2 <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <XMC_CCU4_lDeassertReset+0x5c>)
 80014ee:	f7ff fbfd 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	4000c000 	.word	0x4000c000
 80014fc:	40010000 	.word	0x40010000
 8001500:	40014000 	.word	0x40014000
 8001504:	48004000 	.word	0x48004000
 8001508:	10000001 	.word	0x10000001

0800150c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8001514:	2010      	movs	r0, #16
 8001516:	f7ff fd5d 	bl	8000fd4 <XMC_SCU_CLOCK_EnableClock>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffc6 	bl	80014ac <XMC_CCU4_lDeassertReset>
#endif
}
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop

08001528 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff ffe9 	bl	800150c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff ffa8 	bl	8001490 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800154c:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	039b      	lsls	r3, r3, #14
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	4313      	orrs	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	601a      	str	r2, [r3, #0]
}
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <XMC_DAC_CH_EnableOutput>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_DisableOutput(), XMC_DAC_CH_IsOutputEnabled()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_EnableOutput(XMC_DAC_t *const dac, const uint8_t channel)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	460b      	mov	r3, r1
 800156e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_DAC_CH_EnableOutput: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_EnableOutput: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACCFG[channel].high |= DAC_DAC0CFG1_ANAEN_Msk;
 8001570:	78f8      	ldrb	r0, [r7, #3]
 8001572:	78fb      	ldrb	r3, [r7, #3]
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4413      	add	r3, r2
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	00c3      	lsls	r3, r0, #3
 8001584:	440b      	add	r3, r1
 8001586:	609a      	str	r2, [r3, #8]
}
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop

08001594 <XMC_DAC_CH_EnablePatternSignOutput>:
 * XMC_DAC_CH_StartPatternMode(), XMC_DAC_CH_DisablePatternSignOutput()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_EnablePatternSignOutput(XMC_DAC_t *const dac,
    const uint8_t channel)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_DAC_CH_EnablePatternSignOutput: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_EnablePatternSignOutput: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACCFG[channel].low |= DAC_DAC0CFG0_SIGNEN_Msk;
 80015a0:	78f8      	ldrb	r0, [r7, #3]
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4413      	add	r3, r2
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	00c3      	lsls	r3, r0, #3
 80015b4:	440b      	add	r3, r1
 80015b6:	605a      	str	r2, [r3, #4]
}
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop

080015c4 <XMC_DAC_CH_DisablePatternSignOutput>:
 * XMC_DAC_CH_StartPatternMode(), XMC_DAC_CH_EnablePatternSignOutput()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_DisablePatternSignOutput(XMC_DAC_t *const dac,
    const uint8_t channel)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_DAC_CH_DisablePatternSignOutput: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_DisablePatternSignOutput: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACCFG[channel].low &= ~DAC_DAC0CFG0_SIGNEN_Msk;
 80015d0:	78f8      	ldrb	r0, [r7, #3]
 80015d2:	78fb      	ldrb	r3, [r7, #3]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4413      	add	r3, r2
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	00c3      	lsls	r3, r0, #3
 80015e4:	440b      	add	r3, r1
 80015e6:	605a      	str	r2, [r3, #4]
}
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop

080015f4 <XMC_DAC_CH_SetRampStart>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_GetRampStart(), XMC_DAC_CH_GetRampStop(), XMC_DAC_CH_SetRampStop()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetRampStart(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t start)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	70fb      	strb	r3, [r7, #3]
 8001600:	4613      	mov	r3, r2
 8001602:	803b      	strh	r3, [r7, #0]
  XMC_ASSERT("XMC_DAC_CH_SetRampStart: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetRampStart: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACDATA[channel] = start;
 8001604:	78fb      	ldrb	r3, [r7, #3]
 8001606:	883a      	ldrh	r2, [r7, #0]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	3304      	adds	r3, #4
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	440b      	add	r3, r1
 8001610:	605a      	str	r2, [r3, #4]
}
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <XMC_DAC_CH_SetRampStop>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_GetRampStop(), XMC_DAC_CH_SetRampStart()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetRampStop(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t stop)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	70fb      	strb	r3, [r7, #3]
 8001628:	4613      	mov	r3, r2
 800162a:	803b      	strh	r3, [r7, #0]
  XMC_ASSERT("XMC_DAC_CH_SetRampStop: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetRampStop: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DAC01DATA = (dac->DAC01DATA & ~(DAC_DAC01DATA_DATA0_Msk << (channel * DAC_DAC01DATA_DATA1_Pos))) |
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	69da      	ldr	r2, [r3, #28]
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	011b      	lsls	r3, r3, #4
 8001634:	4619      	mov	r1, r3
 8001636:	f640 73ff 	movw	r3, #4095	; 0xfff
 800163a:	408b      	lsls	r3, r1
 800163c:	43db      	mvns	r3, r3
 800163e:	4013      	ands	r3, r2
                   (stop << (channel * DAC_DAC01DATA_DATA1_Pos));
 8001640:	883a      	ldrh	r2, [r7, #0]
 8001642:	78f9      	ldrb	r1, [r7, #3]
 8001644:	0109      	lsls	r1, r1, #4
 8001646:	408a      	lsls	r2, r1
__STATIC_INLINE void XMC_DAC_CH_SetRampStop(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t stop)
{
  XMC_ASSERT("XMC_DAC_CH_SetRampStop: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetRampStop: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DAC01DATA = (dac->DAC01DATA & ~(DAC_DAC01DATA_DATA0_Msk << (channel * DAC_DAC01DATA_DATA1_Pos))) |
 8001648:	431a      	orrs	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	61da      	str	r2, [r3, #28]
                   (stop << (channel * DAC_DAC01DATA_DATA1_Pos));
}
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <XMC_DAC_CH_SetTrigger>:
 * \par
 * Channel \a channel trigger source is selected by \a TRIGSEL bit-field of \a DAC0CFG1 register (for channel 0) / DAC1CFG1 register(for channel 1).
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetTrigger(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_TRIGGER_t trigger)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	460b      	mov	r3, r1
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_DAC_CH_SetTrigger: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetTrigger: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetTrigger: trigger parameter not valid\n", XMC_DAC_IS_TRIGGER_VALID(trigger));

  dac->DACCFG[channel].high = (dac->DACCFG[channel].high & ~(DAC_DAC0CFG1_TRIGSEL_Msk | DAC_DAC0CFG1_TRIGMOD_Msk)) |
 8001666:	7af8      	ldrb	r0, [r7, #11]
 8001668:	7afb      	ldrb	r3, [r7, #11]
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4413      	add	r3, r2
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f423 22ce 	bic.w	r2, r3, #421888	; 0x67000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	431a      	orrs	r2, r3
 800167a:	68f9      	ldr	r1, [r7, #12]
 800167c:	00c3      	lsls	r3, r0, #3
 800167e:	440b      	add	r3, r1
 8001680:	609a      	str	r2, [r3, #8]
                              trigger;
}
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <XMC_DAC_CH_SetMode>:
 * Sets the operating \e mode for the \e channel by setting the \a MODE bit-field of \a DAC0CFG0 register (for channel 0) / \a DAC1CFG0 register (for channel 1).
 * Different modes of DAC operation are defined by enum XMC_DAC_CH_MODE_t.
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetMode(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_MODE_t mode)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	460b      	mov	r3, r1
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_DAC_CH_SetMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetMode: trigger parameter not valid\n", XMC_DAC_IS_MODE_VALID(mode));

  dac->DACCFG[channel].low = (dac->DACCFG[channel].low & ~DAC_DAC0CFG0_MODE_Msk) |
 800169a:	7af8      	ldrb	r0, [r7, #11]
 800169c:	7afb      	ldrb	r3, [r7, #11]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	4413      	add	r3, r2
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	431a      	orrs	r2, r3
 80016ae:	68f9      	ldr	r1, [r7, #12]
 80016b0:	00c3      	lsls	r3, r0, #3
 80016b2:	440b      	add	r3, r1
 80016b4:	605a      	str	r2, [r3, #4]
                             mode;
}
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <XMC_DAC_Enable>:
 * API IMPLEMENTATION
 *******************************************************************************/

/* API to enable the DAC module */
void XMC_DAC_Enable(XMC_DAC_t *const dac)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  XMC_UNUSED_ARG(dac);

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_DAC);
#endif
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_DAC);
 80016c8:	4802      	ldr	r0, [pc, #8]	; (80016d4 <XMC_DAC_Enable+0x14>)
 80016ca:	f7ff fb0f 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
}
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	10000020 	.word	0x10000020

080016d8 <XMC_DAC_CH_Init>:
  return (status);
}

/* API to initialize DAC channel configuration */
void XMC_DAC_CH_Init(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_CONFIG_t *const config)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	460b      	mov	r3, r1
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	72fb      	strb	r3, [r7, #11]
  XMC_DAC_Enable(dac);
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	f7ff ffea 	bl	80016c0 <XMC_DAC_Enable>

  dac->DACCFG[channel].low = config->cfg0;
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	68f9      	ldr	r1, [r7, #12]
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	440b      	add	r3, r1
 80016f8:	605a      	str	r2, [r3, #4]
  dac->DACCFG[channel].high = config->cfg1;
 80016fa:	7afb      	ldrb	r3, [r7, #11]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	6852      	ldr	r2, [r2, #4]
 8001700:	68f9      	ldr	r1, [r7, #12]
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	440b      	add	r3, r1
 8001706:	609a      	str	r2, [r3, #8]
  if (channel < XMC_DAC_NO_CHANNELS)
 8001708:	7afb      	ldrb	r3, [r7, #11]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d804      	bhi.n	8001718 <XMC_DAC_CH_Init+0x40>
  {
    XMC_DAC_CH_EnableOutput(dac, channel);
 800170e:	7afb      	ldrb	r3, [r7, #11]
 8001710:	68f8      	ldr	r0, [r7, #12]
 8001712:	4619      	mov	r1, r3
 8001714:	f7ff ff26 	bl	8001564 <XMC_DAC_CH_EnableOutput>
  }
}
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop

08001720 <XMC_DAC_CH_SetFrequency>:

/* API to set the waveform frequency except in Ramp and Pattern generation mode. */
XMC_DAC_CH_STATUS_t XMC_DAC_CH_SetFrequency(XMC_DAC_t *const dac,
    const uint8_t channel,
    const uint32_t frequency)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	460b      	mov	r3, r1
 800172a:	607a      	str	r2, [r7, #4]
 800172c:	72fb      	strb	r3, [r7, #11]
  uint32_t divider;
  XMC_DAC_CH_STATUS_t status;

  XMC_ASSERT("XMC_DAC_CH_SetFrequency: frequency must be greater than zero", frequency > 0U);

  divider = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / frequency;
 800172e:	f7ff fb1d 	bl	8000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001732:	4602      	mov	r2, r0
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	613b      	str	r3, [r7, #16]

  if (divider < XMC_DAC_MIN_FREQ_DIVIDER)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2b0f      	cmp	r3, #15
 8001740:	d802      	bhi.n	8001748 <XMC_DAC_CH_SetFrequency+0x28>
  {
    status = XMC_DAC_CH_STATUS_ERROR_FREQ2HIGH;
 8001742:	2304      	movs	r3, #4
 8001744:	75fb      	strb	r3, [r7, #23]
 8001746:	e016      	b.n	8001776 <XMC_DAC_CH_SetFrequency+0x56>
  }
  else if (divider >= XMC_DAC_MAX_FREQ_DIVIDER)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800174e:	d302      	bcc.n	8001756 <XMC_DAC_CH_SetFrequency+0x36>
  {
    status = XMC_DAC_CH_STATUS_ERROR_FREQ2LOW;
 8001750:	2303      	movs	r3, #3
 8001752:	75fb      	strb	r3, [r7, #23]
 8001754:	e00f      	b.n	8001776 <XMC_DAC_CH_SetFrequency+0x56>
  }
  else
  {
    dac->DACCFG[channel].low = (dac->DACCFG[channel].low & (uint32_t)(~DAC_DAC0CFG0_FREQ_Msk)) |
 8001756:	7af8      	ldrb	r0, [r7, #11]
 8001758:	7afb      	ldrb	r3, [r7, #11]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4413      	add	r3, r2
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	0d1b      	lsrs	r3, r3, #20
 8001764:	051b      	lsls	r3, r3, #20
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	431a      	orrs	r2, r3
 800176a:	68f9      	ldr	r1, [r7, #12]
 800176c:	00c3      	lsls	r3, r0, #3
 800176e:	440b      	add	r3, r1
 8001770:	605a      	str	r2, [r3, #4]
                               (divider << DAC_DAC0CFG0_FREQ_Pos);
    status = XMC_DAC_CH_STATUS_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001776:	7dfb      	ldrb	r3, [r7, #23]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <XMC_DAC_CH_SetRampFrequency>:

/* API to set the waveform frequency in Ramp Mode. */
XMC_DAC_CH_STATUS_t XMC_DAC_CH_SetRampFrequency(XMC_DAC_t *const dac,
    const uint8_t channel,
    const uint32_t frequency)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	460b      	mov	r3, r1
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	72fb      	strb	r3, [r7, #11]
  uint32_t stop;
  uint32_t start;

  start = dac->DACDATA[channel];
 800178e:	7afb      	ldrb	r3, [r7, #11]
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	3304      	adds	r3, #4
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	617b      	str	r3, [r7, #20]
  stop = (dac->DAC01DATA >> (channel * DAC_DAC01DATA_DATA1_Pos)) & (uint32_t)DAC_DAC01DATA_DATA0_Msk;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	7afa      	ldrb	r2, [r7, #11]
 80017a2:	0112      	lsls	r2, r2, #4
 80017a4:	40d3      	lsrs	r3, r2
 80017a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017aa:	613b      	str	r3, [r7, #16]

  return XMC_DAC_CH_SetFrequency(dac, channel, frequency * ((stop - start) + 1U));
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	3301      	adds	r3, #1
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	7afa      	ldrb	r2, [r7, #11]
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	4611      	mov	r1, r2
 80017c0:	461a      	mov	r2, r3
 80017c2:	f7ff ffad 	bl	8001720 <XMC_DAC_CH_SetFrequency>
 80017c6:	4603      	mov	r3, r0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <XMC_DAC_CH_StartSingleValueMode>:

/* API to start the operation in Single Value Mode. */
XMC_DAC_CH_STATUS_t XMC_DAC_CH_StartSingleValueMode(XMC_DAC_t *const dac, const uint8_t channel)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_DAC_CH_StartSingleValueMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_StartSingleValueMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_StartSingleValueMode: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_SINGLE);
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	4619      	mov	r1, r3
 80017e2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80017e6:	f7ff ff51 	bl	800168c <XMC_DAC_CH_SetMode>

  return XMC_DAC_CH_STATUS_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <XMC_DAC_CH_StartDataMode>:
/* API to start the operation in Data Mode. */
XMC_DAC_CH_STATUS_t XMC_DAC_CH_StartDataMode(XMC_DAC_t *const dac,
    const uint8_t channel,
    const XMC_DAC_CH_TRIGGER_t trigger,
    const uint32_t frequency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	607a      	str	r2, [r7, #4]
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	460b      	mov	r3, r1
 8001802:	72fb      	strb	r3, [r7, #11]
  XMC_DAC_CH_STATUS_t status = XMC_DAC_CH_STATUS_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	75fb      	strb	r3, [r7, #23]

  XMC_ASSERT("XMC_DAC_CH_StartDataMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_StartDataMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_StartDataMode: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_IDLE);
 8001808:	7afb      	ldrb	r3, [r7, #11]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	4619      	mov	r1, r3
 800180e:	2200      	movs	r2, #0
 8001810:	f7ff ff3c 	bl	800168c <XMC_DAC_CH_SetMode>

  if (trigger == XMC_DAC_CH_TRIGGER_INTERNAL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d107      	bne.n	800182a <XMC_DAC_CH_StartDataMode+0x36>
  {
    status = XMC_DAC_CH_SetFrequency(dac, channel, frequency);
 800181a:	7afb      	ldrb	r3, [r7, #11]
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	4619      	mov	r1, r3
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	f7ff ff7d 	bl	8001720 <XMC_DAC_CH_SetFrequency>
 8001826:	4603      	mov	r3, r0
 8001828:	75fb      	strb	r3, [r7, #23]
  }

  if (status == XMC_DAC_CH_STATUS_OK)
 800182a:	7dfb      	ldrb	r3, [r7, #23]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10c      	bne.n	800184a <XMC_DAC_CH_StartDataMode+0x56>
  {
    XMC_DAC_CH_SetTrigger(dac, channel, trigger);
 8001830:	7afb      	ldrb	r3, [r7, #11]
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	4619      	mov	r1, r3
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	f7ff ff0e 	bl	8001658 <XMC_DAC_CH_SetTrigger>
    XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_DATA);
 800183c:	7afb      	ldrb	r3, [r7, #11]
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	4619      	mov	r1, r3
 8001842:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001846:	f7ff ff21 	bl	800168c <XMC_DAC_CH_SetMode>
  }

  return status;
 800184a:	7dfb      	ldrb	r3, [r7, #23]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <XMC_DAC_CH_StartRampMode>:
    const uint8_t channel,
    const uint16_t start,
    const uint16_t stop,
    const XMC_DAC_CH_TRIGGER_t trigger,
    const uint32_t frequency)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	4608      	mov	r0, r1
 800185e:	4611      	mov	r1, r2
 8001860:	461a      	mov	r2, r3
 8001862:	4603      	mov	r3, r0
 8001864:	72fb      	strb	r3, [r7, #11]
 8001866:	460b      	mov	r3, r1
 8001868:	813b      	strh	r3, [r7, #8]
 800186a:	4613      	mov	r3, r2
 800186c:	80fb      	strh	r3, [r7, #6]
  XMC_DAC_CH_STATUS_t status = XMC_DAC_CH_STATUS_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	75fb      	strb	r3, [r7, #23]

  XMC_ASSERT("XMC_DAC_CH_StartRampMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_StartRampMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_StartRampMode: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_IDLE);
 8001872:	7afb      	ldrb	r3, [r7, #11]
 8001874:	68f8      	ldr	r0, [r7, #12]
 8001876:	4619      	mov	r1, r3
 8001878:	2200      	movs	r2, #0
 800187a:	f7ff ff07 	bl	800168c <XMC_DAC_CH_SetMode>

  XMC_DAC_CH_SetRampStart(dac, channel, start);
 800187e:	7afa      	ldrb	r2, [r7, #11]
 8001880:	893b      	ldrh	r3, [r7, #8]
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	4611      	mov	r1, r2
 8001886:	461a      	mov	r2, r3
 8001888:	f7ff feb4 	bl	80015f4 <XMC_DAC_CH_SetRampStart>
  XMC_DAC_CH_SetRampStop(dac, channel, stop);
 800188c:	7afa      	ldrb	r2, [r7, #11]
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	4611      	mov	r1, r2
 8001894:	461a      	mov	r2, r3
 8001896:	f7ff fec1 	bl	800161c <XMC_DAC_CH_SetRampStop>
  XMC_DAC_CH_SetTrigger(dac, channel, trigger);
 800189a:	7afb      	ldrb	r3, [r7, #11]
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	4619      	mov	r1, r3
 80018a0:	6a3a      	ldr	r2, [r7, #32]
 80018a2:	f7ff fed9 	bl	8001658 <XMC_DAC_CH_SetTrigger>

  if (trigger == XMC_DAC_CH_TRIGGER_INTERNAL)
 80018a6:	6a3b      	ldr	r3, [r7, #32]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d107      	bne.n	80018bc <XMC_DAC_CH_StartRampMode+0x68>
  {
    status = XMC_DAC_CH_SetRampFrequency(dac, channel, frequency);
 80018ac:	7afb      	ldrb	r3, [r7, #11]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	4619      	mov	r1, r3
 80018b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018b4:	f7ff ff64 	bl	8001780 <XMC_DAC_CH_SetRampFrequency>
 80018b8:	4603      	mov	r3, r0
 80018ba:	75fb      	strb	r3, [r7, #23]
  }

  if (status == XMC_DAC_CH_STATUS_OK)
 80018bc:	7dfb      	ldrb	r3, [r7, #23]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <XMC_DAC_CH_StartRampMode+0x7c>
  {
    XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_RAMP);
 80018c2:	7afb      	ldrb	r3, [r7, #11]
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	4619      	mov	r1, r3
 80018c8:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 80018cc:	f7ff fede 	bl	800168c <XMC_DAC_CH_SetMode>
  }

  return status;
 80018d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop

080018dc <XMC_DAC_CH_StartPatternMode>:
    const uint8_t channel,
    const uint8_t *const pattern,
    const XMC_DAC_CH_PATTERN_SIGN_OUTPUT_t sign_output,
    const XMC_DAC_CH_TRIGGER_t trigger,
    const uint32_t frequency)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	461a      	mov	r2, r3
 80018e8:	460b      	mov	r3, r1
 80018ea:	72fb      	strb	r3, [r7, #11]
 80018ec:	4613      	mov	r3, r2
 80018ee:	72bb      	strb	r3, [r7, #10]
  XMC_DAC_CH_STATUS_t status = XMC_DAC_CH_STATUS_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	75fb      	strb	r3, [r7, #23]

  XMC_ASSERT("XMC_DAC_CH_StartPatternMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_StartPatternMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_StartPatternMode: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_IDLE);
 80018f4:	7afb      	ldrb	r3, [r7, #11]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	4619      	mov	r1, r3
 80018fa:	2200      	movs	r2, #0
 80018fc:	f7ff fec6 	bl	800168c <XMC_DAC_CH_SetMode>

  if (trigger == XMC_DAC_CH_TRIGGER_INTERNAL)
 8001900:	6a3b      	ldr	r3, [r7, #32]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d109      	bne.n	800191a <XMC_DAC_CH_StartPatternMode+0x3e>
  {
    status = XMC_DAC_CH_SetFrequency(dac, channel, frequency * XMC_DAC_SAMPLES_PER_PERIOD);
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	015b      	lsls	r3, r3, #5
 800190a:	7afa      	ldrb	r2, [r7, #11]
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	f7ff ff05 	bl	8001720 <XMC_DAC_CH_SetFrequency>
 8001916:	4603      	mov	r3, r0
 8001918:	75fb      	strb	r3, [r7, #23]
  }

  if (status == XMC_DAC_CH_STATUS_OK)
 800191a:	7dfb      	ldrb	r3, [r7, #23]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d120      	bne.n	8001962 <XMC_DAC_CH_StartPatternMode+0x86>
  {
    XMC_DAC_CH_SetPattern(dac, channel, pattern);
 8001920:	7afb      	ldrb	r3, [r7, #11]
 8001922:	68f8      	ldr	r0, [r7, #12]
 8001924:	4619      	mov	r1, r3
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	f000 f850 	bl	80019cc <XMC_DAC_CH_SetPattern>
    if (XMC_DAC_CH_PATTERN_SIGN_OUTPUT_ENABLED == sign_output)
 800192c:	7abb      	ldrb	r3, [r7, #10]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d105      	bne.n	800193e <XMC_DAC_CH_StartPatternMode+0x62>
    {
      XMC_DAC_CH_EnablePatternSignOutput(dac, channel);
 8001932:	7afb      	ldrb	r3, [r7, #11]
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	4619      	mov	r1, r3
 8001938:	f7ff fe2c 	bl	8001594 <XMC_DAC_CH_EnablePatternSignOutput>
 800193c:	e004      	b.n	8001948 <XMC_DAC_CH_StartPatternMode+0x6c>
    }
    else
    {
      XMC_DAC_CH_DisablePatternSignOutput(dac, channel);
 800193e:	7afb      	ldrb	r3, [r7, #11]
 8001940:	68f8      	ldr	r0, [r7, #12]
 8001942:	4619      	mov	r1, r3
 8001944:	f7ff fe3e 	bl	80015c4 <XMC_DAC_CH_DisablePatternSignOutput>
    }
    XMC_DAC_CH_SetTrigger(dac, channel, trigger);
 8001948:	7afb      	ldrb	r3, [r7, #11]
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	4619      	mov	r1, r3
 800194e:	6a3a      	ldr	r2, [r7, #32]
 8001950:	f7ff fe82 	bl	8001658 <XMC_DAC_CH_SetTrigger>
    XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_PATTERN);
 8001954:	7afb      	ldrb	r3, [r7, #11]
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	4619      	mov	r1, r3
 800195a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800195e:	f7ff fe95 	bl	800168c <XMC_DAC_CH_SetMode>
  }

  return status;
 8001962:	7dfb      	ldrb	r3, [r7, #23]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <XMC_DAC_CH_StartNoiseMode>:
/* API to start the operation in Noise Mode. */
XMC_DAC_CH_STATUS_t XMC_DAC_CH_StartNoiseMode(XMC_DAC_t *const dac,
    const uint8_t channel,
    const XMC_DAC_CH_TRIGGER_t trigger,
    const uint32_t frequency)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	607a      	str	r2, [r7, #4]
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	460b      	mov	r3, r1
 800197a:	72fb      	strb	r3, [r7, #11]
  XMC_DAC_CH_STATUS_t status = XMC_DAC_CH_STATUS_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	75fb      	strb	r3, [r7, #23]

  XMC_ASSERT("XMC_DAC_CH_StartNoiseMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_StartNoiseMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_StartNoiseMode: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_IDLE);
 8001980:	7afb      	ldrb	r3, [r7, #11]
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	4619      	mov	r1, r3
 8001986:	2200      	movs	r2, #0
 8001988:	f7ff fe80 	bl	800168c <XMC_DAC_CH_SetMode>

  if (trigger == XMC_DAC_CH_TRIGGER_INTERNAL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d107      	bne.n	80019a2 <XMC_DAC_CH_StartNoiseMode+0x36>
  {
    status = XMC_DAC_CH_SetFrequency(dac, channel, frequency);
 8001992:	7afb      	ldrb	r3, [r7, #11]
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	4619      	mov	r1, r3
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	f7ff fec1 	bl	8001720 <XMC_DAC_CH_SetFrequency>
 800199e:	4603      	mov	r3, r0
 80019a0:	75fb      	strb	r3, [r7, #23]
  }

  if (status == XMC_DAC_CH_STATUS_OK)
 80019a2:	7dfb      	ldrb	r3, [r7, #23]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10c      	bne.n	80019c2 <XMC_DAC_CH_StartNoiseMode+0x56>
  {
    XMC_DAC_CH_SetTrigger(dac, channel, trigger);
 80019a8:	7afb      	ldrb	r3, [r7, #11]
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	4619      	mov	r1, r3
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	f7ff fe52 	bl	8001658 <XMC_DAC_CH_SetTrigger>
    XMC_DAC_CH_SetMode(dac, channel, XMC_DAC_CH_MODE_NOISE);
 80019b4:	7afb      	ldrb	r3, [r7, #11]
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	4619      	mov	r1, r3
 80019ba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80019be:	f7ff fe65 	bl	800168c <XMC_DAC_CH_SetMode>
  }

  return status;
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <XMC_DAC_CH_SetPattern>:

/* API to write the pattern data table. */
void XMC_DAC_CH_SetPattern(XMC_DAC_t *const dac, uint8_t channel, const uint8_t *const data)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b087      	sub	sp, #28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	460b      	mov	r3, r1
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	72fb      	strb	r3, [r7, #11]

  XMC_ASSERT("XMC_DAC_CH_SetPattern: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetPattern: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetPattern: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  temp = data[0U];
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	613b      	str	r3, [r7, #16]
  for (index = 1U; index < 6U; ++index)
 80019e0:	2301      	movs	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	e010      	b.n	8001a08 <XMC_DAC_CH_SetPattern+0x3c>
  {
    temp |= (uint32_t)data[index] << (index * XMC_DAC_DAC0PATL_PAT_BITSIZE);
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	4413      	add	r3, r2
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	4619      	mov	r1, r3
 80019f0:	697a      	ldr	r2, [r7, #20]
 80019f2:	4613      	mov	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	4413      	add	r3, r2
 80019f8:	fa01 f303 	lsl.w	r3, r1, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
  XMC_ASSERT("XMC_DAC_CH_SetPattern: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetPattern: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetPattern: dac module not enabled\n", XMC_DAC_IsEnabled(dac));

  temp = data[0U];
  for (index = 1U; index < 6U; ++index)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	3301      	adds	r3, #1
 8001a06:	617b      	str	r3, [r7, #20]
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	2b05      	cmp	r3, #5
 8001a0c:	d9eb      	bls.n	80019e6 <XMC_DAC_CH_SetPattern+0x1a>
  {
    temp |= (uint32_t)data[index] << (index * XMC_DAC_DAC0PATL_PAT_BITSIZE);
  }
  dac->DACPAT[channel].low = temp;
 8001a0e:	7afa      	ldrb	r2, [r7, #11]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	3204      	adds	r2, #4
 8001a14:	6939      	ldr	r1, [r7, #16]
 8001a16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

  temp = data[6U];
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3306      	adds	r3, #6
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	613b      	str	r3, [r7, #16]
  for (index = 1U; index < 6U; ++index)
 8001a22:	2301      	movs	r3, #1
 8001a24:	617b      	str	r3, [r7, #20]
 8001a26:	e011      	b.n	8001a4c <XMC_DAC_CH_SetPattern+0x80>
  {
    temp |= (uint32_t)data[index + 6U] << (index * XMC_DAC_DAC0PATL_PAT_BITSIZE);
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3306      	adds	r3, #6
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	4413      	add	r3, r2
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	4619      	mov	r1, r3
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	4613      	mov	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
    temp |= (uint32_t)data[index] << (index * XMC_DAC_DAC0PATL_PAT_BITSIZE);
  }
  dac->DACPAT[channel].low = temp;

  temp = data[6U];
  for (index = 1U; index < 6U; ++index)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	2b05      	cmp	r3, #5
 8001a50:	d9ea      	bls.n	8001a28 <XMC_DAC_CH_SetPattern+0x5c>
  {
    temp |= (uint32_t)data[index + 6U] << (index * XMC_DAC_DAC0PATL_PAT_BITSIZE);
  }
  dac->DACPAT[channel].high = temp;
 8001a52:	7afb      	ldrb	r3, [r7, #11]
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	3304      	adds	r3, #4
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	4413      	add	r3, r2
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	605a      	str	r2, [r3, #4]
}
 8001a60:	371c      	adds	r7, #28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop

08001a6c <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	70fb      	strb	r3, [r7, #3]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8001a7c:	78fb      	ldrb	r3, [r7, #3]
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	78fb      	ldrb	r3, [r7, #3]
 8001a86:	089b      	lsrs	r3, r3, #2
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3204      	adds	r2, #4
 8001a90:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	f003 0303 	and.w	r3, r3, #3
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	23f8      	movs	r3, #248	; 0xf8
 8001aa0:	408b      	lsls	r3, r1
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	ea02 0103 	and.w	r1, r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	1d02      	adds	r2, r0, #4
 8001aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8001ab0:	78fb      	ldrb	r3, [r7, #3]
 8001ab2:	089b      	lsrs	r3, r3, #2
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	78fb      	ldrb	r3, [r7, #3]
 8001aba:	089b      	lsrs	r3, r3, #2
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3204      	adds	r2, #4
 8001ac4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001ac8:	78bb      	ldrb	r3, [r7, #2]
 8001aca:	78f9      	ldrb	r1, [r7, #3]
 8001acc:	f001 0103 	and.w	r1, r1, #3
 8001ad0:	00c9      	lsls	r1, r1, #3
 8001ad2:	408b      	lsls	r3, r1
 8001ad4:	ea42 0103 	orr.w	r1, r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	1d02      	adds	r2, r0, #4
 8001adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop

08001aec <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001afe:	b2db      	uxtb	r3, r3
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <XMC_I2C_CH_InitEx>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/
/* Initializes the USIC channel by setting the data format, slave address, baudrate, transfer buffer */
void XMC_I2C_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config, bool init_brg)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	4613      	mov	r3, r2
 8001b38:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 f9a2 	bl	8001e84 <XMC_USIC_CH_Enable>

  /* Data format configuration */
  channel->SCTR = ((uint32_t)TRANSMISSION_MODE << (uint32_t)USIC_CH_SCTR_TRM_Pos) | /* Transmision mode */
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4a11      	ldr	r2, [pc, #68]	; (8001b88 <XMC_I2C_CH_InitEx+0x5c>)
 8001b44:	635a      	str	r2, [r3, #52]	; 0x34
                  ((uint32_t)WORDLENGTH << (uint32_t)USIC_CH_SCTR_WLE_Pos) | /* 8 data bits */
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	88db      	ldrh	r3, [r3, #6]
 8001b4a:	68f8      	ldr	r0, [r7, #12]
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f000 f81d 	bl	8001b8c <XMC_I2C_CH_SetSlaveAddress>

  if (init_brg)
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d008      	beq.n	8001b6a <XMC_I2C_CH_InitEx+0x3e>
  {
    (void)XMC_I2C_CH_SetBaudrateEx(channel, config->baudrate, config->normal_divider_mode);
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	791b      	ldrb	r3, [r3, #4]
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	4611      	mov	r1, r2
 8001b64:	461a      	mov	r2, r3
 8001b66:	f000 f83b 	bl	8001be0 <XMC_I2C_CH_SetBaudrateEx>
  }


  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001b70:	639a      	str	r2, [r3, #56]	; 0x38

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Disable parity generation */
  channel->CCR = 0x0U;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	073f0303 	.word	0x073f0303

08001b8c <XMC_I2C_CH_SetSlaveAddress>:

/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 8001b9e:	f5b3 4ff0 	cmp.w	r3, #30720	; 0x7800
 8001ba2:	d10e      	bne.n	8001bc2 <XMC_I2C_CH_SetSlaveAddress+0x36>
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba8:	0c1b      	lsrs	r3, r3, #16
 8001baa:	041b      	lsls	r3, r3, #16
 8001bac:	887a      	ldrh	r2, [r7, #2]
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	431a      	orrs	r2, r3
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
 8001bb2:	887b      	ldrh	r3, [r7, #2]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	f403 437e 	and.w	r3, r3, #65024	; 0xfe00
 8001bba:	431a      	orrs	r2, r3
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001bc0:	e008      	b.n	8001bd4 <XMC_I2C_CH_SetSlaveAddress+0x48>
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc6:	0c1b      	lsrs	r3, r3, #16
 8001bc8:	041b      	lsls	r3, r3, #16
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
 8001bca:	887a      	ldrh	r2, [r7, #2]
 8001bcc:	0212      	lsls	r2, r2, #8
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	63da      	str	r2, [r3, #60]	; 0x3c
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
  }
}
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop

08001be0 <XMC_I2C_CH_SetBaudrateEx>:
  return status;
}

/* Sets the baudrate and oversampling based on standard speed or fast speed */
XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, uint32_t rate, bool normal_divider_mode)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	4613      	mov	r3, r2
 8001bec:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_STATUS_t status;

  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	4a20      	ldr	r2, [pc, #128]	; (8001c74 <XMC_I2C_CH_SetBaudrateEx+0x94>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d819      	bhi.n	8001c2a <XMC_I2C_CH_SetBaudrateEx+0x4a>
  {
    channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d008      	beq.n	8001c1a <XMC_I2C_CH_SetBaudrateEx+0x3a>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	220a      	movs	r2, #10
 8001c10:	f000 f9f6 	bl	8002000 <XMC_USIC_CH_SetBaudrateEx>
 8001c14:	4603      	mov	r3, r0
 8001c16:	75fb      	strb	r3, [r7, #23]
 8001c18:	e027      	b.n	8001c6a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	220a      	movs	r2, #10
 8001c20:	f000 f97c 	bl	8001f1c <XMC_USIC_CH_SetBaudrate>
 8001c24:	4603      	mov	r3, r0
 8001c26:	75fb      	strb	r3, [r7, #23]
 8001c28:	e01f      	b.n	8001c6a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <XMC_I2C_CH_SetBaudrateEx+0x98>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d819      	bhi.n	8001c66 <XMC_I2C_CH_SetBaudrateEx+0x86>
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c36:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d008      	beq.n	8001c56 <XMC_I2C_CH_SetBaudrateEx+0x76>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	2219      	movs	r2, #25
 8001c4c:	f000 f9d8 	bl	8002000 <XMC_USIC_CH_SetBaudrateEx>
 8001c50:	4603      	mov	r3, r0
 8001c52:	75fb      	strb	r3, [r7, #23]
 8001c54:	e009      	b.n	8001c6a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	2219      	movs	r2, #25
 8001c5c:	f000 f95e 	bl	8001f1c <XMC_USIC_CH_SetBaudrate>
 8001c60:	4603      	mov	r3, r0
 8001c62:	75fb      	strb	r3, [r7, #23]
 8001c64:	e001      	b.n	8001c6a <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	75fb      	strb	r3, [r7, #23]
  }

  return (XMC_I2C_CH_STATUS_t)status;
 8001c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	000186a0 	.word	0x000186a0
 8001c78:	00061a80 	.word	0x00061a80

08001c7c <XMC_I2C_CH_MasterStart>:

/* Sends master start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	707b      	strb	r3, [r7, #1]
  uint32_t temp;

  temp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_START;
 8001c8c:	887b      	ldrh	r3, [r7, #2]
 8001c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 8001c96:	787b      	ldrb	r3, [r7, #1]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d103      	bne.n	8001ca4 <XMC_I2C_CH_MasterStart+0x28>
  {
    temp |= 0x1U;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001caa:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d110      	bne.n	8001cd4 <XMC_I2C_CH_MasterStart+0x58>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001cb2:	bf00      	nop
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff ff19 	bl	8001aec <XMC_USIC_CH_GetTransmitBufferStatus>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b80      	cmp	r3, #128	; 0x80
 8001cbe:	d0f9      	beq.n	8001cb4 <XMC_I2C_CH_MasterStart+0x38>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc6:	f7ff ff21 	bl	8001b0c <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = temp;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001cd2:	e003      	b.n	8001cdc <XMC_I2C_CH_MasterStart+0x60>
  }
  else
  {
    channel->IN[0U] = temp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop

08001ce4 <XMC_I2C_CH_MasterStop>:
  }
}

/* Sends master stop command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cf2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d111      	bne.n	8001d1e <XMC_I2C_CH_MasterStop+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001cfa:	bf00      	nop
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff fef5 	bl	8001aec <XMC_USIC_CH_GetTransmitBufferStatus>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b80      	cmp	r3, #128	; 0x80
 8001d06:	d0f9      	beq.n	8001cfc <XMC_I2C_CH_MasterStop+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d0e:	f7ff fefd 	bl	8001b0c <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001d18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001d1c:	e004      	b.n	8001d28 <XMC_I2C_CH_MasterStop+0x44>
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001d24:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop

08001d30 <XMC_I2C_CH_MasterTransmit>:

/* Sends master send command along with data to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d42:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d110      	bne.n	8001d6c <XMC_I2C_CH_MasterTransmit+0x3c>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001d4a:	bf00      	nop
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff fecd 	bl	8001aec <XMC_USIC_CH_GetTransmitBufferStatus>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b80      	cmp	r3, #128	; 0x80
 8001d56:	d0f9      	beq.n	8001d4c <XMC_I2C_CH_MasterTransmit+0x1c>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5e:	f7ff fed5 	bl	8001b0c <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001d62:	78fa      	ldrb	r2, [r7, #3]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001d6a:	e003      	b.n	8001d74 <XMC_I2C_CH_MasterTransmit+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001d6c:	78fa      	ldrb	r2, [r7, #3]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop

08001d7c <XMC_I2C_CH_MasterReceiveAck>:
  }
}

/* Sends master receive ack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d8a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d111      	bne.n	8001db6 <XMC_I2C_CH_MasterReceiveAck+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001d92:	bf00      	nop
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff fea9 	bl	8001aec <XMC_USIC_CH_GetTransmitBufferStatus>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b80      	cmp	r3, #128	; 0x80
 8001d9e:	d0f9      	beq.n	8001d94 <XMC_I2C_CH_MasterReceiveAck+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001da6:	f7ff feb1 	bl	8001b0c <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001db4:	e004      	b.n	8001dc0 <XMC_I2C_CH_MasterReceiveAck+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dbc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop

08001dc8 <XMC_I2C_CH_MasterReceiveNack>:

/* Sends master receive nack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001dd6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d111      	bne.n	8001e02 <XMC_I2C_CH_MasterReceiveNack+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001dde:	bf00      	nop
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff fe83 	bl	8001aec <XMC_USIC_CH_GetTransmitBufferStatus>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b80      	cmp	r3, #128	; 0x80
 8001dea:	d0f9      	beq.n	8001de0 <XMC_I2C_CH_MasterReceiveNack+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001df2:	f7ff fe8b 	bl	8001b0c <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001e00:	e004      	b.n	8001e0c <XMC_I2C_CH_MasterReceiveNack+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001e08:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop

08001e14 <XMC_I2C_CH_GetReceivedData>:

/* Reads the data from RBUF if FIFO size is 0 otherwise from OUTR. */
uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint8_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001e22:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d103      	bne.n	8001e32 <XMC_I2C_CH_GetReceivedData+0x1e>
  {
    retval = (uint8_t)channel->RBUF;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e2e:	73fb      	strb	r3, [r7, #15]
 8001e30:	e003      	b.n	8001e3a <XMC_I2C_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint8_t)channel->OUTR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001e38:	73fb      	strb	r3, [r7, #15]
  }

  return retval;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <XMC_I2C_CH_DisableEvent>:
  channel->CCR |= (event & 0x1fc00U);
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
}

void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event & 0x1fc00U);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	401a      	ands	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_IICMode &= (uint32_t)~((event) & 0x41fc0000U);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e68:	6839      	ldr	r1, [r7, #0]
 8001e6a:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <XMC_I2C_CH_DisableEvent+0x38>)
 8001e6c:	400b      	ands	r3, r1
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	401a      	ands	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	41fc0000 	.word	0x41fc0000

08001e84 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a1a      	ldr	r2, [pc, #104]	; (8001ef8 <XMC_USIC_CH_Enable+0x74>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d003      	beq.n	8001e9c <XMC_USIC_CH_Enable+0x18>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a19      	ldr	r2, [pc, #100]	; (8001efc <XMC_USIC_CH_Enable+0x78>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d103      	bne.n	8001ea4 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 8001e9c:	4818      	ldr	r0, [pc, #96]	; (8001f00 <XMC_USIC_CH_Enable+0x7c>)
 8001e9e:	f000 f9f1 	bl	8002284 <XMC_USIC_Enable>
 8001ea2:	e016      	b.n	8001ed2 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a17      	ldr	r2, [pc, #92]	; (8001f04 <XMC_USIC_CH_Enable+0x80>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d003      	beq.n	8001eb4 <XMC_USIC_CH_Enable+0x30>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a16      	ldr	r2, [pc, #88]	; (8001f08 <XMC_USIC_CH_Enable+0x84>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d103      	bne.n	8001ebc <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8001eb4:	4815      	ldr	r0, [pc, #84]	; (8001f0c <XMC_USIC_CH_Enable+0x88>)
 8001eb6:	f000 f9e5 	bl	8002284 <XMC_USIC_Enable>
 8001eba:	e00a      	b.n	8001ed2 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a14      	ldr	r2, [pc, #80]	; (8001f10 <XMC_USIC_CH_Enable+0x8c>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d003      	beq.n	8001ecc <XMC_USIC_CH_Enable+0x48>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a13      	ldr	r2, [pc, #76]	; (8001f14 <XMC_USIC_CH_Enable+0x90>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d102      	bne.n	8001ed2 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 8001ecc:	4812      	ldr	r0, [pc, #72]	; (8001f18 <XMC_USIC_CH_Enable+0x94>)
 8001ece:	f000 f9d9 	bl	8002284 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 8001ed8:	bf00      	nop
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f9      	beq.n	8001eda <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eea:	f023 020f 	bic.w	r2, r3, #15
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40030000 	.word	0x40030000
 8001efc:	40030200 	.word	0x40030200
 8001f00:	40030008 	.word	0x40030008
 8001f04:	48020000 	.word	0x48020000
 8001f08:	48020200 	.word	0x48020200
 8001f0c:	48020008 	.word	0x48020008
 8001f10:	48024000 	.word	0x48024000
 8001f14:	48024200 	.word	0x48024200
 8001f18:	48024008 	.word	0x48024008

08001f1c <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08e      	sub	sp, #56	; 0x38
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]

  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	2b63      	cmp	r3, #99	; 0x63
 8001f2c:	d95a      	bls.n	8001fe4 <XMC_USIC_CH_SetBaudrate+0xc8>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d057      	beq.n	8001fe4 <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 8001f34:	f7fe ff1a 	bl	8000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	4b2f      	ldr	r3, [pc, #188]	; (8001ff8 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8001f3c:	fba3 2302 	umull	r2, r3, r3, r2
 8001f40:	095b      	lsrs	r3, r3, #5
 8001f42:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	4a2c      	ldr	r2, [pc, #176]	; (8001ff8 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	095b      	lsrs	r3, r3, #5
 8001f4e:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1024U;
 8001f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f54:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 8001f56:	2301      	movs	r3, #1
 8001f58:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 8001f5a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 8001f60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f64:	633b      	str	r3, [r7, #48]	; 0x30
 8001f66:	e022      	b.n	8001fae <XMC_USIC_CH_SetBaudrate+0x92>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f6c:	fb02 f203 	mul.w	r2, r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	fb01 f303 	mul.w	r3, r1, r3
 8001f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7c:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	0a9b      	lsrs	r3, r3, #10
 8001f82:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f8a:	617b      	str	r3, [r7, #20]

      if ((pdiv_int <= 1024U) && (pdiv_frac < pdiv_frac_min))
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f92:	d809      	bhi.n	8001fa8 <XMC_USIC_CH_SetBaudrate+0x8c>
 8001f94:	697a      	ldr	r2, [r7, #20]
 8001f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d205      	bcs.n	8001fa8 <XMC_USIC_CH_SetBaudrate+0x8c>
      {
        pdiv_frac_min = pdiv_frac;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa6:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1024U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 8001fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001faa:	3b01      	subs	r3, #1
 8001fac:	633b      	str	r3, [r7, #48]	; 0x30
 8001fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1d9      	bne.n	8001f68 <XMC_USIC_CH_SetBaudrate+0x4c>
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);
 8001fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb6:	3b01      	subs	r3, #1
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 8001fb8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	; (8001ffc <XMC_USIC_CH_SetBaudrate+0xe0>)
 8001fc6:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	3a01      	subs	r2, #1
 8001fcc:	0292      	lsls	r2, r2, #10
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001fce:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8001fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001fd6:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001fe2:	e002      	b.n	8001fea <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  return status;
 8001fea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3738      	adds	r7, #56	; 0x38
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	51eb851f 	.word	0x51eb851f
 8001ffc:	fc0080ef 	.word	0xfc0080ef

08002000 <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08c      	sub	sp, #48	; 0x30
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 800200c:	f7fe feae 	bl	8000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8002010:	4603      	mov	r3, r0
 8002012:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	fb02 f303 	mul.w	r3, r2, r3
 800201c:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 800201e:	2301      	movs	r3, #1
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 8002022:	6a3a      	ldr	r2, [r7, #32]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	429a      	cmp	r2, r3
 8002028:	dd5f      	ble.n	80020ea <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 800202a:	6a3a      	ldr	r2, [r7, #32]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002032:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 8002034:	e010      	b.n	8002058 <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 8002036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002038:	3301      	adds	r3, #1
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	fb02 f303 	mul.w	r3, r2, r3
 8002044:	461a      	mov	r2, r3
 8002046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002048:	fb03 f302 	mul.w	r3, r3, r2
 800204c:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 800204e:	6a3a      	ldr	r2, [r7, #32]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	fb92 f3f3 	sdiv	r3, r2, r3
 8002056:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 8002058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800205a:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800205e:	4293      	cmp	r3, r2
 8002060:	d8e9      	bhi.n	8002036 <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 8002062:	6a3a      	ldr	r2, [r7, #32]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002068:	fb01 f303 	mul.w	r3, r1, r3
 800206c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800206e:	fb01 f303 	mul.w	r3, r1, r3
 8002072:	fbb2 f3f3 	udiv	r3, r2, r3
 8002076:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 8002078:	6a3a      	ldr	r2, [r7, #32]
 800207a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800207c:	3301      	adds	r3, #1
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	fb01 f303 	mul.w	r3, r1, r3
 8002084:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002086:	fb01 f303 	mul.w	r3, r1, r3
 800208a:	fbb2 f3f3 	udiv	r3, r2, r3
 800208e:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800209a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800209e:	68b9      	ldr	r1, [r7, #8]
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	1acb      	subs	r3, r1, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	bfb8      	it	lt
 80020a8:	425b      	neglt	r3, r3
 80020aa:	429a      	cmp	r2, r3
 80020ac:	da02      	bge.n	80020b4 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 80020ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b0:	3301      	adds	r3, #1
 80020b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 80020b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b6:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80020ba:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 80020bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020be:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	695a      	ldr	r2, [r3, #20]
 80020ca:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 80020cc:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	3a01      	subs	r2, #1
 80020d2:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 80020d4:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);
 80020d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d8:	3b01      	subs	r3, #1
 80020da:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80020dc:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020e8:	e002      	b.n	80020f0 <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 80020f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3730      	adds	r7, #48	; 0x30
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	fc0080ef 	.word	0xfc0080ef

08002100 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	4613      	mov	r3, r2
 800210e:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002116:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002126:	4b09      	ldr	r3, [pc, #36]	; (800214c <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 8002128:	4013      	ands	r3, r2
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	0211      	lsls	r1, r2, #8
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	4311      	orrs	r1, r2
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 8002132:	79fa      	ldrb	r2, [r7, #7]
 8002134:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8002136:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
 8002138:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	f8ffc0c0 	.word	0xf8ffc0c0

08002150 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002166:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 8002178:	4013      	ands	r3, r2
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	0211      	lsls	r1, r2, #8
 800217e:	68ba      	ldr	r2, [r7, #8]
 8002180:	4311      	orrs	r1, r2
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 8002182:	79fa      	ldrb	r2, [r7, #7]
 8002184:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 8002186:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8002188:	4313      	orrs	r3, r2
 800218a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                               (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	efffc0c0 	.word	0xefffc0c0

080021a4 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_FIFO_SIZE_t size,
    const uint32_t limit)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	460b      	mov	r3, r1
 80021ae:	607a      	str	r2, [r7, #4]
 80021b0:	72fb      	strb	r3, [r7, #11]
  XMC_UNUSED_ARG(size);

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80021b8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
                              (limit << USIC_CH_RBCTR_LIMIT_Pos));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	021b      	lsls	r3, r3, #8
    const XMC_USIC_CH_FIFO_SIZE_t size,
    const uint32_t limit)
{
  XMC_UNUSED_ARG(size);

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 80021c0:	431a      	orrs	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                              (limit << USIC_CH_RBCTR_LIMIT_Pos));
}
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop

080021d4 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	460b      	mov	r3, r1
 80021de:	607a      	str	r2, [r7, #4]
 80021e0:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	699a      	ldr	r2, [r3, #24]
 80021e6:	7afb      	ldrb	r3, [r7, #11]
 80021e8:	2107      	movs	r1, #7
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	401a      	ands	r2, r3
                             (service_request << (uint32_t)interrupt_node));
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80021fa:	431a      	orrs	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	619a      	str	r2, [r3, #24]
                             (service_request << (uint32_t)interrupt_node));
}
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop

0800220c <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	460b      	mov	r3, r1
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	72fb      	strb	r3, [r7, #11]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002220:	7afb      	ldrb	r3, [r7, #11]
 8002222:	2107      	movs	r1, #7
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	401a      	ands	r2, r3
                              (service_request << (uint32_t)interrupt_node));
 800222c:	7afb      	ldrb	r3, [r7, #11]
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8002234:	431a      	orrs	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                              (service_request << (uint32_t)interrupt_node));
}
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop

08002248 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	460b      	mov	r3, r1
 8002252:	607a      	str	r2, [r7, #4]
 8002254:	72fb      	strb	r3, [r7, #11]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800225c:	7afb      	ldrb	r3, [r7, #11]
 800225e:	2107      	movs	r1, #7
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	401a      	ands	r2, r3
                              (service_request << (uint32_t)interrupt_node));
 8002268:	7afb      	ldrb	r3, [r7, #11]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8002270:	431a      	orrs	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                              (service_request << (uint32_t)interrupt_node));
}
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop

08002284 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a18      	ldr	r2, [pc, #96]	; (80022f0 <XMC_USIC_Enable+0x6c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d10c      	bne.n	80022ae <XMC_USIC_Enable+0x2a>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8002294:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002298:	f7fe fd28 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 800229c:	bf00      	nop
 800229e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80022a2:	f7fe fd3f 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f8      	bne.n	800229e <XMC_USIC_Enable+0x1a>
 80022ac:	e01c      	b.n	80022e8 <XMC_USIC_Enable+0x64>
#endif
  }
#if defined(USIC1)
  else if (usic == USIC1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a10      	ldr	r2, [pc, #64]	; (80022f4 <XMC_USIC_Enable+0x70>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d10a      	bne.n	80022cc <XMC_USIC_Enable+0x48>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 80022b6:	4810      	ldr	r0, [pc, #64]	; (80022f8 <XMC_USIC_Enable+0x74>)
 80022b8:	f7fe fd18 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 80022bc:	bf00      	nop
 80022be:	480e      	ldr	r0, [pc, #56]	; (80022f8 <XMC_USIC_Enable+0x74>)
 80022c0:	f7fe fd30 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f9      	bne.n	80022be <XMC_USIC_Enable+0x3a>
 80022ca:	e00d      	b.n	80022e8 <XMC_USIC_Enable+0x64>
#endif
  }
#endif
#if defined(USIC2)
  else if (usic == USIC2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a0b      	ldr	r2, [pc, #44]	; (80022fc <XMC_USIC_Enable+0x78>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d109      	bne.n	80022e8 <XMC_USIC_Enable+0x64>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC2));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 80022d4:	480a      	ldr	r0, [pc, #40]	; (8002300 <XMC_USIC_Enable+0x7c>)
 80022d6:	f7fe fd09 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC2));
 80022da:	bf00      	nop
 80022dc:	4808      	ldr	r0, [pc, #32]	; (8002300 <XMC_USIC_Enable+0x7c>)
 80022de:	f7fe fd21 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1f9      	bne.n	80022dc <XMC_USIC_Enable+0x58>
#endif
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40030008 	.word	0x40030008
 80022f4:	48020008 	.word	0x48020008
 80022f8:	10000080 	.word	0x10000080
 80022fc:	48024008 	.word	0x48024008
 8002300:	10000100 	.word	0x10000100

08002304 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
    const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 800230e:	783b      	ldrb	r3, [r7, #0]
 8002310:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8002314:	b2db      	uxtb	r3, r3
 8002316:	461a      	mov	r2, r3
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
 8002318:	78bb      	ldrb	r3, [r7, #2]
 800231a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800231e:	b2db      	uxtb	r3, r3
 8002320:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 8002322:	4313      	orrs	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 800232e:	78fb      	ldrb	r3, [r7, #3]
 8002330:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002334:	b2db      	uxtb	r3, r3
 8002336:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800233e:	b2db      	uxtb	r3, r3
 8002340:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 8002342:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800234a:	b2db      	uxtb	r3, r3
 800234c:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundEnableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR |= (uint32_t)VADC_G_ARBPR_ASEN2_Msk;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800237e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop

08002394 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundDisableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN2_Msk);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop

080023b8 <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
 80023bc:	2001      	movs	r0, #1
 80023be:	f7fe fc95 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
}
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
#if (UC_SERIES == XMC14)
  XMC_SCU_CLOCK_SetAdcClockSrc(XMC_SCU_CLOCK_ADCCLKSRC_48MHZ);
#endif

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
 80023ce:	f7ff fff3 	bl	80023b8 <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop

08002418 <XMC_VADC_GLOBAL_InputClassInit>:

/* API to Set the Global IClass registers*/
void XMC_VADC_GLOBAL_InputClassInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLASS_t config,
                                    const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	603b      	str	r3, [r7, #0]
 8002424:	4613      	mov	r3, r2
 8002426:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Conversion Type", ((conv_type) <= XMC_VADC_GROUP_CONV_EMUX))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong ICLASS set number", (set_num < XMC_VADC_MAX_ICLASS_SET))

#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  if (conv_type == XMC_VADC_GROUP_CONV_STD )
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d109      	bne.n	8002442 <XMC_VADC_GLOBAL_InputClassInit+0x2a>
  {
#endif
    XMC_UNUSED_ARG(conv_type);
    global_ptr->GLOBICLASS[set_num] = config.globiclass &
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	f240 731f 	movw	r3, #1823	; 0x71f
 8002434:	4013      	ands	r3, r2
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	6839      	ldr	r1, [r7, #0]
 800243a:	3128      	adds	r1, #40	; 0x28
 800243c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002440:	e007      	b.n	8002452 <XMC_VADC_GLOBAL_InputClassInit+0x3a>
                                      (uint32_t)(VADC_GLOBICLASS_CMS_Msk | VADC_GLOBICLASS_STCS_Msk);
#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  }
  else
  {
    global_ptr->GLOBICLASS[set_num] = config.globiclass & (uint32_t)(VADC_GLOBICLASS_CME_Msk | VADC_GLOBICLASS_STCE_Msk);
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	4b05      	ldr	r3, [pc, #20]	; (800245c <XMC_VADC_GLOBAL_InputClassInit+0x44>)
 8002446:	4013      	ands	r3, r2
 8002448:	68fa      	ldr	r2, [r7, #12]
 800244a:	6839      	ldr	r1, [r7, #0]
 800244c:	3128      	adds	r1, #40	; 0x28
 800244e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
#endif
}
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	071f0000 	.word	0x071f0000

08002460 <XMC_VADC_GLOBAL_StartupCalibration>:

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800246e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002478:	2300      	movs	r3, #0
 800247a:	73fb      	strb	r3, [r7, #15]
 800247c:	e017      	b.n	80024ae <XMC_VADC_GLOBAL_StartupCalibration+0x4e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	4a0f      	ldr	r2, [pc, #60]	; (80024c0 <XMC_VADC_GLOBAL_StartupCalibration+0x60>)
 8002482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002486:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800248e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d008      	beq.n	80024a8 <XMC_VADC_GLOBAL_StartupCalibration+0x48>
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8002496:	e000      	b.n	800249a <XMC_VADC_GLOBAL_StartupCalibration+0x3a>
      {
        __NOP();
 8002498:	bf00      	nop
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f7      	bne.n	8002498 <XMC_VADC_GLOBAL_StartupCalibration+0x38>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	3301      	adds	r3, #1
 80024ac:	73fb      	strb	r3, [r7, #15]
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d9e4      	bls.n	800247e <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
  }
#endif
}
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	08005b4c 	.word	0x08005b4c

080024c4 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>:
  global_ptr->GLOBEVNP |= (uint32_t)(node << VADC_GLOBEVNP_REV0NP_Pos);
}

/* API to bind request source event with a service request line */
void XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(XMC_VADC_GLOBAL_t *const global_ptr, XMC_VADC_SR_t sr)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	70fb      	strb	r3, [r7, #3]
  uint32_t node;

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode:Wrong Module Pointer", (global_ptr == VADC))

  if (sr >= XMC_VADC_SR_SHARED_SR0)
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d903      	bls.n	80024de <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1a>
  {
    node = (uint32_t)sr - (uint32_t)XMC_VADC_SR_SHARED_SR0;
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	3b04      	subs	r3, #4
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e001      	b.n	80024e2 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1e>
  }
  else
  {
    node = (uint32_t)sr;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  global_ptr->GLOBEVNP &= ~((uint32_t)VADC_GLOBEVNP_SEV0NP_Msk);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80024e8:	f023 020f 	bic.w	r2, r3, #15
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  global_ptr->GLOBEVNP |= (uint32_t) (node << VADC_GLOBEVNP_SEV0NP_Pos);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <XMC_VADC_GROUP_Init>:

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	6859      	ldr	r1, [r3, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	2300      	movs	r3, #0
 8002520:	f000 f828 	bl	8002574 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	6859      	ldr	r1, [r3, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	2300      	movs	r3, #0
 800252e:	f000 f821 	bl	8002574 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	6899      	ldr	r1, [r3, #8]
 8002538:	2200      	movs	r2, #0
 800253a:	2301      	movs	r3, #1
 800253c:	f000 f81a 	bl	8002574 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	6899      	ldr	r1, [r3, #8]
 8002546:	2201      	movs	r2, #1
 8002548:	2301      	movs	r3, #1
 800254a:	f000 f813 	bl	8002574 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	691a      	ldr	r2, [r3, #16]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  group_ptr->BOUND = config->g_bound;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr, config->emux_config);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	6819      	ldr	r1, [r3, #0]
 8002568:	f7ff fecc 	bl	8002304 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop

08002574 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                   const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8002574:	b480      	push	{r7}
 8002576:	b08d      	sub	sp, #52	; 0x34
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	603b      	str	r3, [r7, #0]
 8002580:	4613      	mov	r3, r2
 8002582:	71fb      	strb	r3, [r7, #7]

  /*
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d113      	bne.n	80025b2 <XMC_VADC_GROUP_InputClassInit+0x3e>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
 800258a:	2308      	movs	r3, #8
 800258c:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
 800258e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
 8002594:	2300      	movs	r3, #0
 8002596:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
 8002598:	231f      	movs	r3, #31
 800259a:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
 800259c:	7a3b      	ldrb	r3, [r7, #8]
 800259e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
 80025a6:	7a7b      	ldrb	r3, [r7, #9]
 80025a8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	76fb      	strb	r3, [r7, #27]
 80025b0:	e013      	b.n	80025da <XMC_VADC_GROUP_InputClassInit+0x66>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
 80025b2:	2318      	movs	r3, #24
 80025b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
 80025b6:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
 80025bc:	2310      	movs	r3, #16
 80025be:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
 80025c0:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
 80025c4:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
 80025c6:	7abb      	ldrb	r3, [r7, #10]
 80025c8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
 80025d0:	7afb      	ldrb	r3, [r7, #11]
 80025d2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	76fb      	strb	r3, [r7, #27]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	3228      	adds	r2, #40	; 0x28
 80025e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e4:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
 80025e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e8:	43db      	mvns	r3, r3
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	4013      	ands	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
 80025f0:	7efa      	ldrb	r2, [r7, #27]
 80025f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	43db      	mvns	r3, r3
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	4013      	ands	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
 8002608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260a:	69fa      	ldr	r2, [r7, #28]
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	3228      	adds	r2, #40	; 0x28
 800261c:	6979      	ldr	r1, [r7, #20]
 800261e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002622:	3734      	adds	r7, #52	; 0x34
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	70fb      	strb	r3, [r7, #3]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800263e:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0303 	bic.w	r3, r3, #3
 8002646:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
 8002648:	78fb      	ldrb	r3, [r7, #3]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop

08002664 <XMC_VADC_GLOBAL_BackgroundInit>:
}
#endif

/* API to initialize background scan request source hardware */
void XMC_VADC_GLOBAL_BackgroundInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_BACKGROUND_CONFIG_t *config)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 800266e:	2300      	movs	r3, #0
 8002670:	75fb      	strb	r3, [r7, #23]
 8002672:	e009      	b.n	8002688 <XMC_VADC_GLOBAL_BackgroundInit+0x24>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	4a39      	ldr	r2, [pc, #228]	; (800275c <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8002678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fe89 	bl	8002394 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002682:	7dfb      	ldrb	r3, [r7, #23]
 8002684:	3301      	adds	r3, #1
 8002686:	75fb      	strb	r3, [r7, #23]
 8002688:	7dfb      	ldrb	r3, [r7, #23]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d9f2      	bls.n	8002674 <XMC_VADC_GLOBAL_BackgroundInit+0x10>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }

  conv_start_mask = (uint32_t) 0;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <XMC_VADC_GLOBAL_BackgroundInit+0x42>
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
 80026a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026a4:	613b      	str	r3, [r7, #16]
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	75fb      	strb	r3, [r7, #23]
 80026aa:	e021      	b.n	80026f0 <XMC_VADC_GLOBAL_BackgroundInit+0x8c>
  {
    reg = g_xmc_vadc_group_array[i]->ARBPR;
 80026ac:	7dfb      	ldrb	r3, [r7, #23]
 80026ae:	4a2b      	ldr	r2, [pc, #172]	; (800275c <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026b8:	60fb      	str	r3, [r7, #12]

    reg &= ~(uint32_t)(VADC_G_ARBPR_PRIO2_Msk);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c0:	60fb      	str	r3, [r7, #12]

    /* Program the priority of the request source */
    reg |= (uint32_t)((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO2_Pos);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]

    /* Program the start mode */
    reg |= conv_start_mask;
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]

    g_xmc_vadc_group_array[i]->ARBPR = reg;
 80026dc:	7dfb      	ldrb	r3, [r7, #23]
 80026de:	4a1f      	ldr	r2, [pc, #124]	; (800275c <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 80026e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 80026ea:	7dfb      	ldrb	r3, [r7, #23]
 80026ec:	3301      	adds	r3, #1
 80026ee:	75fb      	strb	r3, [r7, #23]
 80026f0:	7dfb      	ldrb	r3, [r7, #23]
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d9da      	bls.n	80026ac <XMC_VADC_GLOBAL_BackgroundInit+0x48>

  }
#endif

  /* program BRSCTRL register */
  global_ptr->BRSCTRL = (uint32_t)(config->asctrl | (uint32_t)VADC_BRSCTRL_XTWC_Msk | (uint32_t)VADC_BRSCTRL_GTWC_Msk);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* program BRSMR register */
  global_ptr->BRSMR = (uint32_t)((config->asmr) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_BRSMR_ENGT_Pos));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f043 0201 	orr.w	r2, r3, #1
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode))
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d107      	bne.n	8002734 <XMC_VADC_GLOBAL_BackgroundInit+0xd0>
  {
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800272a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002734:	2300      	movs	r3, #0
 8002736:	75fb      	strb	r3, [r7, #23]
 8002738:	e009      	b.n	800274e <XMC_VADC_GLOBAL_BackgroundInit+0xea>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 800273a:	7dfb      	ldrb	r3, [r7, #23]
 800273c:	4a07      	ldr	r2, [pc, #28]	; (800275c <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 800273e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fe14 	bl	8002370 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002748:	7dfb      	ldrb	r3, [r7, #23]
 800274a:	3301      	adds	r3, #1
 800274c:	75fb      	strb	r3, [r7, #23]
 800274e:	7dfb      	ldrb	r3, [r7, #23]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d9f2      	bls.n	800273a <XMC_VADC_GLOBAL_BackgroundInit+0xd6>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
#endif

}
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	08005b4c 	.word	0x08005b4c

08002760 <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                const XMC_VADC_CHANNEL_CONFIG_t *config)
{
 8002760:	b480      	push	{r7}
 8002762:	b089      	sub	sp, #36	; 0x24
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  prio  = (uint32_t)config->channel_priority;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7a1b      	ldrb	r3, [r3, #8]
 8002770:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002778:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2201      	movs	r2, #1
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	4013      	ands	r3, r2
 8002788:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	7a5b      	ldrb	r3, [r3, #9]
 80027a4:	b25b      	sxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	db29      	blt.n	80027fe <XMC_VADC_GROUP_ChannelInit+0x9e>
  {
    mask = (uint32_t)0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d10a      	bne.n	80027ca <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
 80027b4:	2308      	movs	r3, #8
 80027b6:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80027be:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80027c8:	e00c      	b.n	80027e4 <XMC_VADC_GROUP_ChannelInit+0x84>
    }
    else if ((uint32_t)0 == ch_num)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <XMC_VADC_GROUP_ChannelInit+0x84>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
 80027d0:	2300      	movs	r3, #0
 80027d2:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80027da:	f023 021f 	bic.w	r2, r3, #31
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	7a52      	ldrb	r2, [r2, #9]
 80027ee:	b251      	sxtb	r1, r2
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	431a      	orrs	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }

  group_ptr->BFL |= config->bfl;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	431a      	orrs	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6819      	ldr	r1, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	3280      	adds	r2, #128	; 0x80
 800281a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 800281e:	3724      	adds	r7, #36	; 0x24
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <_sbrk+0x5c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d102      	bne.n	800283e <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8002838:	4b12      	ldr	r3, [pc, #72]	; (8002884 <_sbrk+0x5c>)
 800283a:	4a13      	ldr	r2, [pc, #76]	; (8002888 <_sbrk+0x60>)
 800283c:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <_sbrk+0x5c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3303      	adds	r3, #3
 8002848:	f023 0303 	bic.w	r3, r3, #3
 800284c:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 800284e:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <_sbrk+0x5c>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	4a0d      	ldr	r2, [pc, #52]	; (800288c <_sbrk+0x64>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d207      	bcs.n	800286c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 800285c:	4b09      	ldr	r3, [pc, #36]	; (8002884 <_sbrk+0x5c>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4413      	add	r3, r2
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <_sbrk+0x5c>)
 8002866:	6013      	str	r3, [r2, #0]
    return (base);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	e006      	b.n	800287a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 800286c:	f002 fa3a 	bl	8004ce4 <__errno>
 8002870:	4602      	mov	r2, r0
 8002872:	230c      	movs	r3, #12
 8002874:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800287a:	4618      	mov	r0, r3
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000374 	.word	0x20000374
 8002888:	200003b0 	.word	0x200003b0
 800288c:	2000ffc0 	.word	0x2000ffc0

08002890 <_init>:

/* Init */
void _init(void)
{}
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	db0c      	blt.n	80028c8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ae:	4909      	ldr	r1, [pc, #36]	; (80028d4 <__NVIC_ClearPendingIRQ+0x38>)
 80028b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	79fa      	ldrb	r2, [r7, #7]
 80028b8:	f002 021f 	and.w	r2, r2, #31
 80028bc:	2001      	movs	r0, #1
 80028be:	fa00 f202 	lsl.w	r2, r0, r2
 80028c2:	3360      	adds	r3, #96	; 0x60
 80028c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000e100 	.word	0xe000e100

080028d8 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	401a      	ands	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	641a      	str	r2, [r3, #64]	; 0x40
}
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop

080028fc <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002908:	b2db      	uxtb	r3, r3
 800290a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800290e:	b2db      	uxtb	r3, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	43db      	mvns	r3, r3
 8002954:	401a      	ands	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop

08002968 <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297a:	2b00      	cmp	r3, #0
 800297c:	bf14      	ite	ne
 800297e:	2301      	movne	r3, #1
 8002980:	2300      	moveq	r3, #0
 8002982:	b2db      	uxtb	r3, r3
}
 8002984:	4618      	mov	r0, r3
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800299e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	bf14      	ite	ne
 80029a6:	2301      	movne	r3, #1
 80029a8:	2300      	moveq	r3, #0
 80029aa:	b2db      	uxtb	r3, r3
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	43db      	mvns	r3, r3
 80029cc:	401a      	ands	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop

080029e0 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	bf14      	ite	ne
 80029f6:	2301      	movne	r3, #1
 80029f8:	2300      	moveq	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	431a      	orrs	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <I2C_MASTER_SetRXFIFOTriggerLimit>:
 *
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t size,
		                                              const uint32_t limit)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL));
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	4610      	mov	r0, r2
 8002a56:	4619      	mov	r1, r3
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	f7ff fba3 	bl	80021a4 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
}
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <I2C_MASTER_IsTXFIFOFull>:
 *  }
 * }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsTXFIFOFull(const I2C_MASTER_t* const handle)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsTXFIFOFull: invalid handle", (handle != NULL));
  return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff ff79 	bl	8002968 <XMC_USIC_CH_TXFIFO_IsFull>
 8002a76:	4603      	mov	r3, r0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <I2C_MASTER_IsRXFIFOEmpty>:
 *   }
 *  }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsRXFIFOEmpty(const I2C_MASTER_t* const handle)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsRXFIFOEmpty: invalid handle", (handle != NULL));
  return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ffa7 	bl	80029e0 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8002a92:	4603      	mov	r3, r0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <I2C_MASTER_GetReceivedByte>:
 * @endcode
 *
 */
/* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
__STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL));
  return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff f9b3 	bl	8001e14 <XMC_I2C_CH_GetReceivedData>
 8002aae:	4603      	mov	r3, r0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <I2C_MASTER_TransmitByte>:
 *    }
 *  }
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	78fb      	ldrb	r3, [r7, #3]
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	f7ff f92f 	bl	8001d30 <XMC_I2C_CH_MasterTransmit>
}
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <I2C_MASTER_DisableEvent>:
 *  }
 * @endcode
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL));
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	6839      	ldr	r1, [r7, #0]
 8002aea:	f7ff f9ad 	bl	8001e48 <XMC_I2C_CH_DisableEvent>
}
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <I2C_MASTER_ReceiveACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff f93b 	bl	8001d7c <XMC_I2C_CH_MasterReceiveAck>
}
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <I2C_MASTER_ReceiveNACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff f955 	bl	8001dc8 <XMC_I2C_CH_MasterReceiveNack>
}
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <I2C_MASTER_SendStop>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL));
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	2110      	movs	r1, #16
 8002b34:	f7ff ff74 	bl	8002a20 <XMC_I2C_CH_ClearStatusFlag>
  XMC_I2C_CH_MasterStop(handle->channel);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff f8d1 	bl	8001ce4 <XMC_I2C_CH_MasterStop>
}
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <calculate_minfifosize>:
 */
void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle);

#if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1))
static uint32_t calculate_minfifosize(uint32_t a, uint32_t b)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t result;

  if (a < b)
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d202      	bcs.n	8002b60 <calculate_minfifosize+0x18>
  {
    result = a;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e001      	b.n	8002b64 <calculate_minfifosize+0x1c>
  }
  else
  {
    result = b;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	60fb      	str	r3, [r7, #12]
  }
  return (result);
 8002b64:	68fb      	ldr	r3, [r7, #12]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop

08002b74 <I2C_MASTER_Init>:
  return (version);
}

/* Function to initialize the USIC Channel with GUI configured values.*/
I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  I2C_MASTER_STATUS_t status;

  if (handle != NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d006      	beq.n	8002b90 <I2C_MASTER_Init+0x1c>
  {
    /*Initialize the multiplexers required for I2C_MASTER configuration*/
    handle->config->fptr_i2c_config();
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	4798      	blx	r3

    status = I2C_MASTER_STATUS_SUCCESS;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	73fb      	strb	r3, [r7, #15]
 8002b8e:	e001      	b.n	8002b94 <I2C_MASTER_Init+0x20>
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8002b90:	2301      	movs	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop

08002ba0 <I2C_MASTER_GetFlagStatus>:

/* Function to get flag status of the requested parameter */
uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t status;

  status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff ff2a 	bl	8002a08 <XMC_I2C_CH_GetStatusFlag>
 8002bb4:	60f8      	str	r0, [r7, #12]

  return (status & flagtype);
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	4013      	ands	r3, r2
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <I2C_MASTER_ClearFlag>:

/* Function to clear flag status of the requested parameter */
void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	6839      	ldr	r1, [r7, #0]
 8002bd6:	f7ff ff23 	bl	8002a20 <XMC_I2C_CH_ClearStatusFlag>
}
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <I2C_MASTER_TransmitHandler>:
 *  @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 *  @return void
 */
void I2C_MASTER_TransmitHandler(I2C_MASTER_t * const handle)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	60bb      	str	r3, [r7, #8]
  fifo_min = 0U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]

  /* check if any error flag is set */
  if (I2C_MASTER_GetFlagStatus(handle, ((uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED |
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8002bf8:	f7ff ffd2 	bl	8002ba0 <I2C_MASTER_GetFlagStatus>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d011      	beq.n	8002c26 <I2C_MASTER_TransmitHandler+0x46>
                                        (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST |
                                        (uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR |
                    (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
  {
    /* Disable the transmit events */
    XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002c0c:	f7ff fe98 	bl	8002940 <XMC_USIC_CH_TXFIFO_DisableEvent>
    XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c1a:	f7ff fe5d 	bl	80028d8 <XMC_USIC_CH_DisableEvent>

    I2C_MASTER_ProtocolHandler(handle);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 fa96 	bl	8003150 <I2C_MASTER_ProtocolHandler>
 8002c24:	e105      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
  else
  {
/***********************************************************************************************************************
  Direction = Transmit, Tx FIFO enabled
***********************************************************************************************************************/
  if (ptr_runtime->direction == (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 8082 	bne.w	8002d34 <I2C_MASTER_TransmitHandler+0x154>
  {
    if (handle->config->txFIFO_size > 0)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d05a      	beq.n	8002cf2 <I2C_MASTER_TransmitHandler+0x112>
    {
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d22e      	bcs.n	8002ca6 <I2C_MASTER_TransmitHandler+0xc6>
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002c4e:	f7ff ff43 	bl	8002ad8 <I2C_MASTER_DisableEvent>
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002c5c:	f7ff fe5e 	bl	800291c <XMC_USIC_CH_TXFIFO_EnableEvent>
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002c60:	e017      	b.n	8002c92 <I2C_MASTER_TransmitHandler+0xb2>
        {
          /* transmit each byte till index reaches to the last byte */
          if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d20f      	bcs.n	8002c8e <I2C_MASTER_TransmitHandler+0xae>
          {
            /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
            I2C_MASTER_TransmitByte(handle, (uint8_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	4413      	add	r3, r2
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f7ff ff1b 	bl	8002ab8 <I2C_MASTER_TransmitByte>
            ptr_runtime->tx_data_index++;
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	60da      	str	r2, [r3, #12]
 8002c8c:	e001      	b.n	8002c92 <I2C_MASTER_TransmitHandler+0xb2>
          }
          else
          {
            break;
 8002c8e:	bf00      	nop
 8002c90:	e0cf      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff fee6 	bl	8002a64 <I2C_MASTER_IsTXFIFOFull>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f083 0301 	eor.w	r3, r3, #1
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1de      	bne.n	8002c62 <I2C_MASTER_TransmitHandler+0x82>
 8002ca4:	e0c5      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
        } /* end of while */
      }
      else
      {
        /* if index is reached to last byte and "bus acquired" flag is set to true, then issue Send Stop */
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002cb0:	f7ff fe46 	bl	8002940 <XMC_USIC_CH_TXFIFO_DisableEvent>
      NVIC_ClearPendingIRQ(handle->config->tx_irqn);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cbc:	b25b      	sxtb	r3, r3
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff fdec 	bl	800289c <__NVIC_ClearPendingIRQ>

      /*make sure data is transmitted in FIFO*/
        while (!XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel)){}
 8002cc4:	bf00      	nop
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fe60 	bl	8002990 <XMC_USIC_CH_TXFIFO_IsEmpty>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	f083 0301 	eor.w	r3, r3, #1
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1f4      	bne.n	8002cc6 <I2C_MASTER_TransmitHandler+0xe6>

          if (ptr_runtime->bus_acquired == true)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80a4 	beq.w	8002e32 <I2C_MASTER_TransmitHandler+0x252>
          {
            I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f8a4 	bl	8002e38 <I2C_MASTER_lSendStop_JumpTo_TxCallback>
 8002cf0:	e09f      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
    Direction = transmit and Tx FIFO disabled
***********************************************************************************************************************/
    else
    {
      /* transmit each byte till the last byte */
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d20f      	bcs.n	8002d1e <I2C_MASTER_TransmitHandler+0x13e>
      {
        I2C_MASTER_TransmitByte(handle, ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	4413      	add	r3, r2
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	f7ff fed3 	bl	8002ab8 <I2C_MASTER_TransmitByte>
        ptr_runtime->tx_data_index++;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
 8002d1c:	e089      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
      }
      else
      {
        /* if index reaches last byte and bus_acquired flag is set to true, issue send stop */
        if (ptr_runtime->bus_acquired == true)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f000 8083 	beq.w	8002e32 <I2C_MASTER_TransmitHandler+0x252>
        {
          I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f883 	bl	8002e38 <I2C_MASTER_lSendStop_JumpTo_TxCallback>
 8002d32:	e07e      	b.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
/***********************************************************************************************************************
  Direction = Receive, Tx, Rx FIFO enabled.
  Minimum FIFO value is calculated by comparing Tx FIFO and Rx FIFO size.
  If Rx FIFO is not enabled, default size of 2 is considered.
***********************************************************************************************************************/
    if (handle->config->txFIFO_size > 0)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d054      	beq.n	8002dea <I2C_MASTER_TransmitHandler+0x20a>
    {
      if ((handle->config->rxFIFO_size > 0))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d015      	beq.n	8002d78 <I2C_MASTER_TransmitHandler+0x198>
      {
        fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002d54:	461a      	mov	r2, r3
 8002d56:	2301      	movs	r3, #1
 8002d58:	fa03 f202 	lsl.w	r2, r3, r2
                                              ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
***********************************************************************************************************************/
    if (handle->config->txFIFO_size > 0)
    {
      if ((handle->config->rxFIFO_size > 0))
      {
        fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002d64:	4619      	mov	r1, r3
 8002d66:	2301      	movs	r3, #1
 8002d68:	408b      	lsls	r3, r1
 8002d6a:	4610      	mov	r0, r2
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f7ff feeb 	bl	8002b48 <calculate_minfifosize>
 8002d72:	4603      	mov	r3, r0
 8002d74:	73fb      	strb	r3, [r7, #15]
 8002d76:	e001      	b.n	8002d7c <I2C_MASTER_TransmitHandler+0x19c>
                                              ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
      }
      else
      {
        /* if Rx FIFO is disabled, set minimum FIFO size as 2 */
        fifo_min = 2U;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	73fb      	strb	r3, [r7, #15]
      }

      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d86:	f7ff fddb 	bl	8002940 <XMC_USIC_CH_TXFIFO_DisableEvent>

      /* fill the FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002d8a:	e023      	b.n	8002dd4 <I2C_MASTER_TransmitHandler+0x1f4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d21c      	bcs.n	8002dd2 <I2C_MASTER_TransmitHandler+0x1f2>
        {
          /* check for last byte and send_nack is set to true */
          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	1c5a      	adds	r2, r3, #1
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d107      	bne.n	8002db6 <I2C_MASTER_TransmitHandler+0x1d6>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d103      	bne.n	8002db6 <I2C_MASTER_TransmitHandler+0x1d6>
          {
            I2C_MASTER_ReceiveNACK(handle);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff feac 	bl	8002b0c <I2C_MASTER_ReceiveNACK>
 8002db4:	e002      	b.n	8002dbc <I2C_MASTER_TransmitHandler+0x1dc>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff fe9c 	bl	8002af4 <I2C_MASTER_ReceiveACK>
          }
          ptr_runtime->tx_data_index++;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	60da      	str	r2, [r3, #12]

          /*if index reaches fifo size - break*/
          if ((ptr_runtime->tx_data_index) >= fifo_min)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	68da      	ldr	r2, [r3, #12]
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d301      	bcc.n	8002dd4 <I2C_MASTER_TransmitHandler+0x1f4>
          {
            break;
 8002dd0:	e00a      	b.n	8002de8 <I2C_MASTER_TransmitHandler+0x208>
          }
        }
        else
        {
          break;
 8002dd2:	e009      	b.n	8002de8 <I2C_MASTER_TransmitHandler+0x208>
      }

      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);

      /* fill the FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f7ff fe45 	bl	8002a64 <I2C_MASTER_IsTXFIFOFull>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	f083 0301 	eor.w	r3, r3, #1
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1d2      	bne.n	8002d8c <I2C_MASTER_TransmitHandler+0x1ac>
 8002de6:	e017      	b.n	8002e18 <I2C_MASTER_TransmitHandler+0x238>
 8002de8:	e016      	b.n	8002e18 <I2C_MASTER_TransmitHandler+0x238>
   Direction = Receive, Tx FIFO disabled
 **********************************************************************************************************************/
    else
    {
      /* check for last byte and send_nack is set to true */
      if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d107      	bne.n	8002e08 <I2C_MASTER_TransmitHandler+0x228>
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d103      	bne.n	8002e08 <I2C_MASTER_TransmitHandler+0x228>
      {
        I2C_MASTER_ReceiveNACK(handle);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f7ff fe83 	bl	8002b0c <I2C_MASTER_ReceiveNACK>
 8002e06:	e002      	b.n	8002e0e <I2C_MASTER_TransmitHandler+0x22e>
      }
      else
      {
        I2C_MASTER_ReceiveACK(handle);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7ff fe73 	bl	8002af4 <I2C_MASTER_ReceiveACK>
      }
      ptr_runtime->tx_data_index++;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	1c5a      	adds	r2, r3, #1
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	60da      	str	r2, [r3, #12]
    }

/***********************************************************************************************************************
   If last byte, then disable ACK event
 **********************************************************************************************************************/
     if (handle->runtime->tx_data_index == handle->runtime->tx_data_count)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d104      	bne.n	8002e32 <I2C_MASTER_TransmitHandler+0x252>
     {
       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002e2e:	f7ff fe53 	bl	8002ad8 <I2C_MASTER_DisableEvent>
     }
  } /* end of else */
 } /* end of else */
}
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <I2C_MASTER_lSendStop_JumpTo_TxCallback>:

/* Function to issue Send Stop command and jump to callback routine */
static void I2C_MASTER_lSendStop_JumpTo_TxCallback(I2C_MASTER_t *const handle)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	60fb      	str	r3, [r7, #12]

  I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002e4c:	f7ff fe44 	bl	8002ad8 <I2C_MASTER_DisableEvent>

  if (ptr_runtime->send_stop == true)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d106      	bne.n	8002e66 <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x2e>
  {
    ptr_runtime->bus_acquired = false;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    I2C_MASTER_SendStop(handle);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff fe5f 	bl	8002b24 <I2C_MASTER_SendStop>
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8002e66:	bf00      	nop
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fd45 	bl	80028fc <XMC_USIC_CH_GetTransmitBufferStatus>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b80      	cmp	r3, #128	; 0x80
 8002e76:	d0f7      	beq.n	8002e68 <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x30>

  /*All data is transmitted*/
  ptr_runtime->tx_busy = false;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  if (handle->config->tx_cbhandler != NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x5a>
  {
    /*Execute the 'End of transmission' callback function*/
    handle->config->tx_cbhandler();
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	4798      	blx	r3
  }
}
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <I2C_MASTER_ReceiveHandler>:
 * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 * @return void
 */
void I2C_MASTER_ReceiveHandler(I2C_MASTER_t * const handle)
{
 8002e98:	b590      	push	{r4, r7, lr}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_lindex;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	60bb      	str	r3, [r7, #8]
  fifo_lindex = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	73fb      	strb	r3, [r7, #15]

  if (ptr_runtime->rx_busy == true)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 8111 	beq.w	80030da <I2C_MASTER_ReceiveHandler+0x242>
  {
    if (handle->config->rxFIFO_size > 0)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80c7 	beq.w	8003054 <I2C_MASTER_ReceiveHandler+0x1bc>
    {
      /*****************************************************************************************************************
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 8002ec6:	e020      	b.n	8002f0a <I2C_MASTER_ReceiveHandler+0x72>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	18d4      	adds	r4, r2, r3
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff fde2 	bl	8002a9c <I2C_MASTER_GetReceivedByte>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	7023      	strb	r3, [r4, #0]
        ptr_runtime->rx_data_index++;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	1c5a      	adds	r2, r3, #1
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	615a      	str	r2, [r3, #20]

        if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	695a      	ldr	r2, [r3, #20]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d10b      	bne.n	8002f0a <I2C_MASTER_ReceiveHandler+0x72>
        {
          /*Reception complete*/
          ptr_runtime->rx_busy = false;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

            /*Disable both standard receive and alternative receive FIFO events*/
            XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8002f04:	f7ff fd58 	bl	80029b8 <XMC_USIC_CH_RXFIFO_DisableEvent>
                                          (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
                                                     (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));

          break;
 8002f08:	e008      	b.n	8002f1c <I2C_MASTER_ReceiveHandler+0x84>
    if (handle->config->rxFIFO_size > 0)
    {
      /*****************************************************************************************************************
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff fdb8 	bl	8002a80 <I2C_MASTER_IsRXFIFOEmpty>
 8002f10:	4603      	mov	r3, r0
 8002f12:	f083 0301 	eor.w	r3, r3, #1
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1d5      	bne.n	8002ec8 <I2C_MASTER_ReceiveHandler+0x30>
          break;
        }
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	695a      	ldr	r2, [r3, #20]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d277      	bcs.n	8003018 <I2C_MASTER_ReceiveHandler+0x180>
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	691a      	ldr	r2, [r3, #16]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4619      	mov	r1, r3
 8002f36:	f000 f94f 	bl	80031d8 <I2C_MASTER_lReconfigureRxFIFO>

        if ((handle->config->txFIFO_size > 0))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d015      	beq.n	8002f72 <I2C_MASTER_ReceiveHandler+0xda>
        {
          fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002f4e:	461a      	mov	r2, r3
 8002f50:	2301      	movs	r3, #1
 8002f52:	fa03 f202 	lsl.w	r2, r3, r2
                                                    ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));

        if ((handle->config->txFIFO_size > 0))
        {
          fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002f5e:	4619      	mov	r1, r3
 8002f60:	2301      	movs	r3, #1
 8002f62:	408b      	lsls	r3, r1
 8002f64:	4610      	mov	r0, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	f7ff fdee 	bl	8002b48 <calculate_minfifosize>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	73bb      	strb	r3, [r7, #14]
 8002f70:	e001      	b.n	8002f76 <I2C_MASTER_ReceiveHandler+0xde>
                                                    ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
       }
       else
       {
          fifo_min = 2U;
 8002f72:	2302      	movs	r3, #2
 8002f74:	73bb      	strb	r3, [r7, #14]
       }
       /****************************************************************************************************************
         Rx and Tx FIFO enabled
        ***************************************************************************************************************/
        if (handle->config->txFIFO_size > 0)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d033      	beq.n	8002fea <I2C_MASTER_ReceiveHandler+0x152>
        {
          /*Fill the transmit FIFO */
          while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002f82:	e027      	b.n	8002fd4 <I2C_MASTER_ReceiveHandler+0x13c>
          {
            if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d220      	bcs.n	8002fd2 <I2C_MASTER_ReceiveHandler+0x13a>
            {
              if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d107      	bne.n	8002fae <I2C_MASTER_ReceiveHandler+0x116>
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d103      	bne.n	8002fae <I2C_MASTER_ReceiveHandler+0x116>
              {
                I2C_MASTER_ReceiveNACK(handle);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff fdb0 	bl	8002b0c <I2C_MASTER_ReceiveNACK>
 8002fac:	e002      	b.n	8002fb4 <I2C_MASTER_ReceiveHandler+0x11c>
              }
              else
              {
                I2C_MASTER_ReceiveACK(handle);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff fda0 	bl	8002af4 <I2C_MASTER_ReceiveACK>
              }
              ptr_runtime->tx_data_index++;
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	60da      	str	r2, [r3, #12]

              /* if fifo size- break */
              if ((++fifo_lindex) >= fifo_min)
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
 8002fc4:	7bfa      	ldrb	r2, [r7, #15]
 8002fc6:	7bbb      	ldrb	r3, [r7, #14]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d303      	bcc.n	8002fd4 <I2C_MASTER_ReceiveHandler+0x13c>
              {
                fifo_lindex = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	73fb      	strb	r3, [r7, #15]
                break;
 8002fd0:	e00a      	b.n	8002fe8 <I2C_MASTER_ReceiveHandler+0x150>
              }
            }/* end of if(handle->runtime->tx_data_index < handle->runtime->tx_data_count) */
            else
            {
              break;
 8002fd2:	e009      	b.n	8002fe8 <I2C_MASTER_ReceiveHandler+0x150>
         Rx and Tx FIFO enabled
        ***************************************************************************************************************/
        if (handle->config->txFIFO_size > 0)
        {
          /*Fill the transmit FIFO */
          while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff fd45 	bl	8002a64 <I2C_MASTER_IsTXFIFOFull>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f083 0301 	eor.w	r3, r3, #1
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1ce      	bne.n	8002f84 <I2C_MASTER_ReceiveHandler+0xec>
 8002fe6:	e017      	b.n	8003018 <I2C_MASTER_ReceiveHandler+0x180>
 8002fe8:	e016      	b.n	8003018 <I2C_MASTER_ReceiveHandler+0x180>
       /****************************************************************************************************************
          Rx FIFO is enabled, Tx FIFO disabled
       ****************************************************************************************************************/
       else
       {
         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d107      	bne.n	8003008 <I2C_MASTER_ReceiveHandler+0x170>
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d103      	bne.n	8003008 <I2C_MASTER_ReceiveHandler+0x170>
         {
           I2C_MASTER_ReceiveNACK(handle);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff fd83 	bl	8002b0c <I2C_MASTER_ReceiveNACK>
 8003006:	e002      	b.n	800300e <I2C_MASTER_ReceiveHandler+0x176>
         }
         else
         {
           I2C_MASTER_ReceiveACK(handle);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff fd73 	bl	8002af4 <I2C_MASTER_ReceiveACK>
         }

         ptr_runtime->tx_data_index++;
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	1c5a      	adds	r2, r3, #1
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	60da      	str	r2, [r3, #12]
       }
     } /* end of if(ptr_runtime->rx_data_index < ptr_runtime->rx_data_count) */
/***********************************************************************************************************************
     if last byte to receive then disable receive events and jump to callback routine
***********************************************************************************************************************/
     if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	695a      	ldr	r2, [r3, #20]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	429a      	cmp	r2, r3
 8003022:	d15a      	bne.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
     {
       /*Clear both standard receive and alternative receive FIFO events*/
       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 800302e:	f7ff fcc3 	bl	80029b8 <XMC_USIC_CH_RXFIFO_DisableEvent>
                                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));

       /*Disable both standard receive and alternative receive events*/
       XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800303c:	f7ff fc4c 	bl	80028d8 <XMC_USIC_CH_DisableEvent>
                                                            (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

       if (ptr_runtime->bus_acquired == true)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d046      	beq.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
       {
         I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 f847 	bl	80030e0 <I2C_MASTER_lSendStop_JumpTo_RxCallback>
 8003052:	e042      	b.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
/***********************************************************************************************************************
     Rx FIFO disabled
***********************************************************************************************************************/
    else
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	695b      	ldr	r3, [r3, #20]
 800305c:	18d4      	adds	r4, r2, r3
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7ff fd1c 	bl	8002a9c <I2C_MASTER_GetReceivedByte>
 8003064:	4603      	mov	r3, r0
 8003066:	7023      	strb	r3, [r4, #0]
      ptr_runtime->rx_data_index++;
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	615a      	str	r2, [r3, #20]

      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	429a      	cmp	r2, r3
 800307c:	d21d      	bcs.n	80030ba <I2C_MASTER_ReceiveHandler+0x222>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	429a      	cmp	r2, r3
 8003088:	d227      	bcs.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
        {
          /* if receive byte is end of byte and send_nack is true, send to receive Nack otherwise Ack*/
          if (((ptr_runtime->tx_data_index) == (ptr_runtime->tx_data_count - 1U)) && (ptr_runtime->send_nack == true))
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	3b01      	subs	r3, #1
 8003094:	429a      	cmp	r2, r3
 8003096:	d107      	bne.n	80030a8 <I2C_MASTER_ReceiveHandler+0x210>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d103      	bne.n	80030a8 <I2C_MASTER_ReceiveHandler+0x210>
          {
            I2C_MASTER_ReceiveNACK(handle);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7ff fd33 	bl	8002b0c <I2C_MASTER_ReceiveNACK>
 80030a6:	e002      	b.n	80030ae <I2C_MASTER_ReceiveHandler+0x216>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff fd23 	bl	8002af4 <I2C_MASTER_ReceiveACK>
          }
          ptr_runtime->tx_data_index++;
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	60da      	str	r2, [r3, #12]
 80030b8:	e00f      	b.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
        }
      }
      else
      {
        /*Disable both standard receive and alternative receive events*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80030c4:	f7ff fc08 	bl	80028d8 <XMC_USIC_CH_DisableEvent>
                                                             (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));
        if (ptr_runtime->bus_acquired == true)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d002      	beq.n	80030da <I2C_MASTER_ReceiveHandler+0x242>
        {
          I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f803 	bl	80030e0 <I2C_MASTER_lSendStop_JumpTo_RxCallback>
        }
      }
    }
  } /* end of  if(ptr_runtime->rx_busy == true)*/
}
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd90      	pop	{r4, r7, pc}

080030e0 <I2C_MASTER_lSendStop_JumpTo_RxCallback>:

/* Function to issue Send Stop command and jump to receive callback routine */
static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->send_stop == true)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d10f      	bne.n	8003116 <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x36>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 80030f6:	bf00      	nop
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fbfd 	bl	80028fc <XMC_USIC_CH_GetTransmitBufferStatus>
 8003102:	4603      	mov	r3, r0
 8003104:	2b80      	cmp	r3, #128	; 0x80
 8003106:	d0f7      	beq.n	80030f8 <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x18>

    ptr_runtime->bus_acquired = false;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    I2C_MASTER_SendStop(handle);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7ff fd07 	bl	8002b24 <I2C_MASTER_SendStop>
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8003116:	bf00      	nop
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff fbed 	bl	80028fc <XMC_USIC_CH_GetTransmitBufferStatus>
 8003122:	4603      	mov	r3, r0
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d0f7      	beq.n	8003118 <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x38>

  /* Reception complete */
  ptr_runtime->rx_busy = false;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  ptr_runtime->tx_busy = false;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  if (handle->config->rx_cbhandler != NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x6a>
  {
    /*Execute the 'End of reception' callback function*/
    handle->config->rx_cbhandler();
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	4798      	blx	r3
  }
}
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <I2C_MASTER_ProtocolHandler>:
 * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 * @return void
 */
void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t psr_status;

  psr_status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff fc53 	bl	8002a08 <XMC_I2C_CH_GetStatusFlag>
 8003162:	60f8      	str	r0, [r7, #12]

  /* Check for nack event */
  if ((handle->config->nack_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00c      	beq.n	8003188 <I2C_MASTER_ProtocolHandler+0x38>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f003 0320 	and.w	r3, r3, #32
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <I2C_MASTER_ProtocolHandler+0x38>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	2120      	movs	r1, #32
 800317c:	f7ff fd22 	bl	8002bc4 <I2C_MASTER_ClearFlag>
    handle->config->nack_cbhandler();
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	4798      	blx	r3
  }

  /* Check for arbitration lost */
  if ((handle->config->arbitration_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00c      	beq.n	80031ac <I2C_MASTER_ProtocolHandler+0x5c>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003198:	2b00      	cmp	r3, #0
 800319a:	d007      	beq.n	80031ac <I2C_MASTER_ProtocolHandler+0x5c>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	2140      	movs	r1, #64	; 0x40
 80031a0:	f7ff fd10 	bl	8002bc4 <I2C_MASTER_ClearFlag>
    handle->config->arbitration_cbhandler();
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	4798      	blx	r3
  }

  /* Check for error detected */
  if ((handle->config->error_cbhandler != NULL) && (psr_status & ((uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR | (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00d      	beq.n	80031d2 <I2C_MASTER_ProtocolHandler+0x82>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f403 7381 	and.w	r3, r3, #258	; 0x102
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d008      	beq.n	80031d2 <I2C_MASTER_ProtocolHandler+0x82>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031c6:	f7ff fcfd 	bl	8002bc4 <I2C_MASTER_ClearFlag>
    handle->config->error_cbhandler();
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4798      	blx	r3
  }
}
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <I2C_MASTER_lReconfigureRxFIFO>:
 *
 * @return void.
 */

static void I2C_MASTER_lReconfigureRxFIFO(const I2C_MASTER_t * const handle, uint32_t data_size)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80031ea:	461a      	mov	r2, r3
 80031ec:	2301      	movs	r3, #1
 80031ee:	4093      	lsls	r3, r2
 80031f0:	75bb      	strb	r3, [r7, #22]

  if ((handle->config->txFIFO_size > 0))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <I2C_MASTER_lReconfigureRxFIFO+0x38>
  {
    tx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->txFIFO_size);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003206:	461a      	mov	r2, r3
 8003208:	2301      	movs	r3, #1
 800320a:	4093      	lsls	r3, r2
 800320c:	75fb      	strb	r3, [r7, #23]
 800320e:	e001      	b.n	8003214 <I2C_MASTER_lReconfigureRxFIFO+0x3c>
  }
  else
  {
    tx_fifo_size = 1U;
 8003210:	2301      	movs	r3, #1
 8003212:	75fb      	strb	r3, [r7, #23]
  }

  minfifo_value = (uint32_t)(calculate_minfifosize((uint32_t)tx_fifo_size, (uint32_t)rx_fifo_size));
 8003214:	7dfa      	ldrb	r2, [r7, #23]
 8003216:	7dbb      	ldrb	r3, [r7, #22]
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7ff fc94 	bl	8002b48 <calculate_minfifosize>
 8003220:	6138      	str	r0, [r7, #16]

  fifo_limit = (uint8_t)(calculate_minfifosize(data_size, minfifo_value));
 8003222:	6838      	ldr	r0, [r7, #0]
 8003224:	6939      	ldr	r1, [r7, #16]
 8003226:	f7ff fc8f 	bl	8002b48 <calculate_minfifosize>
 800322a:	4603      	mov	r3, r0
 800322c:	73fb      	strb	r3, [r7, #15]

  /* Set the limit value */
  I2C_MASTER_SetRXFIFOTriggerLimit((I2C_MASTER_t *)handle, handle->config->rxFIFO_size, ((uint32_t)fifo_limit - 1U));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003236:	461a      	mov	r2, r3
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	3b01      	subs	r3, #1
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	4611      	mov	r1, r2
 8003240:	461a      	mov	r2, r3
 8003242:	f7ff fbfd 	bl	8002a40 <I2C_MASTER_SetRXFIFOTriggerLimit>
}
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003250:	4b04      	ldr	r3, [pc, #16]	; (8003264 <__NVIC_GetPriorityGrouping+0x18>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003258:	0a1b      	lsrs	r3, r3, #8
}
 800325a:	4618      	mov	r0, r3
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	2b00      	cmp	r3, #0
 8003278:	db0b      	blt.n	8003292 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327a:	4908      	ldr	r1, [pc, #32]	; (800329c <__NVIC_EnableIRQ+0x34>)
 800327c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	79fa      	ldrb	r2, [r7, #7]
 8003284:	f002 021f 	and.w	r2, r2, #31
 8003288:	2001      	movs	r0, #1
 800328a:	fa00 f202 	lsl.w	r2, r0, r2
 800328e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	e000e100 	.word	0xe000e100

080032a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	6039      	str	r1, [r7, #0]
 80032aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	db0a      	blt.n	80032ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b4:	490d      	ldr	r1, [pc, #52]	; (80032ec <__NVIC_SetPriority+0x4c>)
 80032b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	b2d2      	uxtb	r2, r2
 80032be:	0092      	lsls	r2, r2, #2
 80032c0:	b2d2      	uxtb	r2, r2
 80032c2:	440b      	add	r3, r1
 80032c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80032c8:	e00a      	b.n	80032e0 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ca:	4909      	ldr	r1, [pc, #36]	; (80032f0 <__NVIC_SetPriority+0x50>)
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	3b04      	subs	r3, #4
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	0092      	lsls	r2, r2, #2
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	440b      	add	r3, r1
 80032de:	761a      	strb	r2, [r3, #24]
  }
}
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000e100 	.word	0xe000e100
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b089      	sub	sp, #36	; 0x24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f1c3 0307 	rsb	r3, r3, #7
 800330e:	2b06      	cmp	r3, #6
 8003310:	bf28      	it	cs
 8003312:	2306      	movcs	r3, #6
 8003314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3306      	adds	r3, #6
 800331a:	2b06      	cmp	r3, #6
 800331c:	d902      	bls.n	8003324 <NVIC_EncodePriority+0x30>
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3b01      	subs	r3, #1
 8003322:	e000      	b.n	8003326 <NVIC_EncodePriority+0x32>
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	2201      	movs	r2, #1
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	1e5a      	subs	r2, r3, #1
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	401a      	ands	r2, r3
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2101      	movs	r1, #1
 800333e:	fa01 f303 	lsl.w	r3, r1, r3
 8003342:	1e59      	subs	r1, r3, #1
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003348:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 800334a:	4618      	mov	r0, r3
 800334c:	3724      	adds	r7, #36	; 0x24
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop

08003358 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	460b      	mov	r3, r1
 8003362:	70fb      	strb	r3, [r7, #3]
 8003364:	4613      	mov	r3, r2
 8003366:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8003368:	78f8      	ldrb	r0, [r7, #3]
 800336a:	78fb      	ldrb	r3, [r7, #3]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	3306      	adds	r3, #6
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 800337a:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 800337c:	431a      	orrs	r2, r3
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	1d83      	adds	r3, r0, #6
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop

08003394 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	f023 020f 	bic.w	r2, r3, #15
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <XMC_I2C_CH_Init>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_Enable()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_InitEx(channel, config, true);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	6839      	ldr	r1, [r7, #0]
 8003412:	2201      	movs	r2, #1
 8003414:	f7fe fb8a 	bl	8001b2c <XMC_I2C_CH_InitEx>
}
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop

08003420 <XMC_I2C_CH_Start>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_SetMode()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2C);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	2104      	movs	r1, #4
 800342c:	f7ff ffd6 	bl	80033dc <XMC_USIC_CH_SetMode>
}
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop

08003438 <I2C_MASTER_0_disable_io>:
  .baudrate = (uint32_t)(100000U),
  .address  = 0
};

static void I2C_MASTER_0_disable_io(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
 800343c:	4805      	ldr	r0, [pc, #20]	; (8003454 <I2C_MASTER_0_disable_io+0x1c>)
 800343e:	2105      	movs	r1, #5
 8003440:	2200      	movs	r2, #0
 8003442:	f7fe fb13 	bl	8001a6c <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, XMC_GPIO_MODE_INPUT_TRISTATE);
 8003446:	4803      	ldr	r0, [pc, #12]	; (8003454 <I2C_MASTER_0_disable_io+0x1c>)
 8003448:	210b      	movs	r1, #11
 800344a:	2200      	movs	r2, #0
 800344c:	f7fe fb0e 	bl	8001a6c <XMC_GPIO_SetMode>
}
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	48028000 	.word	0x48028000

08003458 <I2C_MASTER_0_enable_io>:

static void I2C_MASTER_0_enable_io(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, I2C_MASTER_0_sda_pin_config.mode);
 800345c:	23d0      	movs	r3, #208	; 0xd0
 800345e:	4806      	ldr	r0, [pc, #24]	; (8003478 <I2C_MASTER_0_enable_io+0x20>)
 8003460:	2105      	movs	r1, #5
 8003462:	461a      	mov	r2, r3
 8003464:	f7fe fb02 	bl	8001a6c <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, I2C_MASTER_0_scl_pin_config.mode);
 8003468:	23d0      	movs	r3, #208	; 0xd0
 800346a:	4803      	ldr	r0, [pc, #12]	; (8003478 <I2C_MASTER_0_enable_io+0x20>)
 800346c:	210b      	movs	r1, #11
 800346e:	461a      	mov	r2, r3
 8003470:	f7fe fafc 	bl	8001a6c <XMC_GPIO_SetMode>
}
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	48028000 	.word	0x48028000

0800347c <I2C_MASTER_0_init>:
  .config = &I2C_MASTER_0_config,
  .runtime = &I2C_MASTER_0_runtime,
};

void I2C_MASTER_0_init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 
  const uint32_t tx_fifo_events = (uint32_t)(0);
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
  const uint32_t rx_fifo_events = (uint32_t)(XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE | XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD);
 8003486:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800348a:	603b      	str	r3, [r7, #0]
  XMC_I2C_CH_Init(XMC_I2C1_CH0, &I2C_MASTER_0_channel_config);
 800348c:	4832      	ldr	r0, [pc, #200]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 800348e:	4933      	ldr	r1, [pc, #204]	; (800355c <I2C_MASTER_0_init+0xe0>)
 8003490:	f7ff ffb8 	bl	8003404 <XMC_I2C_CH_Init>

  XMC_USIC_CH_SetInputSource(XMC_I2C1_CH0, XMC_USIC_CH_INPUT_DX0, 1);
 8003494:	4830      	ldr	r0, [pc, #192]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 8003496:	2100      	movs	r1, #0
 8003498:	2201      	movs	r2, #1
 800349a:	f7ff ff5d 	bl	8003358 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_I2C1_CH0, XMC_USIC_CH_INPUT_DX1, 0);
 800349e:	482e      	ldr	r0, [pc, #184]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034a0:	2101      	movs	r1, #1
 80034a2:	2200      	movs	r2, #0
 80034a4:	f7ff ff58 	bl	8003358 <XMC_USIC_CH_SetInputSource>

  /* configure i2c tx fifo */
  XMC_USIC_CH_TXFIFO_Configure(XMC_I2C1_CH0,
 80034a8:	482b      	ldr	r0, [pc, #172]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034aa:	2110      	movs	r1, #16
 80034ac:	2204      	movs	r2, #4
 80034ae:	2301      	movs	r3, #1
 80034b0:	f7fe fe26 	bl	8002100 <XMC_USIC_CH_TXFIFO_Configure>
                               16,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               (uint32_t)1);
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 80034b4:	4828      	ldr	r0, [pc, #160]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034b6:	2110      	movs	r1, #16
 80034b8:	2201      	movs	r2, #1
 80034ba:	f7fe fea7 	bl	800220c <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                             ((uint32_t)1));
  XMC_USIC_CH_TXFIFO_EnableEvent(XMC_I2C1_CH0, tx_fifo_events);
 80034be:	4826      	ldr	r0, [pc, #152]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	f7ff ff67 	bl	8003394 <XMC_USIC_CH_TXFIFO_EnableEvent>
  /* configure i2c rx fifo */
  XMC_USIC_CH_RXFIFO_Configure(XMC_I2C1_CH0,
 80034c6:	4824      	ldr	r0, [pc, #144]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034c8:	2100      	movs	r1, #0
 80034ca:	2204      	movs	r2, #4
 80034cc:	230f      	movs	r3, #15
 80034ce:	f7fe fe3f 	bl	8002150 <XMC_USIC_CH_RXFIFO_Configure>
                               0,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                                (uint32_t)(15));
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 80034d2:	4821      	ldr	r0, [pc, #132]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034d4:	2110      	movs	r1, #16
 80034d6:	2200      	movs	r2, #0
 80034d8:	f7fe feb6 	bl	8002248 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                              ((uint32_t)0x0));
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 80034dc:	481e      	ldr	r0, [pc, #120]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034de:	2113      	movs	r1, #19
 80034e0:	2200      	movs	r2, #0
 80034e2:	f7fe feb1 	bl	8002248 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
                                              ((uint32_t)0x0));
  XMC_USIC_CH_RXFIFO_EnableEvent(XMC_I2C1_CH0, rx_fifo_events);
 80034e6:	481c      	ldr	r0, [pc, #112]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034e8:	6839      	ldr	r1, [r7, #0]
 80034ea:	f7ff ff65 	bl	80033b8 <XMC_USIC_CH_RXFIFO_EnableEvent>
  XMC_USIC_CH_SetInterruptNodePointer(XMC_I2C1_CH0,
 80034ee:	481a      	ldr	r0, [pc, #104]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034f0:	2110      	movs	r1, #16
 80034f2:	2202      	movs	r2, #2
 80034f4:	f7fe fe6e 	bl	80021d4 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                       ((uint32_t)2));
  XMC_I2C_CH_Start(XMC_I2C1_CH0);
 80034f8:	4817      	ldr	r0, [pc, #92]	; (8003558 <I2C_MASTER_0_init+0xdc>)
 80034fa:	f7ff ff91 	bl	8003420 <XMC_I2C_CH_Start>

  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, &I2C_MASTER_0_sda_pin_config);
 80034fe:	4818      	ldr	r0, [pc, #96]	; (8003560 <I2C_MASTER_0_init+0xe4>)
 8003500:	2105      	movs	r1, #5
 8003502:	4a18      	ldr	r2, [pc, #96]	; (8003564 <I2C_MASTER_0_init+0xe8>)
 8003504:	f7fd fa7c 	bl	8000a00 <XMC_GPIO_Init>
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, &I2C_MASTER_0_scl_pin_config);
 8003508:	4815      	ldr	r0, [pc, #84]	; (8003560 <I2C_MASTER_0_init+0xe4>)
 800350a:	210b      	movs	r1, #11
 800350c:	4a16      	ldr	r2, [pc, #88]	; (8003568 <I2C_MASTER_0_init+0xec>)
 800350e:	f7fd fa77 	bl	8000a00 <XMC_GPIO_Init>
/* Tx interrupt priority settings */
  NVIC_SetPriority((IRQn_Type)91, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 8003512:	f7ff fe9b 	bl	800324c <__NVIC_GetPriorityGrouping>
 8003516:	4603      	mov	r3, r0
 8003518:	4618      	mov	r0, r3
 800351a:	213f      	movs	r1, #63	; 0x3f
 800351c:	2200      	movs	r2, #0
 800351e:	f7ff fee9 	bl	80032f4 <NVIC_EncodePriority>
 8003522:	4603      	mov	r3, r0
 8003524:	205b      	movs	r0, #91	; 0x5b
 8003526:	4619      	mov	r1, r3
 8003528:	f7ff feba 	bl	80032a0 <__NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)91);/* Rx interrupt priority settings */
 800352c:	205b      	movs	r0, #91	; 0x5b
 800352e:	f7ff fe9b 	bl	8003268 <__NVIC_EnableIRQ>
  NVIC_SetPriority((IRQn_Type)90, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 8003532:	f7ff fe8b 	bl	800324c <__NVIC_GetPriorityGrouping>
 8003536:	4603      	mov	r3, r0
 8003538:	4618      	mov	r0, r3
 800353a:	213f      	movs	r1, #63	; 0x3f
 800353c:	2200      	movs	r2, #0
 800353e:	f7ff fed9 	bl	80032f4 <NVIC_EncodePriority>
 8003542:	4603      	mov	r3, r0
 8003544:	205a      	movs	r0, #90	; 0x5a
 8003546:	4619      	mov	r1, r3
 8003548:	f7ff feaa 	bl	80032a0 <__NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)90);}
 800354c:	205a      	movs	r0, #90	; 0x5a
 800354e:	f7ff fe8b 	bl	8003268 <__NVIC_EnableIRQ>
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	48020000 	.word	0x48020000
 800355c:	08005b74 	.word	0x08005b74
 8003560:	48028000 	.word	0x48028000
 8003564:	08005b5c 	.word	0x08005b5c
 8003568:	08005b68 	.word	0x08005b68

0800356c <USIC1_1_IRQHandler>:
/*Transmit ISR*/
void I2C_MASTER_0_TX_HANDLER()
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  I2C_MASTER_TransmitHandler(&I2C_MASTER_0);
 8003570:	4801      	ldr	r0, [pc, #4]	; (8003578 <USIC1_1_IRQHandler+0xc>)
 8003572:	f7ff fb35 	bl	8002be0 <I2C_MASTER_TransmitHandler>
}
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000034 	.word	0x20000034

0800357c <USIC1_0_IRQHandler>:
/*Receive ISR*/
void I2C_MASTER_0_RX_HANDLER()
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  I2C_MASTER_ReceiveHandler(&I2C_MASTER_0);
 8003580:	4801      	ldr	r0, [pc, #4]	; (8003588 <USIC1_0_IRQHandler+0xc>)
 8003582:	f7ff fc89 	bl	8002e98 <I2C_MASTER_ReceiveHandler>
}
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000034 	.word	0x20000034

0800358c <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800359a:	60da      	str	r2, [r3, #12]
}
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop

080035a8 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	7b5b      	ldrb	r3, [r3, #13]
 80035b4:	f083 0301 	eor.w	r3, r3, #1
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00f      	beq.n	80035de <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	7b1b      	ldrb	r3, [r3, #12]
 80035c6:	4610      	mov	r0, r2
 80035c8:	4619      	mov	r1, r3
 80035ca:	f7fd ffad 	bl	8001528 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff ffda 	bl	800358c <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3708      	adds	r7, #8
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	3310      	adds	r3, #16
 80035fc:	4619      	mov	r1, r3
 80035fe:	2301      	movs	r3, #1
 8003600:	408b      	lsls	r3, r1
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL));
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	7e1b      	ldrb	r3, [r3, #24]
 8003620:	2b02      	cmp	r3, #2
 8003622:	d149      	bne.n	80036b8 <GLOBAL_ADC_Init+0xa4>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695a      	ldr	r2, [r3, #20]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	4610      	mov	r0, r2
 800362e:	4619      	mov	r1, r3
 8003630:	f7fe fec8 	bl	80023c4 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	e02f      	b.n	800369a <GLOBAL_ADC_Init+0x86>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003642:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	4608      	mov	r0, r1
 8003650:	4619      	mov	r1, r3
 8003652:	f7fe ff5b 	bl	800250c <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	2103      	movs	r1, #3
 8003664:	f7fe ffe2 	bl	800262c <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003670:	7a1b      	ldrb	r3, [r3, #8]
 8003672:	f083 0301 	eor.w	r3, r3, #1
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <GLOBAL_ADC_Init+0x74>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	4618      	mov	r0, r3
 8003682:	68f9      	ldr	r1, [r7, #12]
 8003684:	f7ff ffb0 	bl	80035e8 <XMC_VADC_GLOBAL_DisablePostCalibration>

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003690:	2200      	movs	r2, #0
 8003692:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	3301      	adds	r3, #1
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2b03      	cmp	r3, #3
 800369e:	d9cc      	bls.n	800363a <GLOBAL_ADC_Init+0x26>
#endif
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetAnalogReference(handle_ptr->global_shs_ptr, GLOBAL_ADC_AREF_VALUE);
#endif
    if((bool)true == handle_ptr->enable_startup_calibration)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	7e5b      	ldrb	r3, [r3, #25]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d004      	beq.n	80036b2 <GLOBAL_ADC_Init+0x9e>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fe fed7 	bl	8002460 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	7e1b      	ldrb	r3, [r3, #24]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <XMC_DAC_EnableSimultaneousDataMode>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_StartSingleValueMode(), XMC_DAC_CH_StartDataMode(), XMC_DAC_SimultaneousWrite(), XMC_DAC_DisableSimultaneousDataMode()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_EnableSimultaneousDataMode(XMC_DAC_t *const dac)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_DAC_EnableSimultaneousDataMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));

  dac->DACCFG[0].high |= DAC_DAC0CFG1_DATMOD_Msk;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	609a      	str	r2, [r3, #8]
}
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop

080036e4 <XMC_DAC_CH_Write>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_StartSingleValueMode(), XMC_DAC_CH_StartDataMode(), XMC_DAC_CH_StartRampMode()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_Write(XMC_DAC_t *const dac, const uint8_t channel, const uint16_t data)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	70fb      	strb	r3, [r7, #3]
 80036f0:	4613      	mov	r3, r2
 80036f2:	803b      	strh	r3, [r7, #0]
  XMC_ASSERT("XMC_DAC_CH_Write: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_Write: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACDATA[channel] = data;
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	883a      	ldrh	r2, [r7, #0]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	3304      	adds	r3, #4
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	605a      	str	r2, [r3, #4]
}
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <XMC_DAC_CH_SetMode>:
 * Sets the operating \e mode for the \e channel by setting the \a MODE bit-field of \a DAC0CFG0 register (for channel 0) / \a DAC1CFG0 register (for channel 1).
 * Different modes of DAC operation are defined by enum XMC_DAC_CH_MODE_t.
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetMode(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_MODE_t mode)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	460b      	mov	r3, r1
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_DAC_CH_SetMode: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetMode: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetMode: trigger parameter not valid\n", XMC_DAC_IS_MODE_VALID(mode));

  dac->DACCFG[channel].low = (dac->DACCFG[channel].low & ~DAC_DAC0CFG0_MODE_Msk) |
 800371a:	7af8      	ldrb	r0, [r7, #11]
 800371c:	7afb      	ldrb	r3, [r7, #11]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4413      	add	r3, r2
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	431a      	orrs	r2, r3
 800372e:	68f9      	ldr	r1, [r7, #12]
 8003730:	00c3      	lsls	r3, r0, #3
 8003732:	440b      	add	r3, r1
 8003734:	605a      	str	r2, [r3, #4]
                             mode;
}
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <XMC_DAC_CH_EnableEvent>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_DisableEvent()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_EnableEvent(XMC_DAC_t *const dac, const uint8_t channel)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_DAC_CH_EnableEvent: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_EnableEvent: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));

  dac->DACCFG[channel].low |= DAC_DAC0CFG0_SREN_Msk;
 800374c:	78f8      	ldrb	r0, [r7, #3]
 800374e:	78fb      	ldrb	r3, [r7, #3]
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	4413      	add	r3, r2
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	00c3      	lsls	r3, r0, #3
 8003760:	440b      	add	r3, r1
 8003762:	605a      	str	r2, [r3, #4]
}
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop

08003770 <XMC_DAC_CH_SetOutputScale>:
 * \par<b>Related APIs:</b><BR>
 * XMC_DAC_CH_GetOutputScale()\n\n\n
 *
 */
__STATIC_INLINE void XMC_DAC_CH_SetOutputScale(XMC_DAC_t *const dac, const uint8_t channel, const XMC_DAC_CH_OUTPUT_SCALE_t scale)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	70fb      	strb	r3, [r7, #3]
 800377c:	4613      	mov	r3, r2
 800377e:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_DAC_CH_SetOutputScale: dac parameter not valid\n", XMC_DAC_IS_DAC_VALID(dac));
  XMC_ASSERT("XMC_DAC_CH_SetOutputScale: channel parameter not valid\n", XMC_DAC_IS_CHANNEL_VALID(channel));
  XMC_ASSERT("XMC_DAC_CH_SetOutputScale: scale parameter not valid\n", XMC_DAC_IS_OUTPUT_SCALE_VALID(scale));

  dac->DACCFG[channel].high = (dac->DACCFG[channel].high & ~(DAC_DAC0CFG1_MULDIV_Msk | DAC_DAC0CFG1_SCALE_Msk)) |
 8003780:	78f8      	ldrb	r0, [r7, #3]
 8003782:	78fb      	ldrb	r3, [r7, #3]
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	4413      	add	r3, r2
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f023 020f 	bic.w	r2, r3, #15
 8003790:	78bb      	ldrb	r3, [r7, #2]
 8003792:	431a      	orrs	r2, r3
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	00c3      	lsls	r3, r0, #3
 8003798:	440b      	add	r3, r1
 800379a:	609a      	str	r2, [r3, #8]
                              scale;
}
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop

080037a8 <DAC_ModeConfig>:
  XMC_DAC_CH_SetRampStop(HandlePtr->dac_module_ptr, HandlePtr->dac_ch, stop_ramp);
}

/* This API will configure DAC mode depends upon the user configuration */
XMC_DAC_CH_STATUS_t DAC_ModeConfig(const DAC_t * const HandlePtr)
{
 80037a8:	b5b0      	push	{r4, r5, r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	6078      	str	r0, [r7, #4]
  XMC_DAC_CH_STATUS_t api_status = XMC_DAC_CH_STATUS_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	73fb      	strb	r3, [r7, #15]
  /* Initialize DAC configuration created by the user */
  if ( XMC_DAC_CH_MODE_PATTERN == HandlePtr->dac_mode )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80037bc:	d115      	bne.n	80037ea <DAC_ModeConfig+0x42>
  {
    api_status = XMC_DAC_CH_StartPatternMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	7d1c      	ldrb	r4, [r3, #20]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691a      	ldr	r2, [r3, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	9200      	str	r2, [sp, #0]
 80037da:	9301      	str	r3, [sp, #4]
 80037dc:	462a      	mov	r2, r5
 80037de:	4623      	mov	r3, r4
 80037e0:	f7fe f87c 	bl	80018dc <XMC_DAC_CH_StartPatternMode>
 80037e4:	4603      	mov	r3, r0
 80037e6:	73fb      	strb	r3, [r7, #15]
 80037e8:	e085      	b.n	80038f6 <DAC_ModeConfig+0x14e>
    HandlePtr->dac_pat_table_ptr,HandlePtr->dac_sign_output,
    HandlePtr->dac_input_trigger,HandlePtr->dac_frequency);
  }
  else if ( XMC_DAC_CH_MODE_SINGLE == HandlePtr->dac_mode )
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037f2:	d115      	bne.n	8003820 <DAC_ModeConfig+0x78>
  {
    api_status = XMC_DAC_CH_StartSingleValueMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80037fe:	4610      	mov	r0, r2
 8003800:	4619      	mov	r1, r3
 8003802:	f7fd ffe5 	bl	80017d0 <XMC_DAC_CH_StartSingleValueMode>
 8003806:	4603      	mov	r3, r0
 8003808:	73fb      	strb	r3, [r7, #15]
    /*Initialized data register with zero */
    XMC_DAC_CH_Write(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,0U);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	2200      	movs	r2, #0
 800381a:	f7ff ff63 	bl	80036e4 <XMC_DAC_CH_Write>
 800381e:	e06a      	b.n	80038f6 <DAC_ModeConfig+0x14e>
  }
  else if ( XMC_DAC_CH_MODE_DATA ==  HandlePtr->dac_mode )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003828:	d125      	bne.n	8003876 <DAC_ModeConfig+0xce>
  {
    api_status = XMC_DAC_CH_StartDataMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	691a      	ldr	r2, [r3, #16]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f7fd ffda 	bl	80017f4 <XMC_DAC_CH_StartDataMode>
 8003840:	4603      	mov	r3, r0
 8003842:	73fb      	strb	r3, [r7, #15]
    HandlePtr->dac_input_trigger,HandlePtr->dac_frequency);
    if(1U == HandlePtr->dac_service_request)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800384a:	2b01      	cmp	r3, #1
 800384c:	d108      	bne.n	8003860 <DAC_ModeConfig+0xb8>
    {
      /* Enable Service Request */
      XMC_DAC_CH_EnableEvent(HandlePtr->dac_module_ptr,HandlePtr->dac_ch);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003858:	4610      	mov	r0, r2
 800385a:	4619      	mov	r1, r3
 800385c:	f7ff ff70 	bl	8003740 <XMC_DAC_CH_EnableEvent>
    }

    /*Initialized data register with zero */
    XMC_DAC_CH_Write(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,0U);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800386a:	4610      	mov	r0, r2
 800386c:	4619      	mov	r1, r3
 800386e:	2200      	movs	r2, #0
 8003870:	f7ff ff38 	bl	80036e4 <XMC_DAC_CH_Write>
 8003874:	e03f      	b.n	80038f6 <DAC_ModeConfig+0x14e>
  }
  else if ( XMC_DAC_CH_MODE_RAMP == HandlePtr->dac_mode )
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 800387e:	d125      	bne.n	80038cc <DAC_ModeConfig+0x124>
  {
    api_status = XMC_DAC_CH_StartRampMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8b9d      	ldrh	r5, [r3, #28]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	8bdc      	ldrh	r4, [r3, #30]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691a      	ldr	r2, [r3, #16]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	9200      	str	r2, [sp, #0]
 800389c:	9301      	str	r3, [sp, #4]
 800389e:	462a      	mov	r2, r5
 80038a0:	4623      	mov	r3, r4
 80038a2:	f7fd ffd7 	bl	8001854 <XMC_DAC_CH_StartRampMode>
 80038a6:	4603      	mov	r3, r0
 80038a8:	73fb      	strb	r3, [r7, #15]
    HandlePtr->dac_ramp_start,HandlePtr->dac_ramp_stop,
    HandlePtr->dac_input_trigger,HandlePtr->dac_frequency);

    XMC_DAC_CH_SetOutputScale(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6819      	ldr	r1, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
                       (XMC_DAC_CH_OUTPUT_SCALE_t)HandlePtr->dac_config_ptr->output_scale);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	791b      	ldrb	r3, [r3, #4]
 80038ba:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80038be:	b2db      	uxtb	r3, r3
  {
    api_status = XMC_DAC_CH_StartRampMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
    HandlePtr->dac_ramp_start,HandlePtr->dac_ramp_stop,
    HandlePtr->dac_input_trigger,HandlePtr->dac_frequency);

    XMC_DAC_CH_SetOutputScale(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 80038c0:	4608      	mov	r0, r1
 80038c2:	4611      	mov	r1, r2
 80038c4:	461a      	mov	r2, r3
 80038c6:	f7ff ff53 	bl	8003770 <XMC_DAC_CH_SetOutputScale>
 80038ca:	e014      	b.n	80038f6 <DAC_ModeConfig+0x14e>
                       (XMC_DAC_CH_OUTPUT_SCALE_t)HandlePtr->dac_config_ptr->output_scale);
  }
  else if ( XMC_DAC_CH_MODE_NOISE == HandlePtr->dac_mode )
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038d4:	d10d      	bne.n	80038f2 <DAC_ModeConfig+0x14a>
  {
    api_status = XMC_DAC_CH_StartNoiseMode(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6818      	ldr	r0, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	f7fe f840 	bl	800196c <XMC_DAC_CH_StartNoiseMode>
 80038ec:	4603      	mov	r3, r0
 80038ee:	73fb      	strb	r3, [r7, #15]
 80038f0:	e001      	b.n	80038f6 <DAC_ModeConfig+0x14e>
    HandlePtr->dac_input_trigger,HandlePtr->dac_frequency);
  }
  else
  {
    /* DAC Mode Idle */
    api_status = XMC_DAC_CH_STATUS_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	73fb      	strb	r3, [r7, #15]
  }
  return api_status;
 80038f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bdb0      	pop	{r4, r5, r7, pc}

08003900 <DAC_Init>:
    * This function initializes DAC
    * peripheral as per the user configurations
*/

DAC_STATUS_t DAC_Init(const DAC_t * const HandlePtr)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  DAC_STATUS_t status = DAC_STATUS_SUCCESS;
 8003908:	2300      	movs	r3, #0
 800390a:	73fb      	strb	r3, [r7, #15]
  /*Assert variables.*/
  XMC_ASSERT(" DAC_Init: Passing argument DAC HandlePtr of type DAC_t is Null",
             (HandlePtr != (DAC_t *)NULL));

  /* Enable DAC module */
  XMC_DAC_CH_Init(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,HandlePtr->dac_config_ptr);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6819      	ldr	r1, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	4608      	mov	r0, r1
 800391c:	4611      	mov	r1, r2
 800391e:	461a      	mov	r2, r3
 8003920:	f7fd feda 	bl	80016d8 <XMC_DAC_CH_Init>

#if (DAC_ANALOG_IO_USED == 1U)
  /* ANALOG_IO initialization */
  status = (DAC_STATUS_t) ANALOG_IO_Init(HandlePtr->analog_io_config_ptr);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4618      	mov	r0, r3
 800392a:	f000 f905 	bl	8003b38 <ANALOG_IO_Init>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]
#endif

  /* Configure DAC with user configured mode */
  api_status = DAC_ModeConfig(HandlePtr);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f7ff ff38 	bl	80037a8 <DAC_ModeConfig>
 8003938:	4603      	mov	r3, r0
 800393a:	73bb      	strb	r3, [r7, #14]

  /* Check if start after initialization is enabled */
  if(HandlePtr->dac_start_after_init == 0U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d109      	bne.n	800395a <DAC_Init+0x5a>
  {
    XMC_DAC_CH_SetMode(HandlePtr->dac_module_ptr, HandlePtr->dac_ch, XMC_DAC_CH_MODE_IDLE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003950:	4610      	mov	r0, r2
 8003952:	4619      	mov	r1, r3
 8003954:	2200      	movs	r2, #0
 8003956:	f7ff fed9 	bl	800370c <XMC_DAC_CH_SetMode>
  }

  if(1U == HandlePtr->dac_coupled)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003960:	2b01      	cmp	r3, #1
 8003962:	d104      	bne.n	800396e <DAC_Init+0x6e>
  {
    /* Enable Simultaneous Data Mode */
    XMC_DAC_EnableSimultaneousDataMode(HandlePtr->dac_module_ptr);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff feab 	bl	80036c4 <XMC_DAC_EnableSimultaneousDataMode>
  }

  if(api_status != XMC_DAC_CH_STATUS_OK)
 800396e:	7bbb      	ldrb	r3, [r7, #14]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <DAC_Init+0x78>
  {
    status = DAC_STATUS_FAILURE;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop

08003984 <DAC_SingleValue_SetValue_u16>:

/*
  * This API will set data value in Single Value in Unsigned Mode.
*/
DAC_STATUS_t DAC_SingleValue_SetValue_u16(const DAC_t * const HandlePtr,uint16_t Data)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	807b      	strh	r3, [r7, #2]
  DAC_STATUS_t status;
  if(DAC_DATA_VALUE_MAX_USIGN >= Data)
 8003990:	887b      	ldrh	r3, [r7, #2]
 8003992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003996:	d20d      	bcs.n	80039b4 <DAC_SingleValue_SetValue_u16+0x30>
  {
    /* Update Corresponding CH Data register */
    XMC_DAC_CH_Write(HandlePtr->dac_module_ptr,HandlePtr->dac_ch,Data);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6819      	ldr	r1, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80039a2:	887b      	ldrh	r3, [r7, #2]
 80039a4:	4608      	mov	r0, r1
 80039a6:	4611      	mov	r1, r2
 80039a8:	461a      	mov	r2, r3
 80039aa:	f7ff fe9b 	bl	80036e4 <XMC_DAC_CH_Write>
    status = DAC_STATUS_SUCCESS;
 80039ae:	2300      	movs	r3, #0
 80039b0:	73fb      	strb	r3, [r7, #15]
 80039b2:	e001      	b.n	80039b8 <DAC_SingleValue_SetValue_u16+0x34>
  }
  else
  {
    /* Data Values are out of range */
    status = DAC_STATUS_API_FAIL;
 80039b4:	2302      	movs	r3, #2
 80039b6:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop

080039c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d4:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039e0:	4013      	ands	r3, r2
 80039e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80039ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 80039f6:	4a04      	ldr	r2, [pc, #16]	; (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	60d3      	str	r3, [r2, #12]
}
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 8003a12:	2001      	movs	r0, #1
 8003a14:	f7ff ffd6 	bl	80039c4 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a18:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8003a1a:	4b21      	ldr	r3, [pc, #132]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a1c:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <SystemCoreSetup+0x98>)
 8003a1e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a20:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8003a24:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8003a26:	4a1e      	ldr	r2, [pc, #120]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a28:	4b1d      	ldr	r3, [pc, #116]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a32:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 8003a36:	4b1c      	ldr	r3, [pc, #112]	; (8003aa8 <SystemCoreSetup+0x9c>)
 8003a38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a3c:	3314      	adds	r3, #20
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f023 030f 	bic.w	r3, r3, #15
 8003a48:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f043 0303 	orr.w	r3, r3, #3
 8003a50:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8003a52:	4b15      	ldr	r3, [pc, #84]	; (8003aa8 <SystemCoreSetup+0x9c>)
 8003a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a58:	3314      	adds	r3, #20
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8003a5e:	4a10      	ldr	r2, [pc, #64]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a60:	4b0f      	ldr	r3, [pc, #60]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f023 0310 	bic.w	r3, r3, #16
 8003a68:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 8003a6a:	4a0d      	ldr	r2, [pc, #52]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f023 0308 	bic.w	r3, r3, #8
 8003a74:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003a76:	4a0a      	ldr	r2, [pc, #40]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a78:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a80:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 8003a82:	4a07      	ldr	r2, [pc, #28]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a84:	4b06      	ldr	r3, [pc, #24]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003a8c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 8003a8e:	4a04      	ldr	r2, [pc, #16]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a90:	4b03      	ldr	r3, [pc, #12]	; (8003aa0 <SystemCoreSetup+0x94>)
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a98:	6253      	str	r3, [r2, #36]	; 0x24
}
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	e000ed00 	.word	0xe000ed00
 8003aa4:	08000000 	.word	0x08000000
 8003aa8:	58001000 	.word	0x58001000

08003aac <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]

  return (status);
 8003abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8003ad0:	4b02      	ldr	r3, [pc, #8]	; (8003adc <OSCHP_GetFrequency+0x10>)
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	00b71b00 	.word	0x00b71b00

08003ae0 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8003ae0:	b5b0      	push	{r4, r5, r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8003ae6:	4b13      	ldr	r3, [pc, #76]	; (8003b34 <SystemCoreClockSetup+0x54>)
 8003ae8:	1d3c      	adds	r4, r7, #4
 8003aea:	461d      	mov	r5, r3
 8003aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003af0:	682b      	ldr	r3, [r5, #0]
 8003af2:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8003af4:	1d3b      	adds	r3, r7, #4
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fd f87c 	bl	8000bf4 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8003afc:	2000      	movs	r0, #0
 8003afe:	f7fd f9a1 	bl	8000e44 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 8003b02:	2000      	movs	r0, #0
 8003b04:	f7fd f956 	bl	8000db4 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 8003b08:	2004      	movs	r0, #4
 8003b0a:	f7fd fa27 	bl	8000f5c <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8003b0e:	f7fd fa71 	bl	8000ff4 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 8003b12:	2001      	movs	r0, #1
 8003b14:	2120      	movs	r1, #32
 8003b16:	f7fd fa7d 	bl	8001014 <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	f7fd f95e 	bl	8000ddc <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8003b20:	2001      	movs	r0, #1
 8003b22:	f7fd fa43 	bl	8000fac <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8003b26:	2001      	movs	r0, #1
 8003b28:	f7fd fa2c 	bl	8000f84 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bdb0      	pop	{r4, r5, r7, pc}
 8003b32:	bf00      	nop
 8003b34:	08005c10 	.word	0x08005c10

08003b38 <ANALOG_IO_Init>:
 * Input Parameter  : Handler Pointer pointing to APP data structure.
 * Output Parameter : ANALOG_IO_STATUS_t (ANALOG_IO APP initialization status).
 */

ANALOG_IO_STATUS_t ANALOG_IO_Init(const ANALOG_IO_t *const handle)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("ANALOG_IO_Init: Passed handler is a null pointer", handler != NULL);
  if (*(handle->state) == ANALOG_IO_STATE_NOT_INITIALIZED)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d10a      	bne.n	8003b60 <ANALOG_IO_Init+0x28>
  {
    if (handle->config_ptr != NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <ANALOG_IO_Init+0x20>
    {
      /* Instance specific initialization function call*/
      handle->config_ptr();
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4798      	blx	r3
    }
    /* Set the state variable to initialized state*/
    *(handle->state) = ANALOG_IO_STATE_INITIALIZED;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	701a      	strb	r2, [r3, #0]
  }
  return (ANALOG_IO_STATUS_OK);
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop

08003b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b70:	4b04      	ldr	r3, [pc, #16]	; (8003b84 <__NVIC_GetPriorityGrouping+0x18>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b78:	0a1b      	lsrs	r3, r3, #8
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	db0b      	blt.n	8003bb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b9a:	4908      	ldr	r1, [pc, #32]	; (8003bbc <__NVIC_EnableIRQ+0x34>)
 8003b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	79fa      	ldrb	r2, [r7, #7]
 8003ba4:	f002 021f 	and.w	r2, r2, #31
 8003ba8:	2001      	movs	r0, #1
 8003baa:	fa00 f202 	lsl.w	r2, r0, r2
 8003bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	e000e100 	.word	0xe000e100

08003bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	6039      	str	r1, [r7, #0]
 8003bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	db0a      	blt.n	8003bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bd4:	490d      	ldr	r1, [pc, #52]	; (8003c0c <__NVIC_SetPriority+0x4c>)
 8003bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	0092      	lsls	r2, r2, #2
 8003be0:	b2d2      	uxtb	r2, r2
 8003be2:	440b      	add	r3, r1
 8003be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003be8:	e00a      	b.n	8003c00 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bea:	4909      	ldr	r1, [pc, #36]	; (8003c10 <__NVIC_SetPriority+0x50>)
 8003bec:	79fb      	ldrb	r3, [r7, #7]
 8003bee:	f003 030f 	and.w	r3, r3, #15
 8003bf2:	3b04      	subs	r3, #4
 8003bf4:	683a      	ldr	r2, [r7, #0]
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	0092      	lsls	r2, r2, #2
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	761a      	strb	r2, [r3, #24]
  }
}
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	e000e100 	.word	0xe000e100
 8003c10:	e000ed00 	.word	0xe000ed00

08003c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b089      	sub	sp, #36	; 0x24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 0307 	and.w	r3, r3, #7
 8003c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f1c3 0307 	rsb	r3, r3, #7
 8003c2e:	2b06      	cmp	r3, #6
 8003c30:	bf28      	it	cs
 8003c32:	2306      	movcs	r3, #6
 8003c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3306      	adds	r3, #6
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d902      	bls.n	8003c44 <NVIC_EncodePriority+0x30>
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3b01      	subs	r3, #1
 8003c42:	e000      	b.n	8003c46 <NVIC_EncodePriority+0x32>
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	1e5a      	subs	r2, r3, #1
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	401a      	ands	r2, r3
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c62:	1e59      	subs	r1, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003c68:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3724      	adds	r7, #36	; 0x24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop

08003c78 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundTriggerConversion:Wrong Module Pointer", (global_ptr == VADC))
  global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_LDEV_Msk;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003c86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop

08003c9c <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>:
 *  XMC_VADC_GLOBAL_BackgroundAddMultipleChannels()<BR>
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,
    const uint32_t grp_num,
    const uint32_t ch_num)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Group Number", ((grp_num) < XMC_VADC_MAXIMUM_NUM_GROUPS))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Channel Number",
             ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  global_ptr->BRSSEL[grp_num] |= (uint32_t)((uint32_t)1 << ch_num);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	3260      	adds	r2, #96	; 0x60
 8003cae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	ea42 0103 	orr.w	r1, r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	3260      	adds	r2, #96	; 0x60
 8003cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop

08003cd4 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg_num,
    const XMC_VADC_RESULT_CONFIG_t *config)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6819      	ldr	r1, [r3, #0]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	32a0      	adds	r2, #160	; 0xa0
 8003cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	32c0      	adds	r2, #192	; 0xc0
 8003d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d0c:	b29b      	uxth	r3, r3
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop

08003d1c <ADC_MEASUREMENT_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_STATUS_t ADC_MEASUREMENT_Init(ADC_MEASUREMENT_t *const handle_ptr)
{
 8003d1c:	b590      	push	{r4, r7, lr}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint8_t j;
  ADC_MEASUREMENT_STATUS_t status;

  XMC_ASSERT("ADC_MEASUREMENT_Init:Invalid handle_ptr", (handle_ptr != NULL));

  if (ADC_MEASUREMENT_STATUS_UNINITIALIZED == handle_ptr->init_state)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	7e1b      	ldrb	r3, [r3, #24]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	f040 8099 	bne.w	8003e60 <ADC_MEASUREMENT_Init+0x144>
  {
    /* Call the function to initialise Clock and ADC global functional units*/
    status = (ADC_MEASUREMENT_STATUS_t) GLOBAL_ADC_Init(handle_ptr->global_handle);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fc6e 	bl	8003614 <GLOBAL_ADC_Init>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	73bb      	strb	r3, [r7, #14]
  
    /*Initialize the Global Conversion class 0*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	4610      	mov	r0, r2
 8003d48:	6819      	ldr	r1, [r3, #0]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f7fe fb63 	bl	8002418 <XMC_VADC_GLOBAL_InputClassInit>
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
                                      XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM_XMC11);
#endif
  
    /* Initialize the Background Scan hardware */
    XMC_VADC_GLOBAL_BackgroundInit(handle_ptr->global_handle->module_ptr, handle_ptr->backgnd_config_handle);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
 8003d60:	f7fe fc80 	bl	8002664 <XMC_VADC_GLOBAL_BackgroundInit>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8003d64:	2300      	movs	r3, #0
 8003d66:	73fb      	strb	r3, [r7, #15]
 8003d68:	e02e      	b.n	8003dc8 <ADC_MEASUREMENT_Init+0xac>
    {
      indexed = handle_ptr->array->channel_array[j];
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	7bfa      	ldrb	r2, [r7, #15]
 8003d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d74:	60bb      	str	r3, [r7, #8]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	7b5b      	ldrb	r3, [r3, #13]
 8003d7e:	4619      	mov	r1, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4610      	mov	r0, r2
 8003d86:	461a      	mov	r2, r3
 8003d88:	f7fe fcea 	bl	8002760 <XMC_VADC_GROUP_ChannelInit>
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	789b      	ldrb	r3, [r3, #2]
 8003d96:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	4619      	mov	r1, r3
                                indexed->res_handle);
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	685b      	ldr	r3, [r3, #4]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8003da2:	4610      	mov	r0, r2
 8003da4:	461a      	mov	r2, r3
 8003da6:	f7ff ff95 	bl	8003cd4 <XMC_VADC_GROUP_ResultInit>
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	695a      	ldr	r2, [r3, #20]
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	7b1b      	ldrb	r3, [r3, #12]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8003db4:	4619      	mov	r1, r3
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	7b5b      	ldrb	r3, [r3, #13]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8003dba:	4610      	mov	r0, r2
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	f7ff ff6d 	bl	8003c9c <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d0cd      	beq.n	8003d6a <ADC_MEASUREMENT_Init+0x4e>
        status |= (ADC_MEASUREMENT_STATUS_t) ANALOG_IO_Init(indexed->analog_io_config);
      }
#endif
    }
#if(UC_SERIES != XMC11)
    if ((handle_ptr->backgnd_config_handle->req_src_interrupt) && (handle_ptr->req_src_intr_handle != NULL ))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	7a1b      	ldrb	r3, [r3, #8]
 8003dd4:	f003 0308 	and.w	r3, r3, #8
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d02c      	beq.n	8003e38 <ADC_MEASUREMENT_Init+0x11c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d028      	beq.n	8003e38 <ADC_MEASUREMENT_Init+0x11c>
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	b2dc      	uxtb	r4, r3
 8003dee:	f7ff febd 	bl	8003b6c <__NVIC_GetPriorityGrouping>
 8003df2:	4601      	mov	r1, r0
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8003df8:	685a      	ldr	r2, [r3, #4]
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4608      	mov	r0, r1
 8003e02:	4611      	mov	r1, r2
 8003e04:	461a      	mov	r2, r3
 8003e06:	f7ff ff05 	bl	8003c14 <NVIC_EncodePriority>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	b263      	sxtb	r3, r4
 8003e0e:	4618      	mov	r0, r3
 8003e10:	4611      	mov	r1, r2
 8003e12:	f7ff fed5 	bl	8003bc0 <__NVIC_SetPriority>
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
#endif
      /* Connect background Request Source Event to NVIC node */
      XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(handle_ptr->global_handle->module_ptr,
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	695a      	ldr	r2, [r3, #20]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	7e5b      	ldrb	r3, [r3, #25]
 8003e20:	4610      	mov	r0, r2
 8003e22:	4619      	mov	r1, r3
 8003e24:	f7fe fb4e 	bl	80024c4 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>
                                                 (XMC_VADC_SR_t) handle_ptr->srv_req_node);
    
      /* Enable Background Scan Request source IRQ */
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->req_src_intr_handle->node_id);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	b25b      	sxtb	r3, r3
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fea8 	bl	8003b88 <__NVIC_EnableIRQ>
    /* Enable Background Scan Request source IRQ */
    NVIC_EnableIRQ((IRQn_Type)handle_ptr->result_intr_handle->node_id);
#endif
#endif
    /* Mux Configuration is done*/
    if (handle_ptr->mux_config != NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d002      	beq.n	8003e46 <ADC_MEASUREMENT_Init+0x12a>
    {
      (handle_ptr->mux_config)();
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	4798      	blx	r3
    }
  
    if (handle_ptr->start_conversion != (bool)false)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	7e9b      	ldrb	r3, [r3, #26]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <ADC_MEASUREMENT_Init+0x13e>
    {
      /* Start conversion manually using load event trigger*/
      XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff ff0f 	bl	8003c78 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
    }
    handle_ptr->init_state = status;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	7bba      	ldrb	r2, [r7, #14]
 8003e5e:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	7e1b      	ldrb	r3, [r3, #24]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd90      	pop	{r4, r7, pc}

08003e6c <ADC_MEASUREMENT_StartConversion>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/

/* This API will Software trigger ADC Background request source and starts conversion*/
void ADC_MEASUREMENT_StartConversion(ADC_MEASUREMENT_t *const handle_ptr)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("ADC_MEASUREMENT_Start:Invalid handle_ptr", (handle_ptr != NULL));

  /* Generate a load event to start background request source conversion*/
  XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff fefc 	bl	8003c78 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
}
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop

08003e88 <ADC_MEASUREMENT_GetResult>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#if(XMC_VADC_GROUP_AVAILABLE == 1U)
/* This API will get the result of a conversion for a specific channel*/
XMC_VADC_RESULT_SIZE_t ADC_MEASUREMENT_GetResult(ADC_MEASUREMENT_CHANNEL_t *const handle_ptr)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  XMC_VADC_RESULT_SIZE_t result;

  XMC_ASSERT("ADC_MEASUREMENT_GetResult:Invalid handle_ptr", (handle_ptr != NULL));

  result = XMC_VADC_GROUP_GetResult(handle_ptr->group_handle, handle_ptr->ch_handle->result_reg_number);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	789b      	ldrb	r3, [r3, #2]
 8003e9a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	f7ff ff28 	bl	8003cf8 <XMC_VADC_GROUP_GetResult>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	81fb      	strh	r3, [r7, #14]

  return (result);
 8003eac:	89fb      	ldrh	r3, [r7, #14]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop

08003eb8 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8003ec2:	4815      	ldr	r0, [pc, #84]	; (8003f18 <DAVE_Init+0x60>)
 8003ec4:	f7ff fdf2 	bl	8003aac <CLOCK_XMC4_Init>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d104      	bne.n	8003edc <DAVE_Init+0x24>
  {
	 /**  Initialization of I2C_MASTER APP instance I2C_MASTER_0 */
	 init_status = (DAVE_STATUS_t)I2C_MASTER_Init(&I2C_MASTER_0); 
 8003ed2:	4812      	ldr	r0, [pc, #72]	; (8003f1c <DAVE_Init+0x64>)
 8003ed4:	f7fe fe4e 	bl	8002b74 <I2C_MASTER_Init>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d104      	bne.n	8003eec <DAVE_Init+0x34>
  {
	 /**  Initialization of ADC_MEASUREMENT APP instance ADC_MEASUREMENT_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_Init(&ADC_MEASUREMENT_0); 
 8003ee2:	480f      	ldr	r0, [pc, #60]	; (8003f20 <DAVE_Init+0x68>)
 8003ee4:	f7ff ff1a 	bl	8003d1c <ADC_MEASUREMENT_Init>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d104      	bne.n	8003efc <DAVE_Init+0x44>
  {
	 /**  Initialization of GLOBAL_CCU4 APP instance GLOBAL_CCU4_0 */
	 init_status = (DAVE_STATUS_t)GLOBAL_CCU4_Init(&GLOBAL_CCU4_0); 
 8003ef2:	480c      	ldr	r0, [pc, #48]	; (8003f24 <DAVE_Init+0x6c>)
 8003ef4:	f7ff fb58 	bl	80035a8 <GLOBAL_CCU4_Init>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8003efc:	79fb      	ldrb	r3, [r7, #7]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d104      	bne.n	8003f0c <DAVE_Init+0x54>
  {
	 /**  Initialization of DAC APP instance DAC_0 */
	 init_status = (DAVE_STATUS_t)DAC_Init(&DAC_0); 
 8003f02:	4809      	ldr	r0, [pc, #36]	; (8003f28 <DAVE_Init+0x70>)
 8003f04:	f7ff fcfc 	bl	8003900 <DAC_Init>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20000380 	.word	0x20000380
 8003f1c:	20000034 	.word	0x20000034
 8003f20:	200000ec 	.word	0x200000ec
 8003f24:	20000040 	.word	0x20000040
 8003f28:	2000009c 	.word	0x2000009c

08003f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	4603      	mov	r3, r0
 8003f34:	6039      	str	r1, [r7, #0]
 8003f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	db0a      	blt.n	8003f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f40:	490d      	ldr	r1, [pc, #52]	; (8003f78 <__NVIC_SetPriority+0x4c>)
 8003f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	b2d2      	uxtb	r2, r2
 8003f4a:	0092      	lsls	r2, r2, #2
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	440b      	add	r3, r1
 8003f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003f54:	e00a      	b.n	8003f6c <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f56:	4909      	ldr	r1, [pc, #36]	; (8003f7c <__NVIC_SetPriority+0x50>)
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	f003 030f 	and.w	r3, r3, #15
 8003f5e:	3b04      	subs	r3, #4
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	0092      	lsls	r2, r2, #2
 8003f66:	b2d2      	uxtb	r2, r2
 8003f68:	440b      	add	r3, r1
 8003f6a:	761a      	strb	r2, [r3, #24]
  }
}
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	e000e100 	.word	0xe000e100
 8003f7c:	e000ed00 	.word	0xe000ed00

08003f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f90:	d301      	bcc.n	8003f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f92:	2301      	movs	r3, #1
 8003f94:	e00f      	b.n	8003fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f96:	4a0a      	ldr	r2, [pc, #40]	; (8003fc0 <SysTick_Config+0x40>)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa2:	213f      	movs	r1, #63	; 0x3f
 8003fa4:	f7ff ffc2 	bl	8003f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa8:	4b05      	ldr	r3, [pc, #20]	; (8003fc0 <SysTick_Config+0x40>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fae:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <SysTick_Config+0x40>)
 8003fb0:	2207      	movs	r2, #7
 8003fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	e000e010 	.word	0xe000e010

08003fc4 <VADC0_C0_2_IRQHandler>:
#include <string.h>

//ADC MEASUREMENT
uint16_t result;
uint16_t Adc_Measurement_Handler()
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
	//Get result from ADC-Converter
	result = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A);			//results for 12bit: 0...4096 => 0...3.3V
 8003fc8:	4806      	ldr	r0, [pc, #24]	; (8003fe4 <VADC0_C0_2_IRQHandler+0x20>)
 8003fca:	f7ff ff5d 	bl	8003e88 <ADC_MEASUREMENT_GetResult>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <VADC0_C0_2_IRQHandler+0x24>)
 8003fd4:	801a      	strh	r2, [r3, #0]
	ADC_MEASUREMENT_StartConversion(&ADC_MEASUREMENT_0);
 8003fd6:	4805      	ldr	r0, [pc, #20]	; (8003fec <VADC0_C0_2_IRQHandler+0x28>)
 8003fd8:	f7ff ff48 	bl	8003e6c <ADC_MEASUREMENT_StartConversion>

	return result;
 8003fdc:	4b02      	ldr	r3, [pc, #8]	; (8003fe8 <VADC0_C0_2_IRQHandler+0x24>)
 8003fde:	881b      	ldrh	r3, [r3, #0]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	200000d8 	.word	0x200000d8
 8003fe8:	200003a8 	.word	0x200003a8
 8003fec:	200000ec 	.word	0x200000ec

08003ff0 <SysTick_Handler>:

//DISPLAY
uint32_t SysTickCnt = 0;
void SysTick_Handler() {
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
	SysTickCnt++;
 8003ff4:	4b04      	ldr	r3, [pc, #16]	; (8004008 <SysTick_Handler+0x18>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	4a03      	ldr	r2, [pc, #12]	; (8004008 <SysTick_Handler+0x18>)
 8003ffc:	6013      	str	r3, [r2, #0]
}
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	2000038c 	.word	0x2000038c

0800400c <delay_ms>:

void delay_ms(uint32_t ms) {
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
	uint32_t now = SysTickCnt;
 8004014:	4b08      	ldr	r3, [pc, #32]	; (8004038 <delay_ms+0x2c>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
	while((now + ms) > SysTickCnt) __NOP();
 800401a:	e000      	b.n	800401e <delay_ms+0x12>
 800401c:	bf00      	nop
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	441a      	add	r2, r3
 8004024:	4b04      	ldr	r3, [pc, #16]	; (8004038 <delay_ms+0x2c>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d8f7      	bhi.n	800401c <delay_ms+0x10>
}
 800402c:	3714      	adds	r7, #20
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	2000038c 	.word	0x2000038c

0800403c <ssd1306_text>:

//WRITE STRING ON DISPLAY
void ssd1306_text(char *data1, char *data2, char *data3){
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
	ssd1306_Fill(Black);
 8004048:	2000      	movs	r0, #0
 800404a:	f7fc fb27 	bl	800069c <ssd1306_Fill>
	ssd1306_SetCursor(2, 1);
 800404e:	2002      	movs	r0, #2
 8004050:	2101      	movs	r1, #1
 8004052:	f7fc fc8f 	bl	8000974 <ssd1306_SetCursor>
	ssd1306_WriteString(data1, Font_6x8, White);
 8004056:	4b11      	ldr	r3, [pc, #68]	; (800409c <ssd1306_text+0x60>)
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800405e:	2301      	movs	r3, #1
 8004060:	f7fc fc5e 	bl	8000920 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 12);
 8004064:	2002      	movs	r0, #2
 8004066:	210c      	movs	r1, #12
 8004068:	f7fc fc84 	bl	8000974 <ssd1306_SetCursor>
	ssd1306_WriteString(data2, Font_6x8, White);
 800406c:	4b0b      	ldr	r3, [pc, #44]	; (800409c <ssd1306_text+0x60>)
 800406e:	68b8      	ldr	r0, [r7, #8]
 8004070:	e893 0006 	ldmia.w	r3, {r1, r2}
 8004074:	2301      	movs	r3, #1
 8004076:	f7fc fc53 	bl	8000920 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 24);
 800407a:	2002      	movs	r0, #2
 800407c:	2118      	movs	r1, #24
 800407e:	f7fc fc79 	bl	8000974 <ssd1306_SetCursor>
	ssd1306_WriteString(data3, Font_6x8, White);
 8004082:	4b06      	ldr	r3, [pc, #24]	; (800409c <ssd1306_text+0x60>)
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	e893 0006 	ldmia.w	r3, {r1, r2}
 800408a:	2301      	movs	r3, #1
 800408c:	f7fc fc48 	bl	8000920 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8004090:	f7fc fb26 	bl	80006e0 <ssd1306_UpdateScreen>
}
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000000 	.word	0x20000000

080040a0 <float2string>:

void float2string(float value, char *variable, char *unit, char *str){
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08e      	sub	sp, #56	; 0x38
 80040a4:	af04      	add	r7, sp, #16
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
	//uint16_t to string: from stackoverflow.com/questions/905928/using-floats-with-sprintf-in-embedded-c
	char *tmpSign = (value < 0) ? "-" : "";
 80040ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80040b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ba:	d501      	bpl.n	80040c0 <float2string+0x20>
 80040bc:	4b26      	ldr	r3, [pc, #152]	; (8004158 <float2string+0xb8>)
 80040be:	e000      	b.n	80040c2 <float2string+0x22>
 80040c0:	4b26      	ldr	r3, [pc, #152]	; (800415c <float2string+0xbc>)
 80040c2:	627b      	str	r3, [r7, #36]	; 0x24
	float tmpVal = (value < 0) ? -value : value;
 80040c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80040c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040d0:	d504      	bpl.n	80040dc <float2string+0x3c>
 80040d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80040d6:	eef1 7a67 	vneg.f32	s15, s15
 80040da:	e001      	b.n	80040e0 <float2string+0x40>
 80040dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80040e0:	edc7 7a08 	vstr	s15, [r7, #32]

	int tmpInt1 = tmpVal;                  	// Get the integer
 80040e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80040e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040ec:	ee17 3a90 	vmov	r3, s15
 80040f0:	61fb      	str	r3, [r7, #28]
	float tmpFrac = tmpVal - tmpInt1;      	// Get fraction
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8004100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004104:	edc7 7a06 	vstr	s15, [r7, #24]
	int tmpInt2 = trunc(tmpFrac * 10);  	// Turn into integer - For changing decimal place: change 10 to 100 or 1000 and in sprintf
 8004108:	edd7 7a06 	vldr	s15, [r7, #24]
 800410c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 8004110:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004114:	ee17 0a90 	vmov	r0, s15
 8004118:	f000 fa7e 	bl	8004618 <__aeabi_f2d>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4610      	mov	r0, r2
 8004122:	4619      	mov	r1, r3
 8004124:	f000 f8e4 	bl	80042f0 <trunc>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4610      	mov	r0, r2
 800412e:	4619      	mov	r1, r3
 8004130:	f000 fd60 	bl	8004bf4 <__aeabi_d2iz>
 8004134:	4603      	mov	r3, r0
 8004136:	617b      	str	r3, [r7, #20]

	sprintf(str, "%s %s%d.%01d %s", variable, tmpSign, tmpInt1, tmpInt2, unit);
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	9301      	str	r3, [sp, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	9302      	str	r3, [sp, #8]
 8004144:	6838      	ldr	r0, [r7, #0]
 8004146:	4906      	ldr	r1, [pc, #24]	; (8004160 <float2string+0xc0>)
 8004148:	68ba      	ldr	r2, [r7, #8]
 800414a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414c:	f000 fe02 	bl	8004d54 <siprintf>
}
 8004150:	3728      	adds	r7, #40	; 0x28
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	08005c50 	.word	0x08005c50
 800415c:	08005c54 	.word	0x08005c54
 8004160:	08005c58 	.word	0x08005c58
 8004164:	00000000 	.word	0x00000000

08004168 <main>:


int main(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b0d6      	sub	sp, #344	; 0x158
 800416c:	af00      	add	r7, sp, #0
	//DAVE
	DAVE_Init();
 800416e:	f7ff fea3 	bl	8003eb8 <DAVE_Init>
	float voltage;
	float current;
	float power;

	//CALIBRATION FACTOR (measured on the real system)
	float calibration_factor = 0.3622;
 8004172:	4b4f      	ldr	r3, [pc, #316]	; (80042b0 <main+0x148>)
 8004174:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c

	//CURRENT TRANSFORMER RATIO
	float sensor_ratio = 10;
 8004178:	4b4e      	ldr	r3, [pc, #312]	; (80042b4 <main+0x14c>)
 800417a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148

	//OPEN COMMUNICATION WITH I2C
	SysTick_Config(SystemCoreClock / 1000);
 800417e:	4b4e      	ldr	r3, [pc, #312]	; (80042b8 <main+0x150>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a4e      	ldr	r2, [pc, #312]	; (80042bc <main+0x154>)
 8004184:	fba2 2303 	umull	r2, r3, r2, r3
 8004188:	099b      	lsrs	r3, r3, #6
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fef8 	bl	8003f80 <SysTick_Config>
	ssd1306_Init(I2C_MASTER_0.channel, &delay_ms);
 8004190:	4b4b      	ldr	r3, [pc, #300]	; (80042c0 <main+0x158>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	494b      	ldr	r1, [pc, #300]	; (80042c4 <main+0x15c>)
 8004198:	f7fc fa0a 	bl	80005b0 <ssd1306_Init>

	while(1)
	{
		//GET RESULT FROM ADC
		adc = result;
 800419c:	4b4a      	ldr	r3, [pc, #296]	; (80042c8 <main+0x160>)
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	ee07 3a90 	vmov	s15, r3
 80041a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a8:	edc7 7a51 	vstr	s15, [r7, #324]	; 0x144

		//CALCULATE
		voltage_measured = adc * (3.3/4096.0);
 80041ac:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
 80041b0:	f000 fa32 	bl	8004618 <__aeabi_f2d>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4610      	mov	r0, r2
 80041ba:	4619      	mov	r1, r3
 80041bc:	a338      	add	r3, pc, #224	; (adr r3, 80042a0 <main+0x138>)
 80041be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c2:	f000 fa7d 	bl	80046c0 <__aeabi_dmul>
 80041c6:	4602      	mov	r2, r0
 80041c8:	460b      	mov	r3, r1
 80041ca:	4610      	mov	r0, r2
 80041cc:	4619      	mov	r1, r3
 80041ce:	f000 fd39 	bl	8004c44 <__aeabi_d2f>
 80041d2:	4603      	mov	r3, r0
 80041d4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
		voltage = voltage_measured * calibration_factor;
 80041d8:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 80041dc:	edd7 7a53 	vldr	s15, [r7, #332]	; 0x14c
 80041e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e4:	edc7 7a4f 	vstr	s15, [r7, #316]	; 0x13c
		current = voltage * sensor_ratio;
 80041e8:	ed97 7a4f 	vldr	s14, [r7, #316]	; 0x13c
 80041ec:	edd7 7a52 	vldr	s15, [r7, #328]	; 0x148
 80041f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041f4:	edc7 7a55 	vstr	s15, [r7, #340]	; 0x154
		power = current * 230;
 80041f8:	edd7 7a55 	vldr	s15, [r7, #340]	; 0x154
 80041fc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80042cc <main+0x164>
 8004200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004204:	edc7 7a54 	vstr	s15, [r7, #336]	; 0x150
		//Smoothing the measurement and compensating environmental influences
		if(voltage <= 0.03){
 8004208:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800420c:	f000 fa04 	bl	8004618 <__aeabi_f2d>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	4610      	mov	r0, r2
 8004216:	4619      	mov	r1, r3
 8004218:	a323      	add	r3, pc, #140	; (adr r3, 80042a8 <main+0x140>)
 800421a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421e:	f000 fccb 	bl	8004bb8 <__aeabi_dcmple>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d007      	beq.n	8004238 <main+0xd0>
			current = 0;
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
			power = 0;
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
		}

		//VOLTAGE STRING
		char voltage_str [100];
		float2string(voltage, "Voltage:", "V", voltage_str);
 8004238:	f107 030c 	add.w	r3, r7, #12
 800423c:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8004240:	4923      	ldr	r1, [pc, #140]	; (80042d0 <main+0x168>)
 8004242:	4a24      	ldr	r2, [pc, #144]	; (80042d4 <main+0x16c>)
 8004244:	f7ff ff2c 	bl	80040a0 <float2string>
		//CURRENT STRING
		char current_str [100];
		float2string(current, "Current:", "A", current_str);
 8004248:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800424c:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 8004250:	4921      	ldr	r1, [pc, #132]	; (80042d8 <main+0x170>)
 8004252:	4a22      	ldr	r2, [pc, #136]	; (80042dc <main+0x174>)
 8004254:	f7ff ff24 	bl	80040a0 <float2string>
		//POWER STRING
		char power_str [100];
		float2string(power, "Power:", "W", power_str);
 8004258:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800425c:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8004260:	491f      	ldr	r1, [pc, #124]	; (80042e0 <main+0x178>)
 8004262:	4a20      	ldr	r2, [pc, #128]	; (80042e4 <main+0x17c>)
 8004264:	f7ff ff1c 	bl	80040a0 <float2string>

		//DISPLAY THE STRING'S
		ssd1306_text(voltage_str, current_str, power_str);
 8004268:	f107 010c 	add.w	r1, r7, #12
 800426c:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8004270:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004274:	4608      	mov	r0, r1
 8004276:	4611      	mov	r1, r2
 8004278:	461a      	mov	r2, r3
 800427a:	f7ff fedf 	bl	800403c <ssd1306_text>

		//DAC FROM 0.3V TO 2.5V
		uint16_t power_out = power;
 800427e:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 8004282:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004286:	edc7 7a01 	vstr	s15, [r7, #4]
 800428a:	88bb      	ldrh	r3, [r7, #4]
 800428c:	f8a7 313a 	strh.w	r3, [r7, #314]	; 0x13a
		DAC_SingleValue_SetValue_u16(&DAC_0, power_out);
 8004290:	f8b7 313a 	ldrh.w	r3, [r7, #314]	; 0x13a
 8004294:	4814      	ldr	r0, [pc, #80]	; (80042e8 <main+0x180>)
 8004296:	4619      	mov	r1, r3
 8004298:	f7ff fb74 	bl	8003984 <DAC_SingleValue_SetValue_u16>
	}
 800429c:	e77e      	b.n	800419c <main+0x34>
 800429e:	bf00      	nop
 80042a0:	66666666 	.word	0x66666666
 80042a4:	3f4a6666 	.word	0x3f4a6666
 80042a8:	eb851eb8 	.word	0xeb851eb8
 80042ac:	3f9eb851 	.word	0x3f9eb851
 80042b0:	3eb97247 	.word	0x3eb97247
 80042b4:	41200000 	.word	0x41200000
 80042b8:	2000ffc0 	.word	0x2000ffc0
 80042bc:	10624dd3 	.word	0x10624dd3
 80042c0:	20000034 	.word	0x20000034
 80042c4:	0800400d 	.word	0x0800400d
 80042c8:	200003a8 	.word	0x200003a8
 80042cc:	43660000 	.word	0x43660000
 80042d0:	08005c68 	.word	0x08005c68
 80042d4:	08005c74 	.word	0x08005c74
 80042d8:	08005c78 	.word	0x08005c78
 80042dc:	08005c84 	.word	0x08005c84
 80042e0:	08005c88 	.word	0x08005c88
 80042e4:	08005c90 	.word	0x08005c90
 80042e8:	2000009c 	.word	0x2000009c
 80042ec:	f3af 8000 	nop.w

080042f0 <trunc>:
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80042f6:	f2a6 34ff 	subw	r4, r6, #1023	; 0x3ff
 80042fa:	2c13      	cmp	r4, #19
 80042fc:	460b      	mov	r3, r1
 80042fe:	460d      	mov	r5, r1
 8004300:	dc0d      	bgt.n	800431e <trunc+0x2e>
 8004302:	2c00      	cmp	r4, #0
 8004304:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004308:	db1a      	blt.n	8004340 <trunc+0x50>
 800430a:	4b10      	ldr	r3, [pc, #64]	; (800434c <trunc+0x5c>)
 800430c:	4123      	asrs	r3, r4
 800430e:	ea25 0503 	bic.w	r5, r5, r3
 8004312:	2200      	movs	r2, #0
 8004314:	ea45 0301 	orr.w	r3, r5, r1
 8004318:	4610      	mov	r0, r2
 800431a:	4619      	mov	r1, r3
 800431c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800431e:	2c33      	cmp	r4, #51	; 0x33
 8004320:	4602      	mov	r2, r0
 8004322:	dd03      	ble.n	800432c <trunc+0x3c>
 8004324:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8004328:	d00d      	beq.n	8004346 <trunc+0x56>
 800432a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800432c:	f2a6 4613 	subw	r6, r6, #1043	; 0x413
 8004330:	f04f 31ff 	mov.w	r1, #4294967295
 8004334:	40f1      	lsrs	r1, r6
 8004336:	ea20 0201 	bic.w	r2, r0, r1
 800433a:	4610      	mov	r0, r2
 800433c:	4629      	mov	r1, r5
 800433e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004340:	2200      	movs	r2, #0
 8004342:	4610      	mov	r0, r2
 8004344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004346:	f000 f809 	bl	800435c <__adddf3>
 800434a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800434c:	000fffff 	.word	0x000fffff

08004350 <__aeabi_drsub>:
 8004350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8004354:	e002      	b.n	800435c <__adddf3>
 8004356:	bf00      	nop

08004358 <__aeabi_dsub>:
 8004358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800435c <__adddf3>:
 800435c:	b530      	push	{r4, r5, lr}
 800435e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8004362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8004366:	ea94 0f05 	teq	r4, r5
 800436a:	bf08      	it	eq
 800436c:	ea90 0f02 	teqeq	r0, r2
 8004370:	bf1f      	itttt	ne
 8004372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8004376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800437a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800437e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004382:	f000 80e2 	beq.w	800454a <__adddf3+0x1ee>
 8004386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800438a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800438e:	bfb8      	it	lt
 8004390:	426d      	neglt	r5, r5
 8004392:	dd0c      	ble.n	80043ae <__adddf3+0x52>
 8004394:	442c      	add	r4, r5
 8004396:	ea80 0202 	eor.w	r2, r0, r2
 800439a:	ea81 0303 	eor.w	r3, r1, r3
 800439e:	ea82 0000 	eor.w	r0, r2, r0
 80043a2:	ea83 0101 	eor.w	r1, r3, r1
 80043a6:	ea80 0202 	eor.w	r2, r0, r2
 80043aa:	ea81 0303 	eor.w	r3, r1, r3
 80043ae:	2d36      	cmp	r5, #54	; 0x36
 80043b0:	bf88      	it	hi
 80043b2:	bd30      	pophi	{r4, r5, pc}
 80043b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80043b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80043bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80043c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80043c4:	d002      	beq.n	80043cc <__adddf3+0x70>
 80043c6:	4240      	negs	r0, r0
 80043c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80043cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80043d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80043d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80043d8:	d002      	beq.n	80043e0 <__adddf3+0x84>
 80043da:	4252      	negs	r2, r2
 80043dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80043e0:	ea94 0f05 	teq	r4, r5
 80043e4:	f000 80a7 	beq.w	8004536 <__adddf3+0x1da>
 80043e8:	f1a4 0401 	sub.w	r4, r4, #1
 80043ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80043f0:	db0d      	blt.n	800440e <__adddf3+0xb2>
 80043f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80043f6:	fa22 f205 	lsr.w	r2, r2, r5
 80043fa:	1880      	adds	r0, r0, r2
 80043fc:	f141 0100 	adc.w	r1, r1, #0
 8004400:	fa03 f20e 	lsl.w	r2, r3, lr
 8004404:	1880      	adds	r0, r0, r2
 8004406:	fa43 f305 	asr.w	r3, r3, r5
 800440a:	4159      	adcs	r1, r3
 800440c:	e00e      	b.n	800442c <__adddf3+0xd0>
 800440e:	f1a5 0520 	sub.w	r5, r5, #32
 8004412:	f10e 0e20 	add.w	lr, lr, #32
 8004416:	2a01      	cmp	r2, #1
 8004418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800441c:	bf28      	it	cs
 800441e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8004422:	fa43 f305 	asr.w	r3, r3, r5
 8004426:	18c0      	adds	r0, r0, r3
 8004428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800442c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004430:	d507      	bpl.n	8004442 <__adddf3+0xe6>
 8004432:	f04f 0e00 	mov.w	lr, #0
 8004436:	f1dc 0c00 	rsbs	ip, ip, #0
 800443a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800443e:	eb6e 0101 	sbc.w	r1, lr, r1
 8004442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004446:	d31b      	bcc.n	8004480 <__adddf3+0x124>
 8004448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800444c:	d30c      	bcc.n	8004468 <__adddf3+0x10c>
 800444e:	0849      	lsrs	r1, r1, #1
 8004450:	ea5f 0030 	movs.w	r0, r0, rrx
 8004454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8004458:	f104 0401 	add.w	r4, r4, #1
 800445c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8004460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8004464:	f080 809a 	bcs.w	800459c <__adddf3+0x240>
 8004468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800446c:	bf08      	it	eq
 800446e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004472:	f150 0000 	adcs.w	r0, r0, #0
 8004476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800447a:	ea41 0105 	orr.w	r1, r1, r5
 800447e:	bd30      	pop	{r4, r5, pc}
 8004480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004484:	4140      	adcs	r0, r0
 8004486:	eb41 0101 	adc.w	r1, r1, r1
 800448a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800448e:	f1a4 0401 	sub.w	r4, r4, #1
 8004492:	d1e9      	bne.n	8004468 <__adddf3+0x10c>
 8004494:	f091 0f00 	teq	r1, #0
 8004498:	bf04      	itt	eq
 800449a:	4601      	moveq	r1, r0
 800449c:	2000      	moveq	r0, #0
 800449e:	fab1 f381 	clz	r3, r1
 80044a2:	bf08      	it	eq
 80044a4:	3320      	addeq	r3, #32
 80044a6:	f1a3 030b 	sub.w	r3, r3, #11
 80044aa:	f1b3 0220 	subs.w	r2, r3, #32
 80044ae:	da0c      	bge.n	80044ca <__adddf3+0x16e>
 80044b0:	320c      	adds	r2, #12
 80044b2:	dd08      	ble.n	80044c6 <__adddf3+0x16a>
 80044b4:	f102 0c14 	add.w	ip, r2, #20
 80044b8:	f1c2 020c 	rsb	r2, r2, #12
 80044bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80044c0:	fa21 f102 	lsr.w	r1, r1, r2
 80044c4:	e00c      	b.n	80044e0 <__adddf3+0x184>
 80044c6:	f102 0214 	add.w	r2, r2, #20
 80044ca:	bfd8      	it	le
 80044cc:	f1c2 0c20 	rsble	ip, r2, #32
 80044d0:	fa01 f102 	lsl.w	r1, r1, r2
 80044d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80044d8:	bfdc      	itt	le
 80044da:	ea41 010c 	orrle.w	r1, r1, ip
 80044de:	4090      	lslle	r0, r2
 80044e0:	1ae4      	subs	r4, r4, r3
 80044e2:	bfa2      	ittt	ge
 80044e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80044e8:	4329      	orrge	r1, r5
 80044ea:	bd30      	popge	{r4, r5, pc}
 80044ec:	ea6f 0404 	mvn.w	r4, r4
 80044f0:	3c1f      	subs	r4, #31
 80044f2:	da1c      	bge.n	800452e <__adddf3+0x1d2>
 80044f4:	340c      	adds	r4, #12
 80044f6:	dc0e      	bgt.n	8004516 <__adddf3+0x1ba>
 80044f8:	f104 0414 	add.w	r4, r4, #20
 80044fc:	f1c4 0220 	rsb	r2, r4, #32
 8004500:	fa20 f004 	lsr.w	r0, r0, r4
 8004504:	fa01 f302 	lsl.w	r3, r1, r2
 8004508:	ea40 0003 	orr.w	r0, r0, r3
 800450c:	fa21 f304 	lsr.w	r3, r1, r4
 8004510:	ea45 0103 	orr.w	r1, r5, r3
 8004514:	bd30      	pop	{r4, r5, pc}
 8004516:	f1c4 040c 	rsb	r4, r4, #12
 800451a:	f1c4 0220 	rsb	r2, r4, #32
 800451e:	fa20 f002 	lsr.w	r0, r0, r2
 8004522:	fa01 f304 	lsl.w	r3, r1, r4
 8004526:	ea40 0003 	orr.w	r0, r0, r3
 800452a:	4629      	mov	r1, r5
 800452c:	bd30      	pop	{r4, r5, pc}
 800452e:	fa21 f004 	lsr.w	r0, r1, r4
 8004532:	4629      	mov	r1, r5
 8004534:	bd30      	pop	{r4, r5, pc}
 8004536:	f094 0f00 	teq	r4, #0
 800453a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800453e:	bf06      	itte	eq
 8004540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004544:	3401      	addeq	r4, #1
 8004546:	3d01      	subne	r5, #1
 8004548:	e74e      	b.n	80043e8 <__adddf3+0x8c>
 800454a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800454e:	bf18      	it	ne
 8004550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004554:	d029      	beq.n	80045aa <__adddf3+0x24e>
 8004556:	ea94 0f05 	teq	r4, r5
 800455a:	bf08      	it	eq
 800455c:	ea90 0f02 	teqeq	r0, r2
 8004560:	d005      	beq.n	800456e <__adddf3+0x212>
 8004562:	ea54 0c00 	orrs.w	ip, r4, r0
 8004566:	bf04      	itt	eq
 8004568:	4619      	moveq	r1, r3
 800456a:	4610      	moveq	r0, r2
 800456c:	bd30      	pop	{r4, r5, pc}
 800456e:	ea91 0f03 	teq	r1, r3
 8004572:	bf1e      	ittt	ne
 8004574:	2100      	movne	r1, #0
 8004576:	2000      	movne	r0, #0
 8004578:	bd30      	popne	{r4, r5, pc}
 800457a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800457e:	d105      	bne.n	800458c <__adddf3+0x230>
 8004580:	0040      	lsls	r0, r0, #1
 8004582:	4149      	adcs	r1, r1
 8004584:	bf28      	it	cs
 8004586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800458a:	bd30      	pop	{r4, r5, pc}
 800458c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004590:	bf3c      	itt	cc
 8004592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8004596:	bd30      	popcc	{r4, r5, pc}
 8004598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800459c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80045a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80045a4:	f04f 0000 	mov.w	r0, #0
 80045a8:	bd30      	pop	{r4, r5, pc}
 80045aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80045ae:	bf1a      	itte	ne
 80045b0:	4619      	movne	r1, r3
 80045b2:	4610      	movne	r0, r2
 80045b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80045b8:	bf1c      	itt	ne
 80045ba:	460b      	movne	r3, r1
 80045bc:	4602      	movne	r2, r0
 80045be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80045c2:	bf06      	itte	eq
 80045c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80045c8:	ea91 0f03 	teqeq	r1, r3
 80045cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80045d0:	bd30      	pop	{r4, r5, pc}
 80045d2:	bf00      	nop

080045d4 <__aeabi_ui2d>:
 80045d4:	f090 0f00 	teq	r0, #0
 80045d8:	bf04      	itt	eq
 80045da:	2100      	moveq	r1, #0
 80045dc:	4770      	bxeq	lr
 80045de:	b530      	push	{r4, r5, lr}
 80045e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80045e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80045e8:	f04f 0500 	mov.w	r5, #0
 80045ec:	f04f 0100 	mov.w	r1, #0
 80045f0:	e750      	b.n	8004494 <__adddf3+0x138>
 80045f2:	bf00      	nop

080045f4 <__aeabi_i2d>:
 80045f4:	f090 0f00 	teq	r0, #0
 80045f8:	bf04      	itt	eq
 80045fa:	2100      	moveq	r1, #0
 80045fc:	4770      	bxeq	lr
 80045fe:	b530      	push	{r4, r5, lr}
 8004600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800460c:	bf48      	it	mi
 800460e:	4240      	negmi	r0, r0
 8004610:	f04f 0100 	mov.w	r1, #0
 8004614:	e73e      	b.n	8004494 <__adddf3+0x138>
 8004616:	bf00      	nop

08004618 <__aeabi_f2d>:
 8004618:	0042      	lsls	r2, r0, #1
 800461a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800461e:	ea4f 0131 	mov.w	r1, r1, rrx
 8004622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004626:	bf1f      	itttt	ne
 8004628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800462c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004634:	4770      	bxne	lr
 8004636:	f092 0f00 	teq	r2, #0
 800463a:	bf14      	ite	ne
 800463c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004640:	4770      	bxeq	lr
 8004642:	b530      	push	{r4, r5, lr}
 8004644:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004648:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800464c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004650:	e720      	b.n	8004494 <__adddf3+0x138>
 8004652:	bf00      	nop

08004654 <__aeabi_ul2d>:
 8004654:	ea50 0201 	orrs.w	r2, r0, r1
 8004658:	bf08      	it	eq
 800465a:	4770      	bxeq	lr
 800465c:	b530      	push	{r4, r5, lr}
 800465e:	f04f 0500 	mov.w	r5, #0
 8004662:	e00a      	b.n	800467a <__aeabi_l2d+0x16>

08004664 <__aeabi_l2d>:
 8004664:	ea50 0201 	orrs.w	r2, r0, r1
 8004668:	bf08      	it	eq
 800466a:	4770      	bxeq	lr
 800466c:	b530      	push	{r4, r5, lr}
 800466e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8004672:	d502      	bpl.n	800467a <__aeabi_l2d+0x16>
 8004674:	4240      	negs	r0, r0
 8004676:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800467a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800467e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004682:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004686:	f43f aedc 	beq.w	8004442 <__adddf3+0xe6>
 800468a:	f04f 0203 	mov.w	r2, #3
 800468e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004692:	bf18      	it	ne
 8004694:	3203      	addne	r2, #3
 8004696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800469a:	bf18      	it	ne
 800469c:	3203      	addne	r2, #3
 800469e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80046a2:	f1c2 0320 	rsb	r3, r2, #32
 80046a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80046aa:	fa20 f002 	lsr.w	r0, r0, r2
 80046ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80046b2:	ea40 000e 	orr.w	r0, r0, lr
 80046b6:	fa21 f102 	lsr.w	r1, r1, r2
 80046ba:	4414      	add	r4, r2
 80046bc:	e6c1      	b.n	8004442 <__adddf3+0xe6>
 80046be:	bf00      	nop

080046c0 <__aeabi_dmul>:
 80046c0:	b570      	push	{r4, r5, r6, lr}
 80046c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80046c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80046ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80046ce:	bf1d      	ittte	ne
 80046d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80046d4:	ea94 0f0c 	teqne	r4, ip
 80046d8:	ea95 0f0c 	teqne	r5, ip
 80046dc:	f000 f8de 	bleq	800489c <__aeabi_dmul+0x1dc>
 80046e0:	442c      	add	r4, r5
 80046e2:	ea81 0603 	eor.w	r6, r1, r3
 80046e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80046ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80046ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80046f2:	bf18      	it	ne
 80046f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80046f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80046fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004700:	d038      	beq.n	8004774 <__aeabi_dmul+0xb4>
 8004702:	fba0 ce02 	umull	ip, lr, r0, r2
 8004706:	f04f 0500 	mov.w	r5, #0
 800470a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800470e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004712:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004716:	f04f 0600 	mov.w	r6, #0
 800471a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800471e:	f09c 0f00 	teq	ip, #0
 8004722:	bf18      	it	ne
 8004724:	f04e 0e01 	orrne.w	lr, lr, #1
 8004728:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800472c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004730:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004734:	d204      	bcs.n	8004740 <__aeabi_dmul+0x80>
 8004736:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800473a:	416d      	adcs	r5, r5
 800473c:	eb46 0606 	adc.w	r6, r6, r6
 8004740:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004744:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004748:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800474c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004750:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004754:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004758:	bf88      	it	hi
 800475a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800475e:	d81e      	bhi.n	800479e <__aeabi_dmul+0xde>
 8004760:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004764:	bf08      	it	eq
 8004766:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800476a:	f150 0000 	adcs.w	r0, r0, #0
 800476e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004778:	ea46 0101 	orr.w	r1, r6, r1
 800477c:	ea40 0002 	orr.w	r0, r0, r2
 8004780:	ea81 0103 	eor.w	r1, r1, r3
 8004784:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004788:	bfc2      	ittt	gt
 800478a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800478e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004792:	bd70      	popgt	{r4, r5, r6, pc}
 8004794:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004798:	f04f 0e00 	mov.w	lr, #0
 800479c:	3c01      	subs	r4, #1
 800479e:	f300 80ab 	bgt.w	80048f8 <__aeabi_dmul+0x238>
 80047a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80047a6:	bfde      	ittt	le
 80047a8:	2000      	movle	r0, #0
 80047aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80047ae:	bd70      	pople	{r4, r5, r6, pc}
 80047b0:	f1c4 0400 	rsb	r4, r4, #0
 80047b4:	3c20      	subs	r4, #32
 80047b6:	da35      	bge.n	8004824 <__aeabi_dmul+0x164>
 80047b8:	340c      	adds	r4, #12
 80047ba:	dc1b      	bgt.n	80047f4 <__aeabi_dmul+0x134>
 80047bc:	f104 0414 	add.w	r4, r4, #20
 80047c0:	f1c4 0520 	rsb	r5, r4, #32
 80047c4:	fa00 f305 	lsl.w	r3, r0, r5
 80047c8:	fa20 f004 	lsr.w	r0, r0, r4
 80047cc:	fa01 f205 	lsl.w	r2, r1, r5
 80047d0:	ea40 0002 	orr.w	r0, r0, r2
 80047d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80047d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80047dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80047e0:	fa21 f604 	lsr.w	r6, r1, r4
 80047e4:	eb42 0106 	adc.w	r1, r2, r6
 80047e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80047ec:	bf08      	it	eq
 80047ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80047f2:	bd70      	pop	{r4, r5, r6, pc}
 80047f4:	f1c4 040c 	rsb	r4, r4, #12
 80047f8:	f1c4 0520 	rsb	r5, r4, #32
 80047fc:	fa00 f304 	lsl.w	r3, r0, r4
 8004800:	fa20 f005 	lsr.w	r0, r0, r5
 8004804:	fa01 f204 	lsl.w	r2, r1, r4
 8004808:	ea40 0002 	orr.w	r0, r0, r2
 800480c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004810:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004814:	f141 0100 	adc.w	r1, r1, #0
 8004818:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800481c:	bf08      	it	eq
 800481e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004822:	bd70      	pop	{r4, r5, r6, pc}
 8004824:	f1c4 0520 	rsb	r5, r4, #32
 8004828:	fa00 f205 	lsl.w	r2, r0, r5
 800482c:	ea4e 0e02 	orr.w	lr, lr, r2
 8004830:	fa20 f304 	lsr.w	r3, r0, r4
 8004834:	fa01 f205 	lsl.w	r2, r1, r5
 8004838:	ea43 0302 	orr.w	r3, r3, r2
 800483c:	fa21 f004 	lsr.w	r0, r1, r4
 8004840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004844:	fa21 f204 	lsr.w	r2, r1, r4
 8004848:	ea20 0002 	bic.w	r0, r0, r2
 800484c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004854:	bf08      	it	eq
 8004856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800485a:	bd70      	pop	{r4, r5, r6, pc}
 800485c:	f094 0f00 	teq	r4, #0
 8004860:	d10f      	bne.n	8004882 <__aeabi_dmul+0x1c2>
 8004862:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004866:	0040      	lsls	r0, r0, #1
 8004868:	eb41 0101 	adc.w	r1, r1, r1
 800486c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004870:	bf08      	it	eq
 8004872:	3c01      	subeq	r4, #1
 8004874:	d0f7      	beq.n	8004866 <__aeabi_dmul+0x1a6>
 8004876:	ea41 0106 	orr.w	r1, r1, r6
 800487a:	f095 0f00 	teq	r5, #0
 800487e:	bf18      	it	ne
 8004880:	4770      	bxne	lr
 8004882:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004886:	0052      	lsls	r2, r2, #1
 8004888:	eb43 0303 	adc.w	r3, r3, r3
 800488c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004890:	bf08      	it	eq
 8004892:	3d01      	subeq	r5, #1
 8004894:	d0f7      	beq.n	8004886 <__aeabi_dmul+0x1c6>
 8004896:	ea43 0306 	orr.w	r3, r3, r6
 800489a:	4770      	bx	lr
 800489c:	ea94 0f0c 	teq	r4, ip
 80048a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80048a4:	bf18      	it	ne
 80048a6:	ea95 0f0c 	teqne	r5, ip
 80048aa:	d00c      	beq.n	80048c6 <__aeabi_dmul+0x206>
 80048ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80048b0:	bf18      	it	ne
 80048b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80048b6:	d1d1      	bne.n	800485c <__aeabi_dmul+0x19c>
 80048b8:	ea81 0103 	eor.w	r1, r1, r3
 80048bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80048c0:	f04f 0000 	mov.w	r0, #0
 80048c4:	bd70      	pop	{r4, r5, r6, pc}
 80048c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80048ca:	bf06      	itte	eq
 80048cc:	4610      	moveq	r0, r2
 80048ce:	4619      	moveq	r1, r3
 80048d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80048d4:	d019      	beq.n	800490a <__aeabi_dmul+0x24a>
 80048d6:	ea94 0f0c 	teq	r4, ip
 80048da:	d102      	bne.n	80048e2 <__aeabi_dmul+0x222>
 80048dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80048e0:	d113      	bne.n	800490a <__aeabi_dmul+0x24a>
 80048e2:	ea95 0f0c 	teq	r5, ip
 80048e6:	d105      	bne.n	80048f4 <__aeabi_dmul+0x234>
 80048e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80048ec:	bf1c      	itt	ne
 80048ee:	4610      	movne	r0, r2
 80048f0:	4619      	movne	r1, r3
 80048f2:	d10a      	bne.n	800490a <__aeabi_dmul+0x24a>
 80048f4:	ea81 0103 	eor.w	r1, r1, r3
 80048f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80048fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004900:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004904:	f04f 0000 	mov.w	r0, #0
 8004908:	bd70      	pop	{r4, r5, r6, pc}
 800490a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800490e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004912:	bd70      	pop	{r4, r5, r6, pc}

08004914 <__aeabi_ddiv>:
 8004914:	b570      	push	{r4, r5, r6, lr}
 8004916:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800491a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800491e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004922:	bf1d      	ittte	ne
 8004924:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004928:	ea94 0f0c 	teqne	r4, ip
 800492c:	ea95 0f0c 	teqne	r5, ip
 8004930:	f000 f8a7 	bleq	8004a82 <__aeabi_ddiv+0x16e>
 8004934:	eba4 0405 	sub.w	r4, r4, r5
 8004938:	ea81 0e03 	eor.w	lr, r1, r3
 800493c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004940:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004944:	f000 8088 	beq.w	8004a58 <__aeabi_ddiv+0x144>
 8004948:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800494c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004950:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004954:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004958:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800495c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004960:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004964:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004968:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800496c:	429d      	cmp	r5, r3
 800496e:	bf08      	it	eq
 8004970:	4296      	cmpeq	r6, r2
 8004972:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004976:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800497a:	d202      	bcs.n	8004982 <__aeabi_ddiv+0x6e>
 800497c:	085b      	lsrs	r3, r3, #1
 800497e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004982:	1ab6      	subs	r6, r6, r2
 8004984:	eb65 0503 	sbc.w	r5, r5, r3
 8004988:	085b      	lsrs	r3, r3, #1
 800498a:	ea4f 0232 	mov.w	r2, r2, rrx
 800498e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004992:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004996:	ebb6 0e02 	subs.w	lr, r6, r2
 800499a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800499e:	bf22      	ittt	cs
 80049a0:	1ab6      	subcs	r6, r6, r2
 80049a2:	4675      	movcs	r5, lr
 80049a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80049a8:	085b      	lsrs	r3, r3, #1
 80049aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80049ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80049b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80049b6:	bf22      	ittt	cs
 80049b8:	1ab6      	subcs	r6, r6, r2
 80049ba:	4675      	movcs	r5, lr
 80049bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80049c0:	085b      	lsrs	r3, r3, #1
 80049c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80049c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80049ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80049ce:	bf22      	ittt	cs
 80049d0:	1ab6      	subcs	r6, r6, r2
 80049d2:	4675      	movcs	r5, lr
 80049d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80049d8:	085b      	lsrs	r3, r3, #1
 80049da:	ea4f 0232 	mov.w	r2, r2, rrx
 80049de:	ebb6 0e02 	subs.w	lr, r6, r2
 80049e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80049e6:	bf22      	ittt	cs
 80049e8:	1ab6      	subcs	r6, r6, r2
 80049ea:	4675      	movcs	r5, lr
 80049ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80049f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80049f4:	d018      	beq.n	8004a28 <__aeabi_ddiv+0x114>
 80049f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80049fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80049fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8004a02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004a06:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004a0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004a0e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8004a12:	d1c0      	bne.n	8004996 <__aeabi_ddiv+0x82>
 8004a14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004a18:	d10b      	bne.n	8004a32 <__aeabi_ddiv+0x11e>
 8004a1a:	ea41 0100 	orr.w	r1, r1, r0
 8004a1e:	f04f 0000 	mov.w	r0, #0
 8004a22:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004a26:	e7b6      	b.n	8004996 <__aeabi_ddiv+0x82>
 8004a28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004a2c:	bf04      	itt	eq
 8004a2e:	4301      	orreq	r1, r0
 8004a30:	2000      	moveq	r0, #0
 8004a32:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004a36:	bf88      	it	hi
 8004a38:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004a3c:	f63f aeaf 	bhi.w	800479e <__aeabi_dmul+0xde>
 8004a40:	ebb5 0c03 	subs.w	ip, r5, r3
 8004a44:	bf04      	itt	eq
 8004a46:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004a4a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004a4e:	f150 0000 	adcs.w	r0, r0, #0
 8004a52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004a56:	bd70      	pop	{r4, r5, r6, pc}
 8004a58:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004a5c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004a60:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004a64:	bfc2      	ittt	gt
 8004a66:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004a6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004a6e:	bd70      	popgt	{r4, r5, r6, pc}
 8004a70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004a74:	f04f 0e00 	mov.w	lr, #0
 8004a78:	3c01      	subs	r4, #1
 8004a7a:	e690      	b.n	800479e <__aeabi_dmul+0xde>
 8004a7c:	ea45 0e06 	orr.w	lr, r5, r6
 8004a80:	e68d      	b.n	800479e <__aeabi_dmul+0xde>
 8004a82:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004a86:	ea94 0f0c 	teq	r4, ip
 8004a8a:	bf08      	it	eq
 8004a8c:	ea95 0f0c 	teqeq	r5, ip
 8004a90:	f43f af3b 	beq.w	800490a <__aeabi_dmul+0x24a>
 8004a94:	ea94 0f0c 	teq	r4, ip
 8004a98:	d10a      	bne.n	8004ab0 <__aeabi_ddiv+0x19c>
 8004a9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004a9e:	f47f af34 	bne.w	800490a <__aeabi_dmul+0x24a>
 8004aa2:	ea95 0f0c 	teq	r5, ip
 8004aa6:	f47f af25 	bne.w	80048f4 <__aeabi_dmul+0x234>
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4619      	mov	r1, r3
 8004aae:	e72c      	b.n	800490a <__aeabi_dmul+0x24a>
 8004ab0:	ea95 0f0c 	teq	r5, ip
 8004ab4:	d106      	bne.n	8004ac4 <__aeabi_ddiv+0x1b0>
 8004ab6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004aba:	f43f aefd 	beq.w	80048b8 <__aeabi_dmul+0x1f8>
 8004abe:	4610      	mov	r0, r2
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	e722      	b.n	800490a <__aeabi_dmul+0x24a>
 8004ac4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004ac8:	bf18      	it	ne
 8004aca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004ace:	f47f aec5 	bne.w	800485c <__aeabi_dmul+0x19c>
 8004ad2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004ad6:	f47f af0d 	bne.w	80048f4 <__aeabi_dmul+0x234>
 8004ada:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004ade:	f47f aeeb 	bne.w	80048b8 <__aeabi_dmul+0x1f8>
 8004ae2:	e712      	b.n	800490a <__aeabi_dmul+0x24a>

08004ae4 <__gedf2>:
 8004ae4:	f04f 3cff 	mov.w	ip, #4294967295
 8004ae8:	e006      	b.n	8004af8 <__cmpdf2+0x4>
 8004aea:	bf00      	nop

08004aec <__ledf2>:
 8004aec:	f04f 0c01 	mov.w	ip, #1
 8004af0:	e002      	b.n	8004af8 <__cmpdf2+0x4>
 8004af2:	bf00      	nop

08004af4 <__cmpdf2>:
 8004af4:	f04f 0c01 	mov.w	ip, #1
 8004af8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004b08:	bf18      	it	ne
 8004b0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004b0e:	d01b      	beq.n	8004b48 <__cmpdf2+0x54>
 8004b10:	b001      	add	sp, #4
 8004b12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004b16:	bf0c      	ite	eq
 8004b18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004b1c:	ea91 0f03 	teqne	r1, r3
 8004b20:	bf02      	ittt	eq
 8004b22:	ea90 0f02 	teqeq	r0, r2
 8004b26:	2000      	moveq	r0, #0
 8004b28:	4770      	bxeq	lr
 8004b2a:	f110 0f00 	cmn.w	r0, #0
 8004b2e:	ea91 0f03 	teq	r1, r3
 8004b32:	bf58      	it	pl
 8004b34:	4299      	cmppl	r1, r3
 8004b36:	bf08      	it	eq
 8004b38:	4290      	cmpeq	r0, r2
 8004b3a:	bf2c      	ite	cs
 8004b3c:	17d8      	asrcs	r0, r3, #31
 8004b3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004b42:	f040 0001 	orr.w	r0, r0, #1
 8004b46:	4770      	bx	lr
 8004b48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b50:	d102      	bne.n	8004b58 <__cmpdf2+0x64>
 8004b52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004b56:	d107      	bne.n	8004b68 <__cmpdf2+0x74>
 8004b58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004b5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b60:	d1d6      	bne.n	8004b10 <__cmpdf2+0x1c>
 8004b62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004b66:	d0d3      	beq.n	8004b10 <__cmpdf2+0x1c>
 8004b68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop

08004b70 <__aeabi_cdrcmple>:
 8004b70:	4684      	mov	ip, r0
 8004b72:	4610      	mov	r0, r2
 8004b74:	4662      	mov	r2, ip
 8004b76:	468c      	mov	ip, r1
 8004b78:	4619      	mov	r1, r3
 8004b7a:	4663      	mov	r3, ip
 8004b7c:	e000      	b.n	8004b80 <__aeabi_cdcmpeq>
 8004b7e:	bf00      	nop

08004b80 <__aeabi_cdcmpeq>:
 8004b80:	b501      	push	{r0, lr}
 8004b82:	f7ff ffb7 	bl	8004af4 <__cmpdf2>
 8004b86:	2800      	cmp	r0, #0
 8004b88:	bf48      	it	mi
 8004b8a:	f110 0f00 	cmnmi.w	r0, #0
 8004b8e:	bd01      	pop	{r0, pc}

08004b90 <__aeabi_dcmpeq>:
 8004b90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b94:	f7ff fff4 	bl	8004b80 <__aeabi_cdcmpeq>
 8004b98:	bf0c      	ite	eq
 8004b9a:	2001      	moveq	r0, #1
 8004b9c:	2000      	movne	r0, #0
 8004b9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004ba2:	bf00      	nop

08004ba4 <__aeabi_dcmplt>:
 8004ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004ba8:	f7ff ffea 	bl	8004b80 <__aeabi_cdcmpeq>
 8004bac:	bf34      	ite	cc
 8004bae:	2001      	movcc	r0, #1
 8004bb0:	2000      	movcs	r0, #0
 8004bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8004bb6:	bf00      	nop

08004bb8 <__aeabi_dcmple>:
 8004bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004bbc:	f7ff ffe0 	bl	8004b80 <__aeabi_cdcmpeq>
 8004bc0:	bf94      	ite	ls
 8004bc2:	2001      	movls	r0, #1
 8004bc4:	2000      	movhi	r0, #0
 8004bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8004bca:	bf00      	nop

08004bcc <__aeabi_dcmpge>:
 8004bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004bd0:	f7ff ffce 	bl	8004b70 <__aeabi_cdrcmple>
 8004bd4:	bf94      	ite	ls
 8004bd6:	2001      	movls	r0, #1
 8004bd8:	2000      	movhi	r0, #0
 8004bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8004bde:	bf00      	nop

08004be0 <__aeabi_dcmpgt>:
 8004be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004be4:	f7ff ffc4 	bl	8004b70 <__aeabi_cdrcmple>
 8004be8:	bf34      	ite	cc
 8004bea:	2001      	movcc	r0, #1
 8004bec:	2000      	movcs	r0, #0
 8004bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8004bf2:	bf00      	nop

08004bf4 <__aeabi_d2iz>:
 8004bf4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004bf8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8004bfc:	d215      	bcs.n	8004c2a <__aeabi_d2iz+0x36>
 8004bfe:	d511      	bpl.n	8004c24 <__aeabi_d2iz+0x30>
 8004c00:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8004c04:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004c08:	d912      	bls.n	8004c30 <__aeabi_d2iz+0x3c>
 8004c0a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004c0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c12:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004c16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8004c1e:	bf18      	it	ne
 8004c20:	4240      	negne	r0, r0
 8004c22:	4770      	bx	lr
 8004c24:	f04f 0000 	mov.w	r0, #0
 8004c28:	4770      	bx	lr
 8004c2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004c2e:	d105      	bne.n	8004c3c <__aeabi_d2iz+0x48>
 8004c30:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004c34:	bf08      	it	eq
 8004c36:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8004c3a:	4770      	bx	lr
 8004c3c:	f04f 0000 	mov.w	r0, #0
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop

08004c44 <__aeabi_d2f>:
 8004c44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004c48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8004c4c:	bf24      	itt	cs
 8004c4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8004c52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8004c56:	d90d      	bls.n	8004c74 <__aeabi_d2f+0x30>
 8004c58:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004c5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004c60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004c64:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8004c68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004c6c:	bf08      	it	eq
 8004c6e:	f020 0001 	biceq.w	r0, r0, #1
 8004c72:	4770      	bx	lr
 8004c74:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8004c78:	d121      	bne.n	8004cbe <__aeabi_d2f+0x7a>
 8004c7a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8004c7e:	bfbc      	itt	lt
 8004c80:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8004c84:	4770      	bxlt	lr
 8004c86:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004c8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004c8e:	f1c2 0218 	rsb	r2, r2, #24
 8004c92:	f1c2 0c20 	rsb	ip, r2, #32
 8004c96:	fa10 f30c 	lsls.w	r3, r0, ip
 8004c9a:	fa20 f002 	lsr.w	r0, r0, r2
 8004c9e:	bf18      	it	ne
 8004ca0:	f040 0001 	orrne.w	r0, r0, #1
 8004ca4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004ca8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004cac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004cb0:	ea40 000c 	orr.w	r0, r0, ip
 8004cb4:	fa23 f302 	lsr.w	r3, r3, r2
 8004cb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004cbc:	e7cc      	b.n	8004c58 <__aeabi_d2f+0x14>
 8004cbe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004cc2:	d107      	bne.n	8004cd4 <__aeabi_d2f+0x90>
 8004cc4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004cc8:	bf1e      	ittt	ne
 8004cca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004cce:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004cd2:	4770      	bxne	lr
 8004cd4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8004cd8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004cdc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop

08004ce4 <__errno>:
 8004ce4:	4b01      	ldr	r3, [pc, #4]	; (8004cec <__errno+0x8>)
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	20000168 	.word	0x20000168

08004cf0 <__libc_init_array>:
 8004cf0:	b570      	push	{r4, r5, r6, lr}
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	; (8004d2c <__libc_init_array+0x3c>)
 8004cf4:	4c0e      	ldr	r4, [pc, #56]	; (8004d30 <__libc_init_array+0x40>)
 8004cf6:	1ae4      	subs	r4, r4, r3
 8004cf8:	10a4      	asrs	r4, r4, #2
 8004cfa:	2500      	movs	r5, #0
 8004cfc:	461e      	mov	r6, r3
 8004cfe:	42a5      	cmp	r5, r4
 8004d00:	d004      	beq.n	8004d0c <__libc_init_array+0x1c>
 8004d02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d06:	4798      	blx	r3
 8004d08:	3501      	adds	r5, #1
 8004d0a:	e7f8      	b.n	8004cfe <__libc_init_array+0xe>
 8004d0c:	f7fd fdc0 	bl	8002890 <_init>
 8004d10:	4c08      	ldr	r4, [pc, #32]	; (8004d34 <__libc_init_array+0x44>)
 8004d12:	4b09      	ldr	r3, [pc, #36]	; (8004d38 <__libc_init_array+0x48>)
 8004d14:	1ae4      	subs	r4, r4, r3
 8004d16:	10a4      	asrs	r4, r4, #2
 8004d18:	2500      	movs	r5, #0
 8004d1a:	461e      	mov	r6, r3
 8004d1c:	42a5      	cmp	r5, r4
 8004d1e:	d004      	beq.n	8004d2a <__libc_init_array+0x3a>
 8004d20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d24:	4798      	blx	r3
 8004d26:	3501      	adds	r5, #1
 8004d28:	e7f8      	b.n	8004d1c <__libc_init_array+0x2c>
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
 8004d2c:	2000016c 	.word	0x2000016c
 8004d30:	2000016c 	.word	0x2000016c
 8004d34:	2000016c 	.word	0x2000016c
 8004d38:	2000016c 	.word	0x2000016c

08004d3c <memcpy>:
 8004d3c:	b510      	push	{r4, lr}
 8004d3e:	1e43      	subs	r3, r0, #1
 8004d40:	440a      	add	r2, r1
 8004d42:	4291      	cmp	r1, r2
 8004d44:	d004      	beq.n	8004d50 <memcpy+0x14>
 8004d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d4e:	e7f8      	b.n	8004d42 <memcpy+0x6>
 8004d50:	bd10      	pop	{r4, pc}
	...

08004d54 <siprintf>:
 8004d54:	b40e      	push	{r1, r2, r3}
 8004d56:	b500      	push	{lr}
 8004d58:	b09c      	sub	sp, #112	; 0x70
 8004d5a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004d5e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004d62:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d66:	9104      	str	r1, [sp, #16]
 8004d68:	9107      	str	r1, [sp, #28]
 8004d6a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004d6e:	ab1d      	add	r3, sp, #116	; 0x74
 8004d70:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004d74:	4908      	ldr	r1, [pc, #32]	; (8004d98 <siprintf+0x44>)
 8004d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d7a:	9002      	str	r0, [sp, #8]
 8004d7c:	9006      	str	r0, [sp, #24]
 8004d7e:	6808      	ldr	r0, [r1, #0]
 8004d80:	9301      	str	r3, [sp, #4]
 8004d82:	a902      	add	r1, sp, #8
 8004d84:	f000 f864 	bl	8004e50 <_svfiprintf_r>
 8004d88:	9b02      	ldr	r3, [sp, #8]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	701a      	strb	r2, [r3, #0]
 8004d8e:	b01c      	add	sp, #112	; 0x70
 8004d90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d94:	b003      	add	sp, #12
 8004d96:	4770      	bx	lr
 8004d98:	20000168 	.word	0x20000168

08004d9c <__ssputs_r>:
 8004d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004da0:	688e      	ldr	r6, [r1, #8]
 8004da2:	42b3      	cmp	r3, r6
 8004da4:	4682      	mov	sl, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	4690      	mov	r8, r2
 8004daa:	4699      	mov	r9, r3
 8004dac:	d340      	bcc.n	8004e30 <__ssputs_r+0x94>
 8004dae:	898a      	ldrh	r2, [r1, #12]
 8004db0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004db4:	d03a      	beq.n	8004e2c <__ssputs_r+0x90>
 8004db6:	6825      	ldr	r5, [r4, #0]
 8004db8:	6909      	ldr	r1, [r1, #16]
 8004dba:	1a6f      	subs	r7, r5, r1
 8004dbc:	6965      	ldr	r5, [r4, #20]
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dc4:	fb95 f5f3 	sdiv	r5, r5, r3
 8004dc8:	1c7b      	adds	r3, r7, #1
 8004dca:	444b      	add	r3, r9
 8004dcc:	429d      	cmp	r5, r3
 8004dce:	bf38      	it	cc
 8004dd0:	461d      	movcc	r5, r3
 8004dd2:	0553      	lsls	r3, r2, #21
 8004dd4:	d50f      	bpl.n	8004df6 <__ssputs_r+0x5a>
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	f000 fb2a 	bl	8005430 <_malloc_r>
 8004ddc:	4606      	mov	r6, r0
 8004dde:	b198      	cbz	r0, 8004e08 <__ssputs_r+0x6c>
 8004de0:	6921      	ldr	r1, [r4, #16]
 8004de2:	463a      	mov	r2, r7
 8004de4:	f7ff ffaa 	bl	8004d3c <memcpy>
 8004de8:	89a3      	ldrh	r3, [r4, #12]
 8004dea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004df2:	81a3      	strh	r3, [r4, #12]
 8004df4:	e013      	b.n	8004e1e <__ssputs_r+0x82>
 8004df6:	462a      	mov	r2, r5
 8004df8:	f000 fb70 	bl	80054dc <_realloc_r>
 8004dfc:	4606      	mov	r6, r0
 8004dfe:	b970      	cbnz	r0, 8004e1e <__ssputs_r+0x82>
 8004e00:	4650      	mov	r0, sl
 8004e02:	6921      	ldr	r1, [r4, #16]
 8004e04:	f000 fad0 	bl	80053a8 <_free_r>
 8004e08:	230c      	movs	r3, #12
 8004e0a:	f8ca 3000 	str.w	r3, [sl]
 8004e0e:	89a3      	ldrh	r3, [r4, #12]
 8004e10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e14:	81a3      	strh	r3, [r4, #12]
 8004e16:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e1e:	6126      	str	r6, [r4, #16]
 8004e20:	6165      	str	r5, [r4, #20]
 8004e22:	443e      	add	r6, r7
 8004e24:	1bed      	subs	r5, r5, r7
 8004e26:	6026      	str	r6, [r4, #0]
 8004e28:	60a5      	str	r5, [r4, #8]
 8004e2a:	464e      	mov	r6, r9
 8004e2c:	45b1      	cmp	r9, r6
 8004e2e:	d200      	bcs.n	8004e32 <__ssputs_r+0x96>
 8004e30:	464e      	mov	r6, r9
 8004e32:	4632      	mov	r2, r6
 8004e34:	6820      	ldr	r0, [r4, #0]
 8004e36:	4641      	mov	r1, r8
 8004e38:	f000 fa9b 	bl	8005372 <memmove>
 8004e3c:	68a3      	ldr	r3, [r4, #8]
 8004e3e:	1b9b      	subs	r3, r3, r6
 8004e40:	60a3      	str	r3, [r4, #8]
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	441e      	add	r6, r3
 8004e46:	6026      	str	r6, [r4, #0]
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004e50 <_svfiprintf_r>:
 8004e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e54:	b09d      	sub	sp, #116	; 0x74
 8004e56:	4606      	mov	r6, r0
 8004e58:	9303      	str	r3, [sp, #12]
 8004e5a:	898b      	ldrh	r3, [r1, #12]
 8004e5c:	061c      	lsls	r4, r3, #24
 8004e5e:	460d      	mov	r5, r1
 8004e60:	4690      	mov	r8, r2
 8004e62:	d50c      	bpl.n	8004e7e <_svfiprintf_r+0x2e>
 8004e64:	690b      	ldr	r3, [r1, #16]
 8004e66:	b953      	cbnz	r3, 8004e7e <_svfiprintf_r+0x2e>
 8004e68:	2140      	movs	r1, #64	; 0x40
 8004e6a:	f000 fae1 	bl	8005430 <_malloc_r>
 8004e6e:	6028      	str	r0, [r5, #0]
 8004e70:	6128      	str	r0, [r5, #16]
 8004e72:	b910      	cbnz	r0, 8004e7a <_svfiprintf_r+0x2a>
 8004e74:	230c      	movs	r3, #12
 8004e76:	6033      	str	r3, [r6, #0]
 8004e78:	e0cc      	b.n	8005014 <_svfiprintf_r+0x1c4>
 8004e7a:	2340      	movs	r3, #64	; 0x40
 8004e7c:	616b      	str	r3, [r5, #20]
 8004e7e:	2300      	movs	r3, #0
 8004e80:	9309      	str	r3, [sp, #36]	; 0x24
 8004e82:	2320      	movs	r3, #32
 8004e84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e88:	2330      	movs	r3, #48	; 0x30
 8004e8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e8e:	4643      	mov	r3, r8
 8004e90:	461c      	mov	r4, r3
 8004e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e96:	b91a      	cbnz	r2, 8004ea0 <_svfiprintf_r+0x50>
 8004e98:	ebb4 0908 	subs.w	r9, r4, r8
 8004e9c:	d00f      	beq.n	8004ebe <_svfiprintf_r+0x6e>
 8004e9e:	e002      	b.n	8004ea6 <_svfiprintf_r+0x56>
 8004ea0:	2a25      	cmp	r2, #37	; 0x25
 8004ea2:	d1f5      	bne.n	8004e90 <_svfiprintf_r+0x40>
 8004ea4:	e7f8      	b.n	8004e98 <_svfiprintf_r+0x48>
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	4642      	mov	r2, r8
 8004eac:	464b      	mov	r3, r9
 8004eae:	f7ff ff75 	bl	8004d9c <__ssputs_r>
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	f000 80a9 	beq.w	800500a <_svfiprintf_r+0x1ba>
 8004eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eba:	444b      	add	r3, r9
 8004ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8004ebe:	7823      	ldrb	r3, [r4, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f000 80a2 	beq.w	800500a <_svfiprintf_r+0x1ba>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ecc:	9304      	str	r3, [sp, #16]
 8004ece:	9307      	str	r3, [sp, #28]
 8004ed0:	9205      	str	r2, [sp, #20]
 8004ed2:	9306      	str	r3, [sp, #24]
 8004ed4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ed8:	931a      	str	r3, [sp, #104]	; 0x68
 8004eda:	f104 0801 	add.w	r8, r4, #1
 8004ede:	4644      	mov	r4, r8
 8004ee0:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800502c <_svfiprintf_r+0x1dc>
 8004ee4:	7821      	ldrb	r1, [r4, #0]
 8004ee6:	4648      	mov	r0, r9
 8004ee8:	2205      	movs	r2, #5
 8004eea:	f000 fa33 	bl	8005354 <memchr>
 8004eee:	f108 0801 	add.w	r8, r8, #1
 8004ef2:	9b04      	ldr	r3, [sp, #16]
 8004ef4:	b130      	cbz	r0, 8004f04 <_svfiprintf_r+0xb4>
 8004ef6:	ebc9 0000 	rsb	r0, r9, r0
 8004efa:	2201      	movs	r2, #1
 8004efc:	4082      	lsls	r2, r0
 8004efe:	4313      	orrs	r3, r2
 8004f00:	9304      	str	r3, [sp, #16]
 8004f02:	e7ec      	b.n	8004ede <_svfiprintf_r+0x8e>
 8004f04:	06d8      	lsls	r0, r3, #27
 8004f06:	bf44      	itt	mi
 8004f08:	2220      	movmi	r2, #32
 8004f0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f0e:	0719      	lsls	r1, r3, #28
 8004f10:	bf44      	itt	mi
 8004f12:	222b      	movmi	r2, #43	; 0x2b
 8004f14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f18:	7822      	ldrb	r2, [r4, #0]
 8004f1a:	2a2a      	cmp	r2, #42	; 0x2a
 8004f1c:	d002      	beq.n	8004f24 <_svfiprintf_r+0xd4>
 8004f1e:	9907      	ldr	r1, [sp, #28]
 8004f20:	4623      	mov	r3, r4
 8004f22:	e00e      	b.n	8004f42 <_svfiprintf_r+0xf2>
 8004f24:	9a03      	ldr	r2, [sp, #12]
 8004f26:	1d11      	adds	r1, r2, #4
 8004f28:	6812      	ldr	r2, [r2, #0]
 8004f2a:	9103      	str	r1, [sp, #12]
 8004f2c:	2a00      	cmp	r2, #0
 8004f2e:	bfbb      	ittet	lt
 8004f30:	4252      	neglt	r2, r2
 8004f32:	f043 0302 	orrlt.w	r3, r3, #2
 8004f36:	9207      	strge	r2, [sp, #28]
 8004f38:	9207      	strlt	r2, [sp, #28]
 8004f3a:	bfb8      	it	lt
 8004f3c:	9304      	strlt	r3, [sp, #16]
 8004f3e:	3401      	adds	r4, #1
 8004f40:	e00a      	b.n	8004f58 <_svfiprintf_r+0x108>
 8004f42:	461c      	mov	r4, r3
 8004f44:	3301      	adds	r3, #1
 8004f46:	7822      	ldrb	r2, [r4, #0]
 8004f48:	3a30      	subs	r2, #48	; 0x30
 8004f4a:	2a09      	cmp	r2, #9
 8004f4c:	d803      	bhi.n	8004f56 <_svfiprintf_r+0x106>
 8004f4e:	200a      	movs	r0, #10
 8004f50:	fb00 2101 	mla	r1, r0, r1, r2
 8004f54:	e7f5      	b.n	8004f42 <_svfiprintf_r+0xf2>
 8004f56:	9107      	str	r1, [sp, #28]
 8004f58:	7823      	ldrb	r3, [r4, #0]
 8004f5a:	2b2e      	cmp	r3, #46	; 0x2e
 8004f5c:	d11a      	bne.n	8004f94 <_svfiprintf_r+0x144>
 8004f5e:	7863      	ldrb	r3, [r4, #1]
 8004f60:	2b2a      	cmp	r3, #42	; 0x2a
 8004f62:	d10a      	bne.n	8004f7a <_svfiprintf_r+0x12a>
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	1d1a      	adds	r2, r3, #4
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	9203      	str	r2, [sp, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	bfb8      	it	lt
 8004f70:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f74:	3402      	adds	r4, #2
 8004f76:	9305      	str	r3, [sp, #20]
 8004f78:	e00c      	b.n	8004f94 <_svfiprintf_r+0x144>
 8004f7a:	1c61      	adds	r1, r4, #1
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	460c      	mov	r4, r1
 8004f80:	3101      	adds	r1, #1
 8004f82:	7823      	ldrb	r3, [r4, #0]
 8004f84:	3b30      	subs	r3, #48	; 0x30
 8004f86:	2b09      	cmp	r3, #9
 8004f88:	d803      	bhi.n	8004f92 <_svfiprintf_r+0x142>
 8004f8a:	200a      	movs	r0, #10
 8004f8c:	fb00 3202 	mla	r2, r0, r2, r3
 8004f90:	e7f5      	b.n	8004f7e <_svfiprintf_r+0x12e>
 8004f92:	9205      	str	r2, [sp, #20]
 8004f94:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8005030 <_svfiprintf_r+0x1e0>
 8004f98:	7821      	ldrb	r1, [r4, #0]
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	2203      	movs	r2, #3
 8004f9e:	f000 f9d9 	bl	8005354 <memchr>
 8004fa2:	b138      	cbz	r0, 8004fb4 <_svfiprintf_r+0x164>
 8004fa4:	9a04      	ldr	r2, [sp, #16]
 8004fa6:	ebc8 0000 	rsb	r0, r8, r0
 8004faa:	2340      	movs	r3, #64	; 0x40
 8004fac:	4083      	lsls	r3, r0
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	9304      	str	r3, [sp, #16]
 8004fb2:	3401      	adds	r4, #1
 8004fb4:	7821      	ldrb	r1, [r4, #0]
 8004fb6:	481a      	ldr	r0, [pc, #104]	; (8005020 <_svfiprintf_r+0x1d0>)
 8004fb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fbc:	2206      	movs	r2, #6
 8004fbe:	f104 0801 	add.w	r8, r4, #1
 8004fc2:	f000 f9c7 	bl	8005354 <memchr>
 8004fc6:	b188      	cbz	r0, 8004fec <_svfiprintf_r+0x19c>
 8004fc8:	4b16      	ldr	r3, [pc, #88]	; (8005024 <_svfiprintf_r+0x1d4>)
 8004fca:	b933      	cbnz	r3, 8004fda <_svfiprintf_r+0x18a>
 8004fcc:	9b03      	ldr	r3, [sp, #12]
 8004fce:	3307      	adds	r3, #7
 8004fd0:	f023 0307 	bic.w	r3, r3, #7
 8004fd4:	3308      	adds	r3, #8
 8004fd6:	9303      	str	r3, [sp, #12]
 8004fd8:	e013      	b.n	8005002 <_svfiprintf_r+0x1b2>
 8004fda:	ab03      	add	r3, sp, #12
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	4630      	mov	r0, r6
 8004fe0:	a904      	add	r1, sp, #16
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	4b10      	ldr	r3, [pc, #64]	; (8005028 <_svfiprintf_r+0x1d8>)
 8004fe6:	f3af 8000 	nop.w
 8004fea:	e007      	b.n	8004ffc <_svfiprintf_r+0x1ac>
 8004fec:	ab03      	add	r3, sp, #12
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	a904      	add	r1, sp, #16
 8004ff4:	462a      	mov	r2, r5
 8004ff6:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <_svfiprintf_r+0x1d8>)
 8004ff8:	f000 f892 	bl	8005120 <_printf_i>
 8004ffc:	1c42      	adds	r2, r0, #1
 8004ffe:	4607      	mov	r7, r0
 8005000:	d003      	beq.n	800500a <_svfiprintf_r+0x1ba>
 8005002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005004:	443b      	add	r3, r7
 8005006:	9309      	str	r3, [sp, #36]	; 0x24
 8005008:	e741      	b.n	8004e8e <_svfiprintf_r+0x3e>
 800500a:	89ab      	ldrh	r3, [r5, #12]
 800500c:	065b      	lsls	r3, r3, #25
 800500e:	d401      	bmi.n	8005014 <_svfiprintf_r+0x1c4>
 8005010:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005012:	e001      	b.n	8005018 <_svfiprintf_r+0x1c8>
 8005014:	f04f 30ff 	mov.w	r0, #4294967295
 8005018:	b01d      	add	sp, #116	; 0x74
 800501a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800501e:	bf00      	nop
 8005020:	08005ca0 	.word	0x08005ca0
 8005024:	00000000 	.word	0x00000000
 8005028:	08004d9d 	.word	0x08004d9d
 800502c:	08005c96 	.word	0x08005c96
 8005030:	08005c9c 	.word	0x08005c9c

08005034 <_printf_common>:
 8005034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005038:	4691      	mov	r9, r2
 800503a:	461f      	mov	r7, r3
 800503c:	688a      	ldr	r2, [r1, #8]
 800503e:	690b      	ldr	r3, [r1, #16]
 8005040:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005044:	4293      	cmp	r3, r2
 8005046:	bfb8      	it	lt
 8005048:	4613      	movlt	r3, r2
 800504a:	f8c9 3000 	str.w	r3, [r9]
 800504e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005052:	4606      	mov	r6, r0
 8005054:	460c      	mov	r4, r1
 8005056:	b112      	cbz	r2, 800505e <_printf_common+0x2a>
 8005058:	3301      	adds	r3, #1
 800505a:	f8c9 3000 	str.w	r3, [r9]
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	0699      	lsls	r1, r3, #26
 8005062:	bf42      	ittt	mi
 8005064:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005068:	3302      	addmi	r3, #2
 800506a:	f8c9 3000 	strmi.w	r3, [r9]
 800506e:	6825      	ldr	r5, [r4, #0]
 8005070:	f015 0506 	ands.w	r5, r5, #6
 8005074:	d01c      	beq.n	80050b0 <_printf_common+0x7c>
 8005076:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800507a:	6822      	ldr	r2, [r4, #0]
 800507c:	3300      	adds	r3, #0
 800507e:	bf18      	it	ne
 8005080:	2301      	movne	r3, #1
 8005082:	0692      	lsls	r2, r2, #26
 8005084:	d51f      	bpl.n	80050c6 <_printf_common+0x92>
 8005086:	18e1      	adds	r1, r4, r3
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	2030      	movs	r0, #48	; 0x30
 800508c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005090:	4422      	add	r2, r4
 8005092:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005096:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800509a:	3302      	adds	r3, #2
 800509c:	e013      	b.n	80050c6 <_printf_common+0x92>
 800509e:	4630      	mov	r0, r6
 80050a0:	4639      	mov	r1, r7
 80050a2:	f104 0219 	add.w	r2, r4, #25
 80050a6:	2301      	movs	r3, #1
 80050a8:	47c0      	blx	r8
 80050aa:	3001      	adds	r0, #1
 80050ac:	d007      	beq.n	80050be <_printf_common+0x8a>
 80050ae:	3501      	adds	r5, #1
 80050b0:	68e3      	ldr	r3, [r4, #12]
 80050b2:	f8d9 2000 	ldr.w	r2, [r9]
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	429d      	cmp	r5, r3
 80050ba:	dbf0      	blt.n	800509e <_printf_common+0x6a>
 80050bc:	e7db      	b.n	8005076 <_printf_common+0x42>
 80050be:	f04f 30ff 	mov.w	r0, #4294967295
 80050c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050c6:	4630      	mov	r0, r6
 80050c8:	4639      	mov	r1, r7
 80050ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050ce:	47c0      	blx	r8
 80050d0:	3001      	adds	r0, #1
 80050d2:	d0f4      	beq.n	80050be <_printf_common+0x8a>
 80050d4:	6822      	ldr	r2, [r4, #0]
 80050d6:	f8d9 5000 	ldr.w	r5, [r9]
 80050da:	68e3      	ldr	r3, [r4, #12]
 80050dc:	f002 0206 	and.w	r2, r2, #6
 80050e0:	2a04      	cmp	r2, #4
 80050e2:	bf08      	it	eq
 80050e4:	1b5d      	subeq	r5, r3, r5
 80050e6:	6922      	ldr	r2, [r4, #16]
 80050e8:	68a3      	ldr	r3, [r4, #8]
 80050ea:	bf0c      	ite	eq
 80050ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050f0:	2500      	movne	r5, #0
 80050f2:	4293      	cmp	r3, r2
 80050f4:	bfc4      	itt	gt
 80050f6:	1a9b      	subgt	r3, r3, r2
 80050f8:	18ed      	addgt	r5, r5, r3
 80050fa:	f04f 0900 	mov.w	r9, #0
 80050fe:	45a9      	cmp	r9, r5
 8005100:	da0a      	bge.n	8005118 <_printf_common+0xe4>
 8005102:	4630      	mov	r0, r6
 8005104:	4639      	mov	r1, r7
 8005106:	f104 021a 	add.w	r2, r4, #26
 800510a:	2301      	movs	r3, #1
 800510c:	47c0      	blx	r8
 800510e:	3001      	adds	r0, #1
 8005110:	d0d5      	beq.n	80050be <_printf_common+0x8a>
 8005112:	f109 0901 	add.w	r9, r9, #1
 8005116:	e7f2      	b.n	80050fe <_printf_common+0xca>
 8005118:	2000      	movs	r0, #0
 800511a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08005120 <_printf_i>:
 8005120:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005124:	460c      	mov	r4, r1
 8005126:	4617      	mov	r7, r2
 8005128:	7e22      	ldrb	r2, [r4, #24]
 800512a:	2a6e      	cmp	r2, #110	; 0x6e
 800512c:	4698      	mov	r8, r3
 800512e:	4606      	mov	r6, r0
 8005130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005132:	f101 0143 	add.w	r1, r1, #67	; 0x43
 8005136:	f000 80a9 	beq.w	800528c <_printf_i+0x16c>
 800513a:	d812      	bhi.n	8005162 <_printf_i+0x42>
 800513c:	2a63      	cmp	r2, #99	; 0x63
 800513e:	d023      	beq.n	8005188 <_printf_i+0x68>
 8005140:	d80a      	bhi.n	8005158 <_printf_i+0x38>
 8005142:	2a00      	cmp	r2, #0
 8005144:	f000 80b6 	beq.w	80052b4 <_printf_i+0x194>
 8005148:	2a58      	cmp	r2, #88	; 0x58
 800514a:	f040 80c5 	bne.w	80052d8 <_printf_i+0x1b8>
 800514e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005152:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 800534c <_printf_i+0x22c>
 8005156:	e051      	b.n	80051fc <_printf_i+0xdc>
 8005158:	2a64      	cmp	r2, #100	; 0x64
 800515a:	d01e      	beq.n	800519a <_printf_i+0x7a>
 800515c:	2a69      	cmp	r2, #105	; 0x69
 800515e:	d01c      	beq.n	800519a <_printf_i+0x7a>
 8005160:	e0ba      	b.n	80052d8 <_printf_i+0x1b8>
 8005162:	2a73      	cmp	r2, #115	; 0x73
 8005164:	f000 80aa 	beq.w	80052bc <_printf_i+0x19c>
 8005168:	d809      	bhi.n	800517e <_printf_i+0x5e>
 800516a:	2a6f      	cmp	r2, #111	; 0x6f
 800516c:	d02b      	beq.n	80051c6 <_printf_i+0xa6>
 800516e:	2a70      	cmp	r2, #112	; 0x70
 8005170:	f040 80b2 	bne.w	80052d8 <_printf_i+0x1b8>
 8005174:	6822      	ldr	r2, [r4, #0]
 8005176:	f042 0220 	orr.w	r2, r2, #32
 800517a:	6022      	str	r2, [r4, #0]
 800517c:	e039      	b.n	80051f2 <_printf_i+0xd2>
 800517e:	2a75      	cmp	r2, #117	; 0x75
 8005180:	d021      	beq.n	80051c6 <_printf_i+0xa6>
 8005182:	2a78      	cmp	r2, #120	; 0x78
 8005184:	d035      	beq.n	80051f2 <_printf_i+0xd2>
 8005186:	e0a7      	b.n	80052d8 <_printf_i+0x1b8>
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	1d11      	adds	r1, r2, #4
 800518c:	6019      	str	r1, [r3, #0]
 800518e:	6813      	ldr	r3, [r2, #0]
 8005190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005198:	e0a2      	b.n	80052e0 <_printf_i+0x1c0>
 800519a:	6820      	ldr	r0, [r4, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80051a2:	d003      	beq.n	80051ac <_printf_i+0x8c>
 80051a4:	1d10      	adds	r0, r2, #4
 80051a6:	6018      	str	r0, [r3, #0]
 80051a8:	6813      	ldr	r3, [r2, #0]
 80051aa:	e005      	b.n	80051b8 <_printf_i+0x98>
 80051ac:	0645      	lsls	r5, r0, #25
 80051ae:	d5f9      	bpl.n	80051a4 <_printf_i+0x84>
 80051b0:	1d10      	adds	r0, r2, #4
 80051b2:	6018      	str	r0, [r3, #0]
 80051b4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	da3b      	bge.n	8005234 <_printf_i+0x114>
 80051bc:	222d      	movs	r2, #45	; 0x2d
 80051be:	425b      	negs	r3, r3
 80051c0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80051c4:	e036      	b.n	8005234 <_printf_i+0x114>
 80051c6:	6820      	ldr	r0, [r4, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80051ce:	d003      	beq.n	80051d8 <_printf_i+0xb8>
 80051d0:	1d10      	adds	r0, r2, #4
 80051d2:	6018      	str	r0, [r3, #0]
 80051d4:	6813      	ldr	r3, [r2, #0]
 80051d6:	e004      	b.n	80051e2 <_printf_i+0xc2>
 80051d8:	0640      	lsls	r0, r0, #25
 80051da:	d5f9      	bpl.n	80051d0 <_printf_i+0xb0>
 80051dc:	1d10      	adds	r0, r2, #4
 80051de:	6018      	str	r0, [r3, #0]
 80051e0:	8813      	ldrh	r3, [r2, #0]
 80051e2:	7e22      	ldrb	r2, [r4, #24]
 80051e4:	f8df e164 	ldr.w	lr, [pc, #356]	; 800534c <_printf_i+0x22c>
 80051e8:	2a6f      	cmp	r2, #111	; 0x6f
 80051ea:	bf0c      	ite	eq
 80051ec:	2208      	moveq	r2, #8
 80051ee:	220a      	movne	r2, #10
 80051f0:	e01c      	b.n	800522c <_printf_i+0x10c>
 80051f2:	2278      	movs	r2, #120	; 0x78
 80051f4:	f8df e158 	ldr.w	lr, [pc, #344]	; 8005350 <_printf_i+0x230>
 80051f8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80051fc:	6822      	ldr	r2, [r4, #0]
 80051fe:	6818      	ldr	r0, [r3, #0]
 8005200:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005204:	f100 0504 	add.w	r5, r0, #4
 8005208:	601d      	str	r5, [r3, #0]
 800520a:	d001      	beq.n	8005210 <_printf_i+0xf0>
 800520c:	6803      	ldr	r3, [r0, #0]
 800520e:	e002      	b.n	8005216 <_printf_i+0xf6>
 8005210:	0655      	lsls	r5, r2, #25
 8005212:	d5fb      	bpl.n	800520c <_printf_i+0xec>
 8005214:	8803      	ldrh	r3, [r0, #0]
 8005216:	07d0      	lsls	r0, r2, #31
 8005218:	bf44      	itt	mi
 800521a:	f042 0220 	orrmi.w	r2, r2, #32
 800521e:	6022      	strmi	r2, [r4, #0]
 8005220:	b91b      	cbnz	r3, 800522a <_printf_i+0x10a>
 8005222:	6822      	ldr	r2, [r4, #0]
 8005224:	f022 0220 	bic.w	r2, r2, #32
 8005228:	6022      	str	r2, [r4, #0]
 800522a:	2210      	movs	r2, #16
 800522c:	2000      	movs	r0, #0
 800522e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005232:	e002      	b.n	800523a <_printf_i+0x11a>
 8005234:	f8df e114 	ldr.w	lr, [pc, #276]	; 800534c <_printf_i+0x22c>
 8005238:	220a      	movs	r2, #10
 800523a:	6865      	ldr	r5, [r4, #4]
 800523c:	60a5      	str	r5, [r4, #8]
 800523e:	2d00      	cmp	r5, #0
 8005240:	bfa2      	ittt	ge
 8005242:	6820      	ldrge	r0, [r4, #0]
 8005244:	f020 0004 	bicge.w	r0, r0, #4
 8005248:	6020      	strge	r0, [r4, #0]
 800524a:	b903      	cbnz	r3, 800524e <_printf_i+0x12e>
 800524c:	b165      	cbz	r5, 8005268 <_printf_i+0x148>
 800524e:	460d      	mov	r5, r1
 8005250:	fbb3 f0f2 	udiv	r0, r3, r2
 8005254:	fb02 3310 	mls	r3, r2, r0, r3
 8005258:	f81e 3003 	ldrb.w	r3, [lr, r3]
 800525c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005260:	4603      	mov	r3, r0
 8005262:	2800      	cmp	r0, #0
 8005264:	d1f4      	bne.n	8005250 <_printf_i+0x130>
 8005266:	e000      	b.n	800526a <_printf_i+0x14a>
 8005268:	460d      	mov	r5, r1
 800526a:	2a08      	cmp	r2, #8
 800526c:	d10b      	bne.n	8005286 <_printf_i+0x166>
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	07da      	lsls	r2, r3, #31
 8005272:	d508      	bpl.n	8005286 <_printf_i+0x166>
 8005274:	6923      	ldr	r3, [r4, #16]
 8005276:	6862      	ldr	r2, [r4, #4]
 8005278:	429a      	cmp	r2, r3
 800527a:	bfde      	ittt	le
 800527c:	2330      	movle	r3, #48	; 0x30
 800527e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005282:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005286:	1b49      	subs	r1, r1, r5
 8005288:	6121      	str	r1, [r4, #16]
 800528a:	e02e      	b.n	80052ea <_printf_i+0x1ca>
 800528c:	6825      	ldr	r5, [r4, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	6960      	ldr	r0, [r4, #20]
 8005292:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005296:	d003      	beq.n	80052a0 <_printf_i+0x180>
 8005298:	1d15      	adds	r5, r2, #4
 800529a:	601d      	str	r5, [r3, #0]
 800529c:	6813      	ldr	r3, [r2, #0]
 800529e:	e008      	b.n	80052b2 <_printf_i+0x192>
 80052a0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80052a4:	f102 0504 	add.w	r5, r2, #4
 80052a8:	601d      	str	r5, [r3, #0]
 80052aa:	6813      	ldr	r3, [r2, #0]
 80052ac:	d001      	beq.n	80052b2 <_printf_i+0x192>
 80052ae:	8018      	strh	r0, [r3, #0]
 80052b0:	e000      	b.n	80052b4 <_printf_i+0x194>
 80052b2:	6018      	str	r0, [r3, #0]
 80052b4:	2300      	movs	r3, #0
 80052b6:	6123      	str	r3, [r4, #16]
 80052b8:	460d      	mov	r5, r1
 80052ba:	e016      	b.n	80052ea <_printf_i+0x1ca>
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	1d11      	adds	r1, r2, #4
 80052c0:	6019      	str	r1, [r3, #0]
 80052c2:	6815      	ldr	r5, [r2, #0]
 80052c4:	6862      	ldr	r2, [r4, #4]
 80052c6:	4628      	mov	r0, r5
 80052c8:	2100      	movs	r1, #0
 80052ca:	f000 f843 	bl	8005354 <memchr>
 80052ce:	b108      	cbz	r0, 80052d4 <_printf_i+0x1b4>
 80052d0:	1b40      	subs	r0, r0, r5
 80052d2:	6060      	str	r0, [r4, #4]
 80052d4:	6863      	ldr	r3, [r4, #4]
 80052d6:	e004      	b.n	80052e2 <_printf_i+0x1c2>
 80052d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052dc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80052e0:	2301      	movs	r3, #1
 80052e2:	6123      	str	r3, [r4, #16]
 80052e4:	2300      	movs	r3, #0
 80052e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052ea:	f8cd 8000 	str.w	r8, [sp]
 80052ee:	4630      	mov	r0, r6
 80052f0:	4621      	mov	r1, r4
 80052f2:	aa03      	add	r2, sp, #12
 80052f4:	463b      	mov	r3, r7
 80052f6:	f7ff fe9d 	bl	8005034 <_printf_common>
 80052fa:	3001      	adds	r0, #1
 80052fc:	d102      	bne.n	8005304 <_printf_i+0x1e4>
 80052fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005302:	e01f      	b.n	8005344 <_printf_i+0x224>
 8005304:	4630      	mov	r0, r6
 8005306:	4639      	mov	r1, r7
 8005308:	462a      	mov	r2, r5
 800530a:	6923      	ldr	r3, [r4, #16]
 800530c:	47c0      	blx	r8
 800530e:	3001      	adds	r0, #1
 8005310:	d0f5      	beq.n	80052fe <_printf_i+0x1de>
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	079b      	lsls	r3, r3, #30
 8005316:	d405      	bmi.n	8005324 <_printf_i+0x204>
 8005318:	68e0      	ldr	r0, [r4, #12]
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	4298      	cmp	r0, r3
 800531e:	bfb8      	it	lt
 8005320:	4618      	movlt	r0, r3
 8005322:	e00f      	b.n	8005344 <_printf_i+0x224>
 8005324:	2500      	movs	r5, #0
 8005326:	68e3      	ldr	r3, [r4, #12]
 8005328:	9a03      	ldr	r2, [sp, #12]
 800532a:	1a9b      	subs	r3, r3, r2
 800532c:	429d      	cmp	r5, r3
 800532e:	daf3      	bge.n	8005318 <_printf_i+0x1f8>
 8005330:	4630      	mov	r0, r6
 8005332:	4639      	mov	r1, r7
 8005334:	f104 0219 	add.w	r2, r4, #25
 8005338:	2301      	movs	r3, #1
 800533a:	47c0      	blx	r8
 800533c:	3001      	adds	r0, #1
 800533e:	d0de      	beq.n	80052fe <_printf_i+0x1de>
 8005340:	3501      	adds	r5, #1
 8005342:	e7f0      	b.n	8005326 <_printf_i+0x206>
 8005344:	b004      	add	sp, #16
 8005346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800534a:	bf00      	nop
 800534c:	08005ca7 	.word	0x08005ca7
 8005350:	08005cb8 	.word	0x08005cb8

08005354 <memchr>:
 8005354:	b510      	push	{r4, lr}
 8005356:	b2c9      	uxtb	r1, r1
 8005358:	4402      	add	r2, r0
 800535a:	4290      	cmp	r0, r2
 800535c:	4603      	mov	r3, r0
 800535e:	d006      	beq.n	800536e <memchr+0x1a>
 8005360:	781c      	ldrb	r4, [r3, #0]
 8005362:	428c      	cmp	r4, r1
 8005364:	f100 0001 	add.w	r0, r0, #1
 8005368:	d1f7      	bne.n	800535a <memchr+0x6>
 800536a:	4618      	mov	r0, r3
 800536c:	bd10      	pop	{r4, pc}
 800536e:	2000      	movs	r0, #0
 8005370:	bd10      	pop	{r4, pc}

08005372 <memmove>:
 8005372:	4281      	cmp	r1, r0
 8005374:	b510      	push	{r4, lr}
 8005376:	eb01 0302 	add.w	r3, r1, r2
 800537a:	d301      	bcc.n	8005380 <memmove+0xe>
 800537c:	1e42      	subs	r2, r0, #1
 800537e:	e00b      	b.n	8005398 <memmove+0x26>
 8005380:	4298      	cmp	r0, r3
 8005382:	d2fb      	bcs.n	800537c <memmove+0xa>
 8005384:	1881      	adds	r1, r0, r2
 8005386:	1ad2      	subs	r2, r2, r3
 8005388:	42d3      	cmn	r3, r2
 800538a:	d004      	beq.n	8005396 <memmove+0x24>
 800538c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005390:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005394:	e7f8      	b.n	8005388 <memmove+0x16>
 8005396:	bd10      	pop	{r4, pc}
 8005398:	4299      	cmp	r1, r3
 800539a:	d004      	beq.n	80053a6 <memmove+0x34>
 800539c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80053a4:	e7f8      	b.n	8005398 <memmove+0x26>
 80053a6:	bd10      	pop	{r4, pc}

080053a8 <_free_r>:
 80053a8:	b530      	push	{r4, r5, lr}
 80053aa:	2900      	cmp	r1, #0
 80053ac:	d03d      	beq.n	800542a <_free_r+0x82>
 80053ae:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80053b2:	1f0b      	subs	r3, r1, #4
 80053b4:	491d      	ldr	r1, [pc, #116]	; (800542c <_free_r+0x84>)
 80053b6:	2a00      	cmp	r2, #0
 80053b8:	bfb8      	it	lt
 80053ba:	189b      	addlt	r3, r3, r2
 80053bc:	680a      	ldr	r2, [r1, #0]
 80053be:	460c      	mov	r4, r1
 80053c0:	b912      	cbnz	r2, 80053c8 <_free_r+0x20>
 80053c2:	605a      	str	r2, [r3, #4]
 80053c4:	600b      	str	r3, [r1, #0]
 80053c6:	bd30      	pop	{r4, r5, pc}
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d20d      	bcs.n	80053e8 <_free_r+0x40>
 80053cc:	6819      	ldr	r1, [r3, #0]
 80053ce:	1858      	adds	r0, r3, r1
 80053d0:	4290      	cmp	r0, r2
 80053d2:	bf01      	itttt	eq
 80053d4:	585a      	ldreq	r2, [r3, r1]
 80053d6:	1852      	addeq	r2, r2, r1
 80053d8:	601a      	streq	r2, [r3, #0]
 80053da:	6842      	ldreq	r2, [r0, #4]
 80053dc:	605a      	str	r2, [r3, #4]
 80053de:	6023      	str	r3, [r4, #0]
 80053e0:	bd30      	pop	{r4, r5, pc}
 80053e2:	4299      	cmp	r1, r3
 80053e4:	d803      	bhi.n	80053ee <_free_r+0x46>
 80053e6:	460a      	mov	r2, r1
 80053e8:	6851      	ldr	r1, [r2, #4]
 80053ea:	2900      	cmp	r1, #0
 80053ec:	d1f9      	bne.n	80053e2 <_free_r+0x3a>
 80053ee:	6814      	ldr	r4, [r2, #0]
 80053f0:	1915      	adds	r5, r2, r4
 80053f2:	429d      	cmp	r5, r3
 80053f4:	d10a      	bne.n	800540c <_free_r+0x64>
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4423      	add	r3, r4
 80053fa:	18d0      	adds	r0, r2, r3
 80053fc:	4288      	cmp	r0, r1
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	d113      	bne.n	800542a <_free_r+0x82>
 8005402:	6808      	ldr	r0, [r1, #0]
 8005404:	4403      	add	r3, r0
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	684b      	ldr	r3, [r1, #4]
 800540a:	e00d      	b.n	8005428 <_free_r+0x80>
 800540c:	d902      	bls.n	8005414 <_free_r+0x6c>
 800540e:	230c      	movs	r3, #12
 8005410:	6003      	str	r3, [r0, #0]
 8005412:	bd30      	pop	{r4, r5, pc}
 8005414:	681c      	ldr	r4, [r3, #0]
 8005416:	1918      	adds	r0, r3, r4
 8005418:	4288      	cmp	r0, r1
 800541a:	bf04      	itt	eq
 800541c:	6808      	ldreq	r0, [r1, #0]
 800541e:	6849      	ldreq	r1, [r1, #4]
 8005420:	6059      	str	r1, [r3, #4]
 8005422:	bf04      	itt	eq
 8005424:	1900      	addeq	r0, r0, r4
 8005426:	6018      	streq	r0, [r3, #0]
 8005428:	6053      	str	r3, [r2, #4]
 800542a:	bd30      	pop	{r4, r5, pc}
 800542c:	20000394 	.word	0x20000394

08005430 <_malloc_r>:
 8005430:	b570      	push	{r4, r5, r6, lr}
 8005432:	1ccc      	adds	r4, r1, #3
 8005434:	f024 0403 	bic.w	r4, r4, #3
 8005438:	3408      	adds	r4, #8
 800543a:	2c0c      	cmp	r4, #12
 800543c:	bf38      	it	cc
 800543e:	240c      	movcc	r4, #12
 8005440:	2c00      	cmp	r4, #0
 8005442:	4606      	mov	r6, r0
 8005444:	da03      	bge.n	800544e <_malloc_r+0x1e>
 8005446:	230c      	movs	r3, #12
 8005448:	6033      	str	r3, [r6, #0]
 800544a:	2000      	movs	r0, #0
 800544c:	bd70      	pop	{r4, r5, r6, pc}
 800544e:	428c      	cmp	r4, r1
 8005450:	d3f9      	bcc.n	8005446 <_malloc_r+0x16>
 8005452:	4a20      	ldr	r2, [pc, #128]	; (80054d4 <_malloc_r+0xa4>)
 8005454:	6813      	ldr	r3, [r2, #0]
 8005456:	4610      	mov	r0, r2
 8005458:	4619      	mov	r1, r3
 800545a:	b1a1      	cbz	r1, 8005486 <_malloc_r+0x56>
 800545c:	680a      	ldr	r2, [r1, #0]
 800545e:	1b12      	subs	r2, r2, r4
 8005460:	d40e      	bmi.n	8005480 <_malloc_r+0x50>
 8005462:	2a0b      	cmp	r2, #11
 8005464:	d903      	bls.n	800546e <_malloc_r+0x3e>
 8005466:	600a      	str	r2, [r1, #0]
 8005468:	188b      	adds	r3, r1, r2
 800546a:	508c      	str	r4, [r1, r2]
 800546c:	e01f      	b.n	80054ae <_malloc_r+0x7e>
 800546e:	428b      	cmp	r3, r1
 8005470:	bf0d      	iteet	eq
 8005472:	685a      	ldreq	r2, [r3, #4]
 8005474:	684a      	ldrne	r2, [r1, #4]
 8005476:	605a      	strne	r2, [r3, #4]
 8005478:	6002      	streq	r2, [r0, #0]
 800547a:	bf18      	it	ne
 800547c:	460b      	movne	r3, r1
 800547e:	e016      	b.n	80054ae <_malloc_r+0x7e>
 8005480:	460b      	mov	r3, r1
 8005482:	6849      	ldr	r1, [r1, #4]
 8005484:	e7e9      	b.n	800545a <_malloc_r+0x2a>
 8005486:	4d14      	ldr	r5, [pc, #80]	; (80054d8 <_malloc_r+0xa8>)
 8005488:	682b      	ldr	r3, [r5, #0]
 800548a:	b91b      	cbnz	r3, 8005494 <_malloc_r+0x64>
 800548c:	4630      	mov	r0, r6
 800548e:	f000 f84b 	bl	8005528 <_sbrk_r>
 8005492:	6028      	str	r0, [r5, #0]
 8005494:	4630      	mov	r0, r6
 8005496:	4621      	mov	r1, r4
 8005498:	f000 f846 	bl	8005528 <_sbrk_r>
 800549c:	1c42      	adds	r2, r0, #1
 800549e:	4603      	mov	r3, r0
 80054a0:	d0d1      	beq.n	8005446 <_malloc_r+0x16>
 80054a2:	1cc5      	adds	r5, r0, #3
 80054a4:	f025 0503 	bic.w	r5, r5, #3
 80054a8:	4285      	cmp	r5, r0
 80054aa:	d10a      	bne.n	80054c2 <_malloc_r+0x92>
 80054ac:	601c      	str	r4, [r3, #0]
 80054ae:	f103 000b 	add.w	r0, r3, #11
 80054b2:	1d1a      	adds	r2, r3, #4
 80054b4:	f020 0007 	bic.w	r0, r0, #7
 80054b8:	1a82      	subs	r2, r0, r2
 80054ba:	d00a      	beq.n	80054d2 <_malloc_r+0xa2>
 80054bc:	4251      	negs	r1, r2
 80054be:	5099      	str	r1, [r3, r2]
 80054c0:	bd70      	pop	{r4, r5, r6, pc}
 80054c2:	4630      	mov	r0, r6
 80054c4:	1ae9      	subs	r1, r5, r3
 80054c6:	f000 f82f 	bl	8005528 <_sbrk_r>
 80054ca:	3001      	adds	r0, #1
 80054cc:	d0bb      	beq.n	8005446 <_malloc_r+0x16>
 80054ce:	462b      	mov	r3, r5
 80054d0:	e7ec      	b.n	80054ac <_malloc_r+0x7c>
 80054d2:	bd70      	pop	{r4, r5, r6, pc}
 80054d4:	20000394 	.word	0x20000394
 80054d8:	20000390 	.word	0x20000390

080054dc <_realloc_r>:
 80054dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054de:	4607      	mov	r7, r0
 80054e0:	4615      	mov	r5, r2
 80054e2:	460e      	mov	r6, r1
 80054e4:	b921      	cbnz	r1, 80054f0 <_realloc_r+0x14>
 80054e6:	4611      	mov	r1, r2
 80054e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80054ec:	f7ff bfa0 	b.w	8005430 <_malloc_r>
 80054f0:	b91a      	cbnz	r2, 80054fa <_realloc_r+0x1e>
 80054f2:	f7ff ff59 	bl	80053a8 <_free_r>
 80054f6:	4628      	mov	r0, r5
 80054f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054fa:	f000 f825 	bl	8005548 <_malloc_usable_size_r>
 80054fe:	42a8      	cmp	r0, r5
 8005500:	d20e      	bcs.n	8005520 <_realloc_r+0x44>
 8005502:	4638      	mov	r0, r7
 8005504:	4629      	mov	r1, r5
 8005506:	f7ff ff93 	bl	8005430 <_malloc_r>
 800550a:	4604      	mov	r4, r0
 800550c:	b150      	cbz	r0, 8005524 <_realloc_r+0x48>
 800550e:	4631      	mov	r1, r6
 8005510:	462a      	mov	r2, r5
 8005512:	f7ff fc13 	bl	8004d3c <memcpy>
 8005516:	4638      	mov	r0, r7
 8005518:	4631      	mov	r1, r6
 800551a:	f7ff ff45 	bl	80053a8 <_free_r>
 800551e:	e001      	b.n	8005524 <_realloc_r+0x48>
 8005520:	4630      	mov	r0, r6
 8005522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005524:	4620      	mov	r0, r4
 8005526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005528 <_sbrk_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4c06      	ldr	r4, [pc, #24]	; (8005544 <_sbrk_r+0x1c>)
 800552c:	2300      	movs	r3, #0
 800552e:	4605      	mov	r5, r0
 8005530:	4608      	mov	r0, r1
 8005532:	6023      	str	r3, [r4, #0]
 8005534:	f7fd f978 	bl	8002828 <_sbrk>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d102      	bne.n	8005542 <_sbrk_r+0x1a>
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	b103      	cbz	r3, 8005542 <_sbrk_r+0x1a>
 8005540:	602b      	str	r3, [r5, #0]
 8005542:	bd38      	pop	{r3, r4, r5, pc}
 8005544:	200003ac 	.word	0x200003ac

08005548 <_malloc_usable_size_r>:
 8005548:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800554c:	2800      	cmp	r0, #0
 800554e:	bfbe      	ittt	lt
 8005550:	1809      	addlt	r1, r1, r0
 8005552:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8005556:	18c0      	addlt	r0, r0, r3
 8005558:	3804      	subs	r0, #4
 800555a:	4770      	bx	lr

0800555c <Font6x8>:
	...
 800556c:	2000 2000 2000 2000 2000 0000 2000 0000     . . . . . ... ..
 800557c:	5000 5000 5000 0000 0000 0000 0000 0000     .P.P.P..........
 800558c:	5000 5000 f800 5000 f800 5000 5000 0000     .P.P...P...P.P..
 800559c:	2000 7800 a000 7000 2800 f000 2000 0000     . .x...p.(... ..
 80055ac:	c000 c800 1000 2000 4000 9800 1800 0000     ....... .@......
 80055bc:	4000 a000 a000 4000 a800 9000 6800 0000     .@.....@.....h..
 80055cc:	3000 3000 2000 4000 0000 0000 0000 0000     .0.0. .@........
 80055dc:	1000 2000 4000 4000 4000 2000 1000 0000     ... .@.@.@. ....
 80055ec:	4000 2000 1000 1000 1000 2000 4000 0000     .@. ....... .@..
 80055fc:	2000 a800 7000 f800 7000 a800 2000 0000     . ...p...p... ..
 800560c:	0000 2000 2000 f800 2000 2000 0000 0000     ... . ... . ....
	...
 8005624:	3000 3000 2000 0000 0000 0000 0000 f800     .0.0. ..........
	...
 8005644:	0000 3000 3000 0000 0000 0800 1000 2000     ...0.0......... 
 8005654:	4000 8000 0000 0000 7000 8800 9800 a800     .@.......p......
 8005664:	c800 8800 7000 0000 2000 6000 2000 2000     .....p... .`. . 
 8005674:	2000 2000 7000 0000 7000 8800 0800 7000     . . .p...p.....p
 8005684:	8000 8000 f800 0000 f800 0800 1000 3000     ...............0
 8005694:	0800 8800 7000 0000 1000 3000 5000 9000     .....p.....0.P..
 80056a4:	f800 1000 1000 0000 f800 8000 f000 0800     ................
 80056b4:	0800 8800 7000 0000 3800 4000 8000 f000     .....p...8.@....
 80056c4:	8800 8800 7000 0000 f800 0800 0800 1000     .....p..........
 80056d4:	2000 4000 8000 0000 7000 8800 8800 7000     . .@.....p.....p
 80056e4:	8800 8800 7000 0000 7000 8800 8800 7800     .....p...p.....x
 80056f4:	0800 1000 e000 0000 0000 0000 2000 0000     ............. ..
 8005704:	2000 0000 0000 0000 0000 0000 2000 0000     . ........... ..
 8005714:	2000 2000 4000 0000 0800 1000 2000 4000     . . .@....... .@
 8005724:	2000 1000 0800 0000 0000 0000 f800 0000     . ..............
 8005734:	f800 0000 0000 0000 4000 2000 1000 0800     .........@. ....
 8005744:	1000 2000 4000 0000 7000 8800 0800 3000     ... .@...p.....0
 8005754:	2000 0000 2000 0000 7000 8800 a800 b800     . ... ...p......
 8005764:	b000 8000 7800 0000 2000 5000 8800 8800     .....x... .P....
 8005774:	f800 8800 8800 0000 f000 8800 8800 f000     ................
 8005784:	8800 8800 f000 0000 7000 8800 8000 8000     .........p......
 8005794:	8000 8800 7000 0000 f000 8800 8800 8800     .....p..........
 80057a4:	8800 8800 f000 0000 f800 8000 8000 f000     ................
 80057b4:	8000 8000 f800 0000 f800 8000 8000 f000     ................
 80057c4:	8000 8000 8000 0000 7800 8800 8000 8000     .........x......
 80057d4:	9800 8800 7800 0000 8800 8800 8800 f800     .....x..........
 80057e4:	8800 8800 8800 0000 7000 2000 2000 2000     .........p. . . 
 80057f4:	2000 2000 7000 0000 3800 1000 1000 1000     . . .p...8......
 8005804:	1000 9000 6000 0000 8800 9000 a000 c000     .....`..........
 8005814:	a000 9000 8800 0000 8000 8000 8000 8000     ................
 8005824:	8000 8000 f800 0000 8800 d800 a800 a800     ................
 8005834:	a800 8800 8800 0000 8800 8800 c800 a800     ................
 8005844:	9800 8800 8800 0000 7000 8800 8800 8800     .........p......
 8005854:	8800 8800 7000 0000 f000 8800 8800 f000     .....p..........
 8005864:	8000 8000 8000 0000 7000 8800 8800 8800     .........p......
 8005874:	a800 9000 6800 0000 f000 8800 8800 f000     .....h..........
 8005884:	a000 9000 8800 0000 7000 8800 8000 7000     .........p.....p
 8005894:	0800 8800 7000 0000 f800 a800 2000 2000     .....p....... . 
 80058a4:	2000 2000 2000 0000 8800 8800 8800 8800     . . . ..........
 80058b4:	8800 8800 7000 0000 8800 8800 8800 8800     .....p..........
 80058c4:	8800 5000 2000 0000 8800 8800 8800 a800     ...P. ..........
 80058d4:	a800 a800 5000 0000 8800 8800 5000 2000     .....P.......P. 
 80058e4:	5000 8800 8800 0000 8800 8800 5000 2000     .P...........P. 
 80058f4:	2000 2000 2000 0000 f800 0800 1000 7000     . . . .........p
 8005904:	4000 8000 f800 0000 7800 4000 4000 4000     .@.......x.@.@.@
 8005914:	4000 4000 7800 0000 0000 8000 4000 2000     .@.@.x.......@. 
 8005924:	1000 0800 0000 0000 7800 0800 0800 0800     .........x......
 8005934:	0800 0800 7800 0000 2000 5000 8800 0000     .....x... .P....
	...
 8005958:	f800 0000 6000 6000 2000 1000 0000 0000     .....`.`. ......
	...
 8005970:	6000 1000 7000 9000 7800 0000 8000 8000     .`...p...x......
 8005980:	b000 c800 8800 c800 b000 0000 0000 0000     ................
 8005990:	7000 8800 8000 8800 7000 0000 0800 0800     .p.......p......
 80059a0:	6800 9800 8800 9800 6800 0000 0000 0000     .h.......h......
 80059b0:	7000 8800 f800 8000 7000 0000 1000 2800     .p.......p.....(
 80059c0:	2000 7000 2000 2000 2000 0000 0000 0000     . .p. . . ......
 80059d0:	7000 9800 9800 6800 0800 0000 8000 8000     .p.....h........
 80059e0:	b000 c800 8800 8800 8800 0000 2000 0000     ............. ..
 80059f0:	6000 2000 2000 2000 7000 0000 1000 0000     .`. . . .p......
 8005a00:	1000 1000 1000 9000 6000 0000 8000 8000     .........`......
 8005a10:	9000 a000 c000 a000 9000 0000 6000 2000     .............`. 
 8005a20:	2000 2000 2000 2000 7000 0000 0000 0000     . . . . .p......
 8005a30:	d000 a800 a800 a800 a800 0000 0000 0000     ................
 8005a40:	b000 c800 8800 8800 8800 0000 0000 0000     ................
 8005a50:	7000 8800 8800 8800 7000 0000 0000 0000     .p.......p......
 8005a60:	b000 c800 c800 b000 8000 0000 0000 0000     ................
 8005a70:	6800 9800 9800 6800 0800 0000 0000 0000     .h.....h........
 8005a80:	b000 c800 8000 8000 8000 0000 0000 0000     ................
 8005a90:	7800 8000 7000 0800 f000 0000 2000 2000     .x...p....... . 
 8005aa0:	f800 2000 2000 2800 1000 0000 0000 0000     ... . .(........
 8005ab0:	8800 8800 8800 9800 6800 0000 0000 0000     .........h......
 8005ac0:	8800 8800 8800 5000 2000 0000 0000 0000     .......P. ......
 8005ad0:	8800 8800 a800 a800 5000 0000 0000 0000     .........P......
 8005ae0:	8800 5000 2000 5000 8800 0000 0000 0000     ...P. .P........
 8005af0:	8800 8800 7800 0800 8800 0000 0000 0000     .....x..........
 8005b00:	f800 1000 2000 4000 f800 0000 1000 2000     ..... .@....... 
 8005b10:	2000 4000 2000 2000 1000 0000 2000 2000     . .@. . ..... . 
 8005b20:	2000 0000 2000 2000 2000 0000 4000 2000     . ... . . ...@. 
 8005b30:	2000 1000 2000 2000 4000 0000 4000 a800     . ... . .@...@..
 8005b40:	1000 0000 0000 0000 0000 0000               ............

08005b4c <g_xmc_vadc_group_array>:
 8005b4c:	4400 4000 4800 4000 4c00 4000 5000 4000     .D.@.H.@.L.@.P.@

08005b5c <I2C_MASTER_0_sda_pin_config>:
 8005b5c:	00d0 0000 0001 0000 0000 0000               ............

08005b68 <I2C_MASTER_0_scl_pin_config>:
 8005b68:	00d0 0000 0001 0000 0000 0000               ............

08005b74 <I2C_MASTER_0_channel_config>:
 8005b74:	86a0 0001 0000 0000                         ........

08005b7c <I2C_MASTER_0_config>:
 8005b7c:	5b74 0800 347d 0800 3459 0800 3439 0800     t[..}4..Y4..94..
	...
 8005ba0:	0000 0404 5a5b 0000                         ....[Z..

08005ba8 <group_init_handle0>:
	...

08005bbc <group_init_handle1>:
	...

08005bd0 <group_init_handle2>:
	...

08005be4 <group_init_handle3>:
	...

08005bf8 <global_config>:
 8005bf8:	0000 0000 0003 0000 0000 0000 0000 0000     ................
	...
 8005c10:	0250 0104 0000 0001 0000 0000 0000 0001     P...............
 8005c20:	0101 0101                                   ....

08005c24 <ANALOG_IO_0>:
 8005c24:	0000 0000 0384 2000 8e00 4802 0008 0000     ....... ...H....

08005c34 <global_iclass_config>:
 8005c34:	0000 0000                                   ....

08005c38 <backgnd_rs_intr_handle>:
 8005c38:	0010 0000 003f 0000 0000 0000               ....?.......

08005c44 <backgnd_config>:
 8005c44:	0005 0000 0000 0000 0008 0000 002d 0000     ............-...
 8005c54:	0000 0000 7325 2520 2573 2e64 3025 6431     ....%s %s%d.%01d
 8005c64:	2520 0073 6f56 746c 6761 3a65 0000 0000      %s.Voltage:....
 8005c74:	0056 0000 7543 7272 6e65 3a74 0000 0000     V...Current:....
 8005c84:	0041 0000 6f50 6577 3a72 0000 0057 0000     A...Power:..W...
 8005c94:	0043 2d23 2b30 0020 6c68 004c 6665 4567     C.#-0+ .hlL.efgE
 8005ca4:	4746 3000 3231 3433 3635 3837 4139 4342     FG.0123456789ABC
 8005cb4:	4544 0046 3130 3332 3534 3736 3938 6261     DEF.0123456789ab
 8005cc4:	6463 6665 0000 0000                         cdef....
