<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_uart.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_UART_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_UART_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the UART register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593">   46</a></span>&#160;<span class="preprocessor">#define UART_O_DR               0x00000000  // UART data Important: This </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// register is read-sensitive. See </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// the register description for </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// details. This register is the </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// data register (the interface to </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// the FIFOs). For transmitted </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// data, if the FIFO is enabled, </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// data written to this location is </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// pushed onto the transmit FIFO. </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// If the FIFO is disabled, data is </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// stored in the transmitter </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// holding register (the bottom </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// word of the transmit FIFO). A </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// write to this register initiates </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// a transmission from the UART. </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// For received data, if the FIFO </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// is enabled, the data byte and </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// the 4-bit status (break, frame, </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// parity, and overrun) is pushed </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// onto the 12-bit wide receive </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// FIFO. If the FIFO is disabled, </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// the data byte and status are </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// stored in the receiving holding </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// register (the bottom word of the </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// receive FIFO). The received data </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// can be retrieved by reading this </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1dbed257c378b616843052cb564efd4b">   73</a></span>&#160;<span class="preprocessor">#define UART_O_RSR              0x00000004  // UART receive status and error </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// clear The RSR/ECR register is </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// the receive status register and </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// error clear register. In </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// addition to the DR register, </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// receive status can also be read </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// from the RSR register. If the </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// status is read from this </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// register, then the status </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// information corresponds to the </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// entry read from DR before </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// reading RSR. The status </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// information for overrun is set </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// immediately when an overrun </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// condition occurs. The RSR </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// register cannot be written. </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// Read-only status register </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0338f9839573e68a0db212248f4767c4">   90</a></span>&#160;<span class="preprocessor">#define UART_O_ECR              0x00000004  // UART receive status and error </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// clear The RSR/ECR register is </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// the receive status </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// register/error clear register. A </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// write of any value to the ECR </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// register clears the framing, </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// parity, break, and overrun </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// errors. All the bits are cleared </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// on reset. Write-only error clear </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// register </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643">  100</a></span>&#160;<span class="preprocessor">#define UART_O_FR               0x00000018  // UART flag The FR register is </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// the flag register. After reset, </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// the TXFF, RXFF, and BUSY bits </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// are 0, and TXFE and RXFE bits </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// are 1. The CTS bit indicate the </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// modem flow control. Note that </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// the modem bits are only </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// implemented on UART1 and are </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// tied inactive on UART0. Due to </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// this difference, the reset state </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// of the UART0 FR register is </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// 0x90, while UART1 FR register </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// reset state 0x197 . </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6ac18f78e0d57a357fc3fec5379af002">  113</a></span>&#160;<span class="preprocessor">#define UART_O_ILPR             0x00000020  // UART IrDA low-power register </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// The ILPR register stores the </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// 8-bit low-power counter divisor </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// value used to derive the </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// low-power SIR pulse width clock </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// by dividing down the system </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// clock (SysClk). All the bits are </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// cleared when reset. The internal </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// IrLPBaud16 clock is generated by </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// dividing down SysClk according </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// to the low-power divisor value </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// written to ILPR. The duration of </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// SIR pulses generated when </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// low-power mode is enabled is </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// three times the period of the </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// IrLPBaud16 clock. The low-power </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// divisor value is calculated as </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// follows: ILPDVSR = SysClk / </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// FIrLPBaud16 where FIrLPBaud16 is </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// nominally 1.8432 MHz The divisor </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// must be programmed such that </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// FIrLPBaud16 is in the range 1.42 </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// MHz to 2.12 MHz, resulting in a </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// low-power pulse duration of </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// 1.41-2.11 us (three times the </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// period of IrLPBaud16). The </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// minimum frequency of IrLPBaud16 </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// ensures that pulses less than </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// one period of IrLPBaud16 are </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// rejected, but pulses greater </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// than 1.4 us are accepted as </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// valid pulses. Note: Zero is an </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// illegal value. Programming a </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// zero value results in no </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// IrLPBaud16 pulses being </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// generated. </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a8e135cdae92f70b7c3b414ffcd092ff4">  149</a></span>&#160;<span class="preprocessor">#define UART_O_IBRD             0x00000024  // UART integer baud-rate divisor </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// The IBRD register is the integer </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// part of the baud-rate divisor </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// value. All the bits are cleared </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// on reset. The minimum possible </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// divide ratio is 1 (when IBRD = </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// 0), in which case the FBRD </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// register is ignored. When </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// changing the IBRD register, the </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// new value does not take effect </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// until transmission or reception </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// of the current character is </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// complete. Any changes to the </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// baud-rate divisor must be </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// followed by a write to the LCRH </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afeaea40410b7f3d18460764b9fe39f99">  165</a></span>&#160;<span class="preprocessor">#define UART_O_FBRD             0x00000028  // UART fractional baud-rate </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// divisor The FBRD register is the </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// fractional part of the baud-rate </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// divisor value. All the bits are </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// cleared on reset. When changing </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// the FBRD register, the new value </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// does not take effect until </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// transmission or reception of the </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// current character is complete. </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// Any changes to the baud-rate </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// divisor must be followed by a </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// write to the LCRH register. </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abf8355fa17141880c6e0c6274620ed95">  177</a></span>&#160;<span class="preprocessor">#define UART_O_LCRH             0x0000002C  // UART line control The LCRH </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// register is the line control </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// register. Serial parameters such </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// as data length, parity, and stop </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// bit selection are implemented in </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// this register. When updating the </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// baud-rate divisor (IBRD and/or </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// IFRD), the LCRH register must </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// also be written. The write </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// strobe for the baud-rate divisor </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// registers is tied to the LCRH </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4">  189</a></span>&#160;<span class="preprocessor">#define UART_O_CTL              0x00000030  // UART control The CTL register </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// is the control register. All the </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// bits are cleared on reset except </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// for the transmit enable (TXE) </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// and receive enable (RXE) bits, </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// which are set. To enable the </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// UART module, the UARTEN bit must </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// be set. If software requires a </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// configuration change in the </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// module, the UARTEN bit must be </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// cleared before the configuration </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// changes are written. If the UART </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// is disabled during a transmit or </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// receive operation, the current </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// transaction is completed before </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// the UART stopping. Note: The </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// UARTCTL register should not be </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// changed while the UART is </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                            <span class="comment">// enabled or else the results are </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// unpredictable. The following </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// sequence is recommended for </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// making changes to the UARTCTL </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// register: 1. Disable the UART. </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// 2. Wait for the end of </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// transmission or reception of the </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// current character. 3. Flush the </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// transmit FIFO by clearing bit 4 </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// (FEN) in the line control </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// register (UARTLCRH). 4. </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// Reprogram the control register. </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// 5. Enable the UART. </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1c6a01cfe4b688511ad9dbb84ad8da74">  220</a></span>&#160;<span class="preprocessor">#define UART_O_IFLS             0x00000034  // UART interrupt FIFO level </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// select The IFLS register is the </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// interrupt FIFO level select </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// register. This register can be </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// used to define the FIFO level at </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// which the TXRIS and RXRIS bits </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// in the RIS register are </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// triggered. The interrupts are </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// generated based on a transition </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// through a level rather than </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// being based on the level. That </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// is, the interrupts are generated </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// when the fill level progresses </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// through the trigger level. For </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// example, if the receive trigger </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// level is set to the half-way </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// mark, the interrupt is triggered </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// as the module is receiving the </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// 9th character. Out of reset, the </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// TXIFLSEL and RXIFLSEL bits are </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// configured so that the FIFOs </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// trigger an interrupt at the </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// half-way mark. </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a25a4128a90464dc71d5cf03c2e2e1428">  243</a></span>&#160;<span class="preprocessor">#define UART_O_IM               0x00000038  // UART interrupt mask The IM </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// register is the interrupt mask </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// set/clear register. On a read, </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// this register gives the current </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// value of the mask on the </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// relevant interrupt. Setting a </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// bit allows the corresponding raw </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// interrupt signal to be routed to </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// the interrupt controller. </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// Clearing a bit prevents the raw </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// interrupt signal from being sent </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// to the interrupt controller. </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5161a53c6423bbea69a8b4a8093af860">  255</a></span>&#160;<span class="preprocessor">#define UART_O_RIS              0x0000003C  // UART raw interrupt status The </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// RIS register is the raw </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// interrupt status register. On a </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// read, this register gives the </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// current raw status value of the </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// corresponding interrupt. A write </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// has no effect. Note that the HW </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// modem flow control bits are only </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// implemented on UART1 and are </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// tied inactive on UART0. </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6a844d9766dfffbeba2785ec6122203c">  265</a></span>&#160;<span class="preprocessor">#define UART_O_MIS              0x00000040  // UART masked interrupt status </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// The MIS register is the masked </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// interrupt status register. On a </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// read, this register gives the </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// current masked status value of </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// the corresponding interrupt. A </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// write has no effect. </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a06bc44dcb01536832a757b06cb490f1f">  272</a></span>&#160;<span class="preprocessor">#define UART_O_ICR              0x00000044  // UART interrupt clear The ICR </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// register is the interrupt clear </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// register. On a write of 1, the </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// corresponding interrupt (both </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// raw interrupt and masked </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// interrupt, if enabled) is </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// cleared. A write of 0 has no </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// effect. </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3a989062ca6a98452e73a26f9ccb456e">  280</a></span>&#160;<span class="preprocessor">#define UART_O_DMACTL           0x00000048  // UART DMA control The DMACTL </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="comment">// register is the DMA control </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a37799d18b77ae239026c515774d5e005">  283</a></span>&#160;<span class="preprocessor">#define UART_O_LCTL             0x00000090  // UART LIN control The LCTL </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// register is the configures the </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// operation of the UART when in </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                            <span class="comment">// LIN mode. </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a23dedde27cbd255e38cb4f3d35499abe">  287</a></span>&#160;<span class="preprocessor">#define UART_O_LSS              0x00000094  // LIN snap shot The LSS register </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// captures the free-running timer </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// value when either the sync edge </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// 1 or the sync edge 5 is detected </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// in LIN mode. </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a8c9650c5c31bf40307fb4e434f9c6480">  292</a></span>&#160;<span class="preprocessor">#define UART_O_LTIM             0x00000098  // UART LIN timer The LTIM </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// register contains the current </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// timer value for the free-running </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                            <span class="comment">// timer that is used to calculate </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                            <span class="comment">// the baud rate when in LIN slave </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                            <span class="comment">// mode. The value in this register </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// is used along with the value in </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                            <span class="comment">// the UART LIN snap shot (LSS) </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// register to adjust the baud rate </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// to match that of the master. </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a59a51d4f92e5aebf13735c3eb22a1b95">  302</a></span>&#160;<span class="preprocessor">#define UART_O_NINEBITADDR      0x000000A4  // UART 9-bit self address The </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// NINEBITADDR register is used to </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// write the specific address that </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// should be matched with the </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                            <span class="comment">// receiving byte when the 9-bit </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// address mask (NINEBITAMASK) is </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// set to 0xFF. This register is </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// used in conjunction with </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// NINEBITAMASK to form a match for </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// address-byte received. </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1ca22a8e5f489c22c0bfb83b06d006d2">  312</a></span>&#160;<span class="preprocessor">#define UART_O_NINEBITAMASK     0x000000A8  // UART 9-bit self address mask </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// The NINEBITAMASK register is </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                            <span class="comment">// used to enable the address mask </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// for 9-bit mode. The lower </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// address bits are masked to </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// create a range of address to be </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// matched with the received </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// address byte. </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac25bb00bb00f6c6816b7e452bd86cdf4">  320</a></span>&#160;<span class="preprocessor">#define UART_O_PP               0x00000FC0  // UART peripheral properties The </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                            <span class="comment">// PP register provides information </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                            <span class="comment">// regarding the properties of the </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// UART module. </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a236989a12838e9b1532886d41240ae0a">  324</a></span>&#160;<span class="preprocessor">#define UART_O_CC               0x00000FC8  // UART clock configuration The CC </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// register controls the baud and </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// system clocks sources for the </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// UART module. For more </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// information, see the section </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// called &quot;Baud-Rate Generation&quot;. </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// Note: If the PIOSC is used for </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// the UART baud clock, the system </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                            <span class="comment">// clock frequency must be at least </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                            <span class="comment">// 9 MHz in run mode. </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DR register.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#addc33d9ca903b5498498845fedcc2406">  341</a></span>&#160;<span class="preprocessor">#define UART_DR_OE              0x00000800  // UART overrun error 1: New data </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// was received when the FIFO was </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// full, resulting in data loss. 0: </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// No data has been lost due to a </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// FIFO overrun. </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a433fa10940f013639146609ac10016ae">  346</a></span>&#160;<span class="preprocessor">#define UART_DR_OE_M            0x00000800</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad54689ca38e1639c453d0b02c1931997">  347</a></span>&#160;<span class="preprocessor">#define UART_DR_OE_S            11</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a8abd67385293e64f5736e5faddc68909">  348</a></span>&#160;<span class="preprocessor">#define UART_DR_BE              0x00000400  // UART break error 1: A break </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// condition has been detected, </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// indicating that the receive data </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// input was held low for longer </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                            <span class="comment">// than a full-word transmission </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            <span class="comment">// time (defined as start, data, </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// parity, and stop bits). 0: No </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// break condition has occurred. In </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// FIFO mode, this error is </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// associated with the character at </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// the top of the FIFO. When a </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// break occurs, only the one 0 </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// character is loaded into the </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// FIFO. The next character is only </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// enabled after the received data </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// input goes to a 1 (marking </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                            <span class="comment">// state), and the next valid start </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// bit is received. </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aad9686444d560f03fa1b6f92af0c5827">  366</a></span>&#160;<span class="preprocessor">#define UART_DR_BE_M            0x00000400</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a147575655a61a473e5afa8b0bddcaae6">  367</a></span>&#160;<span class="preprocessor">#define UART_DR_BE_S            10</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3ce57f5f6c7670322e73a4156223a03c">  368</a></span>&#160;<span class="preprocessor">#define UART_DR_PE              0x00000200  // UART parity error 1: The parity </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                            <span class="comment">// of the received data character </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                            <span class="comment">// does not match the parity </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// defined by bits 2 and 7 of the </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                            <span class="comment">// UARTLCRH register 0: No parity </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// error has occurred. In FIFO </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// mode, this error is associated </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                            <span class="comment">// with the character at the top of </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// the FIFO. </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ab794c25f14b2c5f9ca5a9d3daf177b86">  377</a></span>&#160;<span class="preprocessor">#define UART_DR_PE_M            0x00000200</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a575c7489e1b4b1de7758eb69e56adaab">  378</a></span>&#160;<span class="preprocessor">#define UART_DR_PE_S            9</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a759524d95ccfeb42ae6973ef1e727e92">  379</a></span>&#160;<span class="preprocessor">#define UART_DR_FE              0x00000100  // UART framing error 1: The </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// received character does not have </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// a valid stop bit (a valid stop </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// bit is 1). 0: No framing error </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                            <span class="comment">// has occurred. </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa33dea86ec41aab9757e26fe0a1286ae">  384</a></span>&#160;<span class="preprocessor">#define UART_DR_FE_M            0x00000100</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4e964967f6a7e0fb8ed6ad4a9454c8c4">  385</a></span>&#160;<span class="preprocessor">#define UART_DR_FE_S            8</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee">  386</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_M          0x000000FF  // Data transmitted or received </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                            <span class="comment">// Data that is to be transmitted </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// via the UART is written to this </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                            <span class="comment">// field. When read, this field </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// contains the data that was </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                            <span class="comment">// received by the UART. </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1238f002497a06f1f8b9647e02d905f8">  392</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_S          0</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RSR register.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7d66e764b50faba0d5327e912b6d85a3">  398</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE             0x00000008  // UART overrun error 1: New data </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                            <span class="comment">// was received when the FIFO was </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                            <span class="comment">// full, resulting in data loss. 0: </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                            <span class="comment">// No data has been lost due to a </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                            <span class="comment">// FIFO overrun. This bit is </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                            <span class="comment">// cleared by a write to UARTECR. </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// The FIFO contents remain valid </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="comment">// because no further data is </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// written when the FIFO is full, </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// only the contents of the shift </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// register are overwritten. The </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// CPU must read the data in order </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// to empty the FIFO. </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae2e71cfc94d24e7d3adfb4033b2dfd8f">  411</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE_M           0x00000008</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2b45a88a2ef57961a264720536c64d35">  412</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE_S           3</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a59aa21bf1e8bbec3739106f17e956188">  413</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE             0x00000004  // UART break error 1: A break </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                            <span class="comment">// condition has been detected, </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// indicating that the receive data </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                            <span class="comment">// input was held low for longer </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                            <span class="comment">// than a full-word transmission </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                            <span class="comment">// time (defined as start, data, </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                            <span class="comment">// parity, and stop bits). 0: No </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                            <span class="comment">// break condition has occurred. </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                            <span class="comment">// This bit is cleared to 0 by a </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// write to UARTECR. In FIFO mode, </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                            <span class="comment">// this error is associated with </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// the character at the top of the </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                            <span class="comment">// FIFO. When a break occurs, only </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                            <span class="comment">// one 0 character is loaded into </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                            <span class="comment">// the FIFO. The next character is </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                            <span class="comment">// only enabled after the receive </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                            <span class="comment">// data input goes to a 1 (marking </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                            <span class="comment">// state) and the next valid start </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                            <span class="comment">// bit is received. </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a889b0ddb402367ea3a1bfa7f562ae81d">  432</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE_M           0x00000004</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a58f1c36ad36e87bcc3db48226b21a4ad">  433</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE_S           2</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae017de851d1d1433b4b968b74ed4446b">  434</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE             0x00000002  // UART parity error 1: The parity </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                            <span class="comment">// of the received data character </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                            <span class="comment">// does not match the parity </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                            <span class="comment">// defined by bits 2 and 7 of the </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// UARTLCRH register. 0: No parity </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                            <span class="comment">// error has occurred. This bit is </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                            <span class="comment">// cleared to 0 by a write to </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                            <span class="comment">// UARTECR. </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afa938c5b0cacb157fb0558da4aad4adc">  442</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE_M           0x00000002</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abcbb6e6cde742b93617a60ba1a133985">  443</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE_S           1</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf">  444</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE             0x00000001  // UART framing error 1: The </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                            <span class="comment">// received character does not have </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                            <span class="comment">// a valid stop bit (a valid stop </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                            <span class="comment">// bit is 1). 0: No framing error </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                            <span class="comment">// has occurred. This bit is </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                            <span class="comment">// cleared to 0 by a write to </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                            <span class="comment">// UARTECR. In FIFO mode, this </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// error is associated with the </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                            <span class="comment">// character at the top of the </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                            <span class="comment">// FIFO. </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afbf69f76a5ff03894cc1b542b1463dff">  454</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE_M           0x00000001</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a43ba8e028e5abbb56367b61d767103b8">  455</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE_S           0</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ECR register.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c">  461</a></span>&#160;<span class="preprocessor">#define UART_ECR_DATA_M         0x000000FF  // Error clear A write to this </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                            <span class="comment">// register of any data clears the </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                            <span class="comment">// framing, parity, break, and </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                            <span class="comment">// overrun flags. </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a15305879106cb8097452efa867da3361">  465</a></span>&#160;<span class="preprocessor">#define UART_ECR_DATA_S         0</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FR register.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a08ea2055746abf83b7336ae08dd1c92d">  471</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE            0x00000080  // UART transmit FIFO empty The </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// meaning of this bit depends on </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// the state of the FEN bit in the </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            <span class="comment">// UARTLCRH register. 1: If the </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="comment">// FIFO is disabled (FEN is 0), the </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            <span class="comment">// transmit holding register is </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                            <span class="comment">// empty. If the FIFO is enabled </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// (FEN is 1), the transmit FIFO is </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                            <span class="comment">// empty. 0: The transmitter has </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                            <span class="comment">// data to transmit. </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af0f6113eed8fa9e97e0dc7c6f0f79e20">  481</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE_M          0x00000080</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a8eaa9b5a15f4089c70a1dcf6326c1e2d">  482</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE_S          7</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a842ff6a0449123ede0b5b93425ce902c">  483</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF            0x00000040  // UART receive FIFO full The </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                            <span class="comment">// meaning of this bit depends on </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                            <span class="comment">// the state of the FEN bit in the </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                            <span class="comment">// UARTLCRH register. 1: If the </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                            <span class="comment">// FIFO is disabled (FEN is 0), the </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                            <span class="comment">// receive holding register is </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                            <span class="comment">// full. If the FIFO is enabled </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                            <span class="comment">// (FEN is 1), the receive FIFO is </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                            <span class="comment">// full. 0: The receiver can </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                            <span class="comment">// receive data. </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afd101674a79acba22ee146f6a3eda12f">  493</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF_M          0x00000040</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad8d84929fb3ae39b47ba645805d33d84">  494</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF_S          6</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2f6a08ae8a3005e737005cbd607081b1">  495</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF            0x00000020  // UART transmit FIFO full The </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                            <span class="comment">// meaning of this bit depends on </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                            <span class="comment">// the state of the FEN bit in the </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                            <span class="comment">// UARTLCRH register. 1: If the </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                            <span class="comment">// FIFO is disabled (FEN is 0), the </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                            <span class="comment">// transmit holding register is </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                            <span class="comment">// full. If the FIFO is enabled </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                            <span class="comment">// (FEN is 1), the transmit FIFO is </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                            <span class="comment">// full. 0: The transmitter is not </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                            <span class="comment">// full. </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a201f598349f8bc41beae82d8ff7fe436">  505</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF_M          0x00000020</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a52f03d40a8a45d6c57b8aac518136081">  506</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF_S          5</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a9ba067e6425a6c5b5aca79874c549364">  507</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE            0x00000010  // UART receive FIFO empty The </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                            <span class="comment">// meaning of this bit depends on </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                            <span class="comment">// the state of the FEN bit in the </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// UARTLCRH register. 1: If the </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                            <span class="comment">// FIFO is disabled (FEN is 0), the </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                            <span class="comment">// receive holding register is </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                            <span class="comment">// empty. If the FIFO is enabled </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                            <span class="comment">// (FEN is 1), the receive FIFO is </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                            <span class="comment">// empty. 0: The receiver is not </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                            <span class="comment">// empty. </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad3bee1dc7096fc1cdcbcefab602335ec">  517</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE_M          0x00000010</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a32b996b9baeed22756e0da1735d523c3">  518</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE_S          4</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a39a3e9403d1914dba75ca838fdc73364">  519</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY            0x00000008  // UART busy 1: The UART is busy </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                            <span class="comment">// transmitting data. This bit </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                                            <span class="comment">// remains set until the complete </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                            <span class="comment">// byte, including all stop bits, </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                            <span class="comment">// has been sent from the shift </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                            <span class="comment">// register. 0: The UART is not </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                            <span class="comment">// busy. This bit is set as soon as </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                            <span class="comment">// the transmit FIFO becomes </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                            <span class="comment">// non-empty (regardless of whether </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                            <span class="comment">// UART is enabled). </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a59354d84f29828b42802f4b855162129">  529</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY_M          0x00000008</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a9d3505b745d75c9f855b13c0ceb79a6d">  530</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY_S          3</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3f708d80e15117726f4faf915fc8c349">  531</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS             0x00000001  // Clear to send (UART1 only, </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                            <span class="comment">// reserved for UART0). 1: The </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                            <span class="comment">// U1CTS signal is asserted. 0: The </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                            <span class="comment">// U1CTS signal is not asserted. </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4c18352528381a18401fc5bdb89541cd">  535</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS_M           0x00000001</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a907f7accb94dfa26ab8633ebd6f1bf98">  536</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS_S           0</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ILPR register.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7b31bca37f095f00620628f598a53e7b">  542</a></span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_M     0x000000FF  // IrDA low-power divisor This </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                            <span class="comment">// field contains the 8-bit </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                            <span class="comment">// low-power divisor value. </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a366b9600de152cf525a34e1a53af0116">  545</a></span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_S     0</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IBRD register.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5ace3260bf95c7829602c4912aa6eda9">  551</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_M      0x0000FFFF  // Integer baud-rate divisor </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae448b4ac43adabad43d706c24ff963cc">  552</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_S      0</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FBRD register.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ada8c12af23a427c4e085543c1f06a6cb">  558</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_M     0x0000003F  // Fractional baud-rate divisor </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7084e060e2194b060761767eacfdf7ca">  559</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_S     0</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LCRH register.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10">  565</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS           0x00000080  // UART stick parity select When </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">// bits 1, 2, and 7 of UARTLCRH are </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// set, the parity bit is </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// transmitted and checked as a 0. </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// When bits 1 and 7 are set and 2 </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// is cleared, the parity bit is </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                            <span class="comment">// transmitted and checked as a 1. </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                            <span class="comment">// When this bit is cleared, stick </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                            <span class="comment">// parity is disabled. </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a57733825f905cd25309a02877ad4cd1d">  574</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS_M         0x00000080</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a36662b3f7179085477c292d367c2927e">  575</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS_S         7</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a56360a8705e6e82d4937a20972b82d69">  576</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_M        0x00000060  // UART word length The bits </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                            <span class="comment">// indicate the number of data bits </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                            <span class="comment">// transmitted or received in a </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// frame as follows: 0x0: 5 bits </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                            <span class="comment">// (default) 0x1: 6 bits 0x2: 7 </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <span class="comment">// bits 0x3: 8 bits </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a667353c823e151e761132b2fa9e13d1a">  582</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_S        5</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac63fc7bdadb98a24125de76e1468510e">  583</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN           0x00000010  // UART enable FIFOs 1: The </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                            <span class="comment">// transmit and receive FIFObuffers </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                            <span class="comment">// are enabled (FIFOmode). 0: The </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                            <span class="comment">// FIFOs are disabled (Character </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                            <span class="comment">// mode). The FIFOs become </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                            <span class="comment">// 1-byte-deep holding registers. </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aed6c696722e80fa9ac643209c57e8b00">  589</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_M         0x00000010</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa87c69886eb955ef623d5063fc084461">  590</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_S         4</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3aa637fc03bb39a175932d19c48e2e5b">  591</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2          0x00000008  // UART two stop bits select 1: </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                            <span class="comment">// Two stop bits are transmitted at </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="comment">// the end of a frame. The receive </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                            <span class="comment">// logic does not check for two </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                            <span class="comment">// stop bits being received. 0: One </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                            <span class="comment">// stop bit is transmitted at the </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <span class="comment">// end of a frame. </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afa1b6acd1858ffb13957b19e72017d22">  598</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2_M        0x00000008</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a26b8147c8ce1bb0ab1f6688bf114ffa1">  599</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2_S        3</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aff1a8a6c54483dbf84d1902397d47b7b">  600</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS           0x00000004  // UART even parity select 1: Even </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                            <span class="comment">// parity generation and checking </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            <span class="comment">// is performed during transmission </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                            <span class="comment">// and reception, which checks for </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                            <span class="comment">// an even number of 1s in data and </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                            <span class="comment">// parity bits. 0: Odd parity is </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                            <span class="comment">// performed, which checks for an </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                            <span class="comment">// odd number of 1s. This bit has </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                            <span class="comment">// no effect when parity is </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                            <span class="comment">// disabled by the PEN bit. </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a498aa05787cf841990da4f4e33ff882d">  610</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_M         0x00000004</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#adeb538a8801566f7badf17d01a4791ba">  611</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_S         2</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b">  612</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN           0x00000002  // UART parity enable 1: Parity </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                            <span class="comment">// checking and generation is </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                                            <span class="comment">// enabled. 0: Parity is disabled </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                            <span class="comment">// and no parity bit is added to </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                            <span class="comment">// the data frame. </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a55e373343144ea1baec349b582746cfa">  617</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_M         0x00000002</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a602d818b8e36282e46aa76c5bd8d5636">  618</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_S         1</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a80da31de1b31f9d4cd25906e43a9a919">  619</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK           0x00000001  // UART send break 1: A low level </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// is continually output on the </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="comment">// UnTx signal, after completing </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                            <span class="comment">// transmission of the current </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                            <span class="comment">// character. For the proper </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                            <span class="comment">// execution of the break command, </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                            <span class="comment">// software must set this bit for </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                            <span class="comment">// at least two frames (character </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                            <span class="comment">// periods). 0: Normal use </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a74eebb34a9c72150a481982a9e50d108">  628</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK_M         0x00000001</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a12004747b35c66547137c103aa0042f8">  629</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK_S         0</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CTL register.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a25c8b58bfb4a36de3f897c2863888856">  635</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN          0x00008000  // U1CTS Hardware Flow control </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                            <span class="comment">// enable 1: When U1CTS input is </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                            <span class="comment">// asserted, UART1 can transmit </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                            <span class="comment">// data. 0: U1CTS does not control </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                            <span class="comment">// UART1 data transmission. Note: </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                            <span class="comment">// Only used for UART1. This bit is </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                            <span class="comment">// reserved RO for UART0. </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7d8b8800e0805c5cb905c623c0d22364">  642</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_M        0x00008000</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad037e10287d1f5d83efad2515406ccfa">  643</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_S        15</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a75a515e952135c324c71b86c1c39991c">  644</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN          0x00004000  // U1RTS Hardware Flow control </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                            <span class="comment">// enable 1: U1RTS indicates the </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                            <span class="comment">// state of UART1 receive FIFO. </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                            <span class="comment">// U1RTS remains asserted until the </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            <span class="comment">// preprogrammed watermark level is </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="comment">// reached, indicating that the </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                            <span class="comment">// UART1 RXFIFO has no space to </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                            <span class="comment">// store additional characters. 0: </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                            <span class="comment">// U1RTS does not indicate state of </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                            <span class="comment">// UART1 RX FIFO. Note: Only used </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                            <span class="comment">// for UART1. This bit is reserved </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                            <span class="comment">// RO for UART0. </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a73797c0fa253bc1e57db8b10a27cdc0f">  656</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_M        0x00004000</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a363ef3e53172ef9eb8acca5067ab9058">  657</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_S        14</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4d522022557e403572e518db25b3cf5c">  658</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE            0x00000200  // UART receive enable 1: The </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                            <span class="comment">// receive section of the UART is </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                            <span class="comment">// enabled. 0: The receive section </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                            <span class="comment">// of the UART is disabled. If the </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                                            <span class="comment">// UART is disabled in the middle </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                                            <span class="comment">// of a receive, it completes the </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                                            <span class="comment">// current character before </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                                            <span class="comment">// stopping. Note: To enable </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                            <span class="comment">// reception, the UARTEN bit must </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                            <span class="comment">// also be set. </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2e32ae9b88c5f17f35818460edd7480b">  668</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_M          0x00000200</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a290e99485814cce5293cc22db4ddf2cc">  669</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_S          9</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac81859db681e3918f88e0f7aea596a06">  670</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE            0x00000100  // UART transmit enable 1: The </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                            <span class="comment">// transmit section of the UART is </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// enabled. 0: The transmit section </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                            <span class="comment">// of the UART is disabled. If the </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                            <span class="comment">// UART is disabled in the middle </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                            <span class="comment">// of a transmission, it completes </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                            <span class="comment">// the current character before </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                            <span class="comment">// stopping. Note: To enable </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                            <span class="comment">// transmission, the UARTEN bit </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                            <span class="comment">// must also be set. </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a475f893fbad66848c831a89c5645ab89">  680</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_M          0x00000100</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a514ae557fe6f480a8cea135c3bcf9689">  681</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_S          8</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710">  682</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE            0x00000080  // UART loop back enable 1: The </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                            <span class="comment">// UnTx path is fed through the </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                            <span class="comment">// UnRx path. 0: Normal operation </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a36d14f304595912bfe384db333e1cd2e">  685</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_M          0x00000080</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a143a22ca408094af0da50d2d0a4c8ee4">  686</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_S          7</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afe830fab8bf36f567e24c9b09f8660df">  687</a></span>&#160;<span class="preprocessor">#define UART_CTL_LIN            0x00000040  // LIN mode enable 1: The UART </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// operates in LIN mode. 0: Normal </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// operation </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abbfa8dce578a4748073af59beb6f27d3">  690</a></span>&#160;<span class="preprocessor">#define UART_CTL_LIN_M          0x00000040</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0164502ed2f4a46e788b8e511961df82">  691</a></span>&#160;<span class="preprocessor">#define UART_CTL_LIN_S          6</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0e25d885a9f3a9afed6cae6cbda20273">  692</a></span>&#160;<span class="preprocessor">#define UART_CTL_HSE            0x00000020  // High-speed enable 0: The UART </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                            <span class="comment">// is clocked using the system </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                            <span class="comment">// clock divided by 16. 1: The UART </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                                            <span class="comment">// is clocked using the system </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                                            <span class="comment">// clock divided by 8. Note: System </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                            <span class="comment">// clock used is also dependent on </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                            <span class="comment">// the baud-rate divisor </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                            <span class="comment">// configuration (See Universal </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                            <span class="comment">// Asynchronous </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                            <span class="comment">// Receivers/Transmitters - </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                            <span class="comment">// Baud-Rate Generation). </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2df79db91a7d3aa2060394001665952d">  703</a></span>&#160;<span class="preprocessor">#define UART_CTL_HSE_M          0x00000020</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac49f276a027c9d755c50bd86f9ff70a6">  704</a></span>&#160;<span class="preprocessor">#define UART_CTL_HSE_S          5</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a94ba876fdc237d15d664750dc8035264">  705</a></span>&#160;<span class="preprocessor">#define UART_CTL_EOT            0x00000010  // End of transmission This bit </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                            <span class="comment">// determines the behavior of the </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// TXRIS bit in the UARTRIS </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                            <span class="comment">// register. 1: The TXRIS bit is </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                            <span class="comment">// set only after all transmitted </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                                            <span class="comment">// data, including stop bits, have </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                            <span class="comment">// cleared the serializer. 0: The </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                            <span class="comment">// TXRIS bit is set when the </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                                            <span class="comment">// transmit FIFO condition </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                            <span class="comment">// specified in UARTIFLS is met. </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afcc4b681e8bb9660856853ac312db59a">  715</a></span>&#160;<span class="preprocessor">#define UART_CTL_EOT_M          0x00000010</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae8e804b526319eb313a0408956ac16be">  716</a></span>&#160;<span class="preprocessor">#define UART_CTL_EOT_S          4</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aabde3e1386574ce4f971c731fe5cd478">  717</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIRLP          0x00000004  // UART SIR low-power mode This </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                            <span class="comment">// bit selects the IrDA encoding </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                            <span class="comment">// mode. 1: The UART operates in </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                            <span class="comment">// SIR Low-Power mode. Low-level </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                            <span class="comment">// bits are transmitted with a </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                            <span class="comment">// pulse width which is 3 times the </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                            <span class="comment">// period of the IrLPBaud16 input </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                                            <span class="comment">// signal, regardless of the </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                            <span class="comment">// selected bit rate. 0: Low-level </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                            <span class="comment">// bits are transmitted as an </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                            <span class="comment">// active high pulse with a width </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                            <span class="comment">// of 3/16th of the bit period. </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                            <span class="comment">// Setting this bit uses less </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                                            <span class="comment">// power, but might reduce </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                                            <span class="comment">// transmission distances. </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5e0b16d31b5a5791435b0a20e49faa2a">  732</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIRLP_M        0x00000004</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7a80b847d306e1bcdefb0fa4013c73f9">  733</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIRLP_S        2</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697">  734</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIREN          0x00000002  // UART SIR enable 1: The IrDA SIR </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                                            <span class="comment">// block is enabled, and the UART </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                            <span class="comment">// transmits and receives data </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                            <span class="comment">// using SIR protocol. 0: Normal </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                            <span class="comment">// operation. </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4898ad42341d76eab913faf5b668d73d">  739</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIREN_M        0x00000002</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a363c75a37c918f09e5a1625d99c21ada">  740</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIREN_S        1</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">  741</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN         0x00000001  // UART enable 1: The UART is </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                            <span class="comment">// enabled. 0: The UART is </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                            <span class="comment">// disabled. If the UART is </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                            <span class="comment">// disabled in the middle of </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <span class="comment">// transmission or reception, it </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                            <span class="comment">// completes the current character </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                            <span class="comment">// before stopping. </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aee46389ababd6ae8b6c3fe7e17c87e81">  748</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_M       0x00000001</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a08e278ef3e07b90cf61e40bef655432f">  749</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_S       0</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IFLS register.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a48132b71c8dcc261da3bf01f16db98b0">  755</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXIFLSEL_M    0x00000038  // UART receive interrupt FIFO </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                                            <span class="comment">// level select The trigger points </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                                            <span class="comment">// for the receive interrupt are as </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                                            <span class="comment">// follows: 0x0: RX FIFO &gt;= 1/8 </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                            <span class="comment">// full 0x1: RX FIFO &gt;= 1/4 full </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                                            <span class="comment">// 0x2: RX FIFO &gt;= 1/2 full </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                            <span class="comment">// (default) 0x3: RX FIFO &gt;= 3/4 </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <span class="comment">// full 0x4: RX FIFO &gt;= 7/8 full </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                            <span class="comment">// 0x5-0x7: Reserved </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae1aa7945b315e29e61bc61c2f563ebb7">  764</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXIFLSEL_S    3</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a49dab96467d45fb356bfcc090fdecf56">  765</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXIFLSEL_M    0x00000007  // UART Transmit Interrupt FIFO </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                            <span class="comment">// Level Select The trigger points </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                                            <span class="comment">// for the transmit interrupt are </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                            <span class="comment">// as follows: 0x0: TX FIFO &lt;= 7/8 </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                            <span class="comment">// empty 0x1: TX FIFO &lt;= 3/4 empty </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                            <span class="comment">// 0x2: TX FIFO &lt;= 1/2 empty </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                            <span class="comment">// (default) 0x3: TX FIFO &lt;= 1/4 </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                                            <span class="comment">// empty 0x4: TX FIFO &lt;= 1/8 empty </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                            <span class="comment">// 0x5-0x7: Reserved Note: If the </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            <span class="comment">// EOT bit in UARTCTL is set, the </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                                            <span class="comment">// transmit interrupt is generated </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                                            <span class="comment">// once the FIFO is completely </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                            <span class="comment">// empty and all data including </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                            <span class="comment">// stop bits have left the transmit </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                            <span class="comment">// serializer. In this case, the </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                                            <span class="comment">// setting of TXIFLSEL is ignored. </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0a51559f51a39324454270bfbe7dc79d">  781</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXIFLSEL_S    0</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IM register.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3b11e7cfa01c185335cb158f34db2ba3">  787</a></span>&#160;<span class="preprocessor">#define UART_IM_LME5IM          0x00008000  // LIN mode edge 5 interrupt mask </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                                            <span class="comment">// 1: An interrupt is sent to the </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                                            <span class="comment">// LME5RIS bit in the UARTRIS </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                                            <span class="comment">// register is set. 0: The LME5RIS </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a30032d253ea69153f5dde83db0b4f810">  795</a></span>&#160;<span class="preprocessor">#define UART_IM_LME5IM_M        0x00008000</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5e8cbbcfc56f15a7e99afb0648e63e56">  796</a></span>&#160;<span class="preprocessor">#define UART_IM_LME5IM_S        15</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abde8ea82682a67057ad6541d737c9451">  797</a></span>&#160;<span class="preprocessor">#define UART_IM_LME1IM          0x00004000  // LIN mode edge 1 interrupt mask </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                            <span class="comment">// 1: An interrupt is sent to the </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                                            <span class="comment">// LME1RIS bit in the UARTRIS </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                                            <span class="comment">// register is set. 0: The LME1RIS </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a82618218552e118ee4f5888c0254e2ce">  805</a></span>&#160;<span class="preprocessor">#define UART_IM_LME1IM_M        0x00004000</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a21dd9db1c3ade1681ada4e7207a4e10b">  806</a></span>&#160;<span class="preprocessor">#define UART_IM_LME1IM_S        14</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aedf14b595013f396376ba168660967f2">  807</a></span>&#160;<span class="preprocessor">#define UART_IM_LMSBIM          0x00002000  // LIN mode sync break interrupt </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                            <span class="comment">// mask 1: An interrupt is sent to </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                                            <span class="comment">// the interrupt controller when </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                            <span class="comment">// the LMSBRIS bit in the UARTRIS </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                            <span class="comment">// register is set. 0: The LMSBRIS </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa6d355e3d5f54a969593fa9272dffc43">  815</a></span>&#160;<span class="preprocessor">#define UART_IM_LMSBIM_M        0x00002000</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a09cce0c497783322fc3a40a144c2b2ca">  816</a></span>&#160;<span class="preprocessor">#define UART_IM_LMSBIM_S        13</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abd78d2a67675f9af96d92984ce9b6019">  817</a></span>&#160;<span class="preprocessor">#define UART_IM_NINEBITIM       0x00001000  // 9-bit mode interrupt mask 1: An </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                            <span class="comment">// interrupt is sent to the </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                            <span class="comment">// 9BITRIS bit in the UARTRIS </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                            <span class="comment">// register is set. 0: The 9BITRIS </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae443eb8d4e6315cc9c9541a6c2459de2">  825</a></span>&#160;<span class="preprocessor">#define UART_IM_NINEBITIM_M     0x00001000</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af272fbe259e24216b0e47de9337ed2b5">  826</a></span>&#160;<span class="preprocessor">#define UART_IM_NINEBITIM_S     12</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a">  827</a></span>&#160;<span class="preprocessor">#define UART_IM_OEIM            0x00000400  // UART overrun error interrupt </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                                            <span class="comment">// mask 1: An interrupt is sent to </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                                            <span class="comment">// the interrupt controller when </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                                            <span class="comment">// the OERIS bit in the UARTRIS </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                                            <span class="comment">// register is set. 0: The OERIS </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a99bf6463605b4d81a67e6f518cb354ce">  835</a></span>&#160;<span class="preprocessor">#define UART_IM_OEIM_M          0x00000400</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0a1dad5c8510a27abaf8ac22236fbda3">  836</a></span>&#160;<span class="preprocessor">#define UART_IM_OEIM_S          10</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a46f192668edb0a97e140d59d561f8018">  837</a></span>&#160;<span class="preprocessor">#define UART_IM_BEIM            0x00000200  // UART break error interrupt mask </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                            <span class="comment">// 1: An interrupt is sent to the </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                            <span class="comment">// BERIS bit in the UARTRIS </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                            <span class="comment">// register is set. 0: The BERIS </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac1a7db622f3a8195ecd0cb6aecf1de10">  845</a></span>&#160;<span class="preprocessor">#define UART_IM_BEIM_M          0x00000200</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a78489a25f7b50216d603c47b2d5b5a3a">  846</a></span>&#160;<span class="preprocessor">#define UART_IM_BEIM_S          9</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a82fb24baaca8bb73091c345efce113ba">  847</a></span>&#160;<span class="preprocessor">#define UART_IM_PEIM            0x00000100  // UART parity error interrupt </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                                            <span class="comment">// mask 1: An interrupt is sent to </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                                            <span class="comment">// the interrupt controller when </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                                            <span class="comment">// the PERIS bit in the UARTRIS </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                            <span class="comment">// register is set. 0: The PERIS </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#acc44f29ec7ef9ebaa7d1b9cb540641f3">  855</a></span>&#160;<span class="preprocessor">#define UART_IM_PEIM_M          0x00000100</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae8a1521f1973987b4c1c159ad4342b40">  856</a></span>&#160;<span class="preprocessor">#define UART_IM_PEIM_S          8</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa1bc63532f94fa71e77b820c211642e9">  857</a></span>&#160;<span class="preprocessor">#define UART_IM_FEIM            0x00000080  // UART framing error interrupt </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                            <span class="comment">// mask 1: An interrupt is sent to </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                                            <span class="comment">// the interrupt controller when </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            <span class="comment">// the FERIS bit in the UARTRIS </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                                            <span class="comment">// register is set. 0: The FERIS </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abb2bd1aaf344e8fa2938c18e6f14d90d">  865</a></span>&#160;<span class="preprocessor">#define UART_IM_FEIM_M          0x00000080</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6eb45bbb05a7a41d5d70cb0950123347">  866</a></span>&#160;<span class="preprocessor">#define UART_IM_FEIM_S          7</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a527c259858bfb707366288c0469c38e2">  867</a></span>&#160;<span class="preprocessor">#define UART_IM_RTIM            0x00000040  // UART receive time-out interrupt </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                                            <span class="comment">// mask 1: An interrupt is sent to </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                                            <span class="comment">// the interrupt controller when </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                            <span class="comment">// the RTRIS bit in the UARTRIS </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                                            <span class="comment">// register is set. 0: The RTRIS </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aeb4cf4286a65496cfa1e17bd122d459a">  875</a></span>&#160;<span class="preprocessor">#define UART_IM_RTIM_M          0x00000040</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afa3ddc502234c1b578eee97361a7f08c">  876</a></span>&#160;<span class="preprocessor">#define UART_IM_RTIM_S          6</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2a390d47a4075123384c44717159d4bd">  877</a></span>&#160;<span class="preprocessor">#define UART_IM_TXIM            0x00000020  // UART transmit interrupt mask 1: </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                                            <span class="comment">// An interrupt is sent to the </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                                            <span class="comment">// TXRIS bit in the UARTRIS </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                                            <span class="comment">// register is set. 0: The TXRIS </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7284c17ca256f1a422e1a2a398199a35">  885</a></span>&#160;<span class="preprocessor">#define UART_IM_TXIM_M          0x00000020</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1fc1e2fe977e25a5251071fa7ccfdaa7">  886</a></span>&#160;<span class="preprocessor">#define UART_IM_TXIM_S          5</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#abad98dd5a214f571cb0dca49383fed17">  887</a></span>&#160;<span class="preprocessor">#define UART_IM_RXIM            0x00000010  // UART receive interrupt mask 1: </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// An interrupt is sent to the </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                            <span class="comment">// RXRIS bit in the UARTRIS </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                            <span class="comment">// register is set. 0: The RXRIS </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                            <span class="comment">// interrupt is suppressed and not </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                            <span class="comment">// sent to the interrupt </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a08d2e0f37ce732a21bd0651b2a127439">  895</a></span>&#160;<span class="preprocessor">#define UART_IM_RXIM_M          0x00000010</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a85398d9784d6625f55e2baa943ed09b1">  896</a></span>&#160;<span class="preprocessor">#define UART_IM_RXIM_S          4</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RIS register.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a64a58819a113b0fcc80f83c2c2ae4ea0">  902</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME5RIS        0x00008000  // LIN mode edge 5 raw interrupt </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                            <span class="comment">// status 1: The timer value at the </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                            <span class="comment">// 5th falling edge of the LIN sync </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                            <span class="comment">// field has been captured. 0: No </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                            <span class="comment">// writing 1 to the LME5IC bit in </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                            <span class="comment">// the UARTICR register. </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2c8d67a161598bc29df623f0a65d9990">  909</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME5RIS_M      0x00008000</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a526de98a569afd277f6e86e066161a4f">  910</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME5RIS_S      15</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a032d9efd9f87b55110a4879e570b92a2">  911</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME1RIS        0x00004000  // LIN mode edge 1 raw interrupt </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                                            <span class="comment">// status 1: The timer value at the </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                            <span class="comment">// 1st falling edge of the LIN Sync </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                            <span class="comment">// Field has been captured. 0: No </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                            <span class="comment">// writing 1 to the LME1IC bit in </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// the UARTICR register. </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7c8690cca176a0a8d6abc3f58b951400">  918</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME1RIS_M      0x00004000</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4edf624fe6d21e02328837e33d2fcfd7">  919</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME1RIS_S      14</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af5625cfb56a0867268fb1ab1e1dcbb76">  920</a></span>&#160;<span class="preprocessor">#define UART_RIS_LMSBRIS        0x00002000  // LIN mode sync break raw </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                            <span class="comment">// interrupt status 1: A LIN sync </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                            <span class="comment">// break has been detected. 0: No </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                            <span class="comment">// writing 1 to the LMSBIC bit in </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                                            <span class="comment">// the UARTICR register. </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6d548aa38e3db28fc80d9033e2d3b877">  926</a></span>&#160;<span class="preprocessor">#define UART_RIS_LMSBRIS_M      0x00002000</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad8ef4d0dc351ec3414303605d2576877">  927</a></span>&#160;<span class="preprocessor">#define UART_RIS_LMSBRIS_S      13</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6c6e49602d5e58e6a0ed6f23ccf271a5">  928</a></span>&#160;<span class="preprocessor">#define UART_RIS_NINEBITRIS     0x00001000  // 9-mit mode raw interrupt status </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                            <span class="comment">// 1: A receive address match has </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                            <span class="comment">// occurred. 0: No interrupt This </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                                            <span class="comment">// the 9BITIC bit in the UARTICR </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a30bd91a08fad24ca4b102a7e4ca788b4">  934</a></span>&#160;<span class="preprocessor">#define UART_RIS_NINEBITRIS_M   0x00001000</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a8c57df8393b3ff50f75ade74835cdb55">  935</a></span>&#160;<span class="preprocessor">#define UART_RIS_NINEBITRIS_S   12</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca">  936</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS          0x00000400  // UART overrun error raw </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// interrupt status 1: An overrun </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// error has occurred. 0: No </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                                            <span class="comment">// writing 1 to the OEIC bit in the </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                                            <span class="comment">// UARTICR register. </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a56e67176e03e7968f687a83f87aaac9a">  942</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS_M        0x00000400</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a46195424f6c1fdfa192bf35f6d5c020e">  943</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS_S        10</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a303312aa60ec145d3c5d780a75a05f40">  944</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS          0x00000200  // UART break error raw interrupt </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                                            <span class="comment">// status 1: A break error has </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                            <span class="comment">// occurred. 0: No interrupt This </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                            <span class="comment">// the BEIC bit in the UARTICR </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a639031db59d783e1afc5bf32b721e8cb">  950</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS_M        0x00000200</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3c0347f126d9fe276a452d3c2a85d978">  951</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS_S        9</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2246a028ff7429bcddfdc9735a9a7481">  952</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS          0x00000100  // UART parity error raw interrupt </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                            <span class="comment">// status 1: A parity error has </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                                            <span class="comment">// occurred. 0: No interrupt This </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                                            <span class="comment">// the PEIC bit in the UARTICR </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a211edd4689ffd339b612ab8202fe7c71">  958</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS_M        0x00000100</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afdb03ea01e02231ea46a6e317e38ddc7">  959</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS_S        8</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afe6a00b730c17b146b148fdc5013a786">  960</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS          0x00000080  // UART framing error raw </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                            <span class="comment">// interrupt status 1: A framing </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                            <span class="comment">// error has occurred. 0: No </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                                            <span class="comment">// writing 1 to the FEIC bit in the </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                                            <span class="comment">// UARTICR register. </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a778e8792f58a6f099e241ad17f6513c1">  966</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS_M        0x00000080</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4bba0e15c140beec3b75b189b2a8e67c">  967</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS_S        7</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6b0800b96f3dba1a382944049fe752de">  968</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS          0x00000040  // UART receive time-out raw </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                                            <span class="comment">// interrupt status 1: A receive </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                            <span class="comment">// time out has occurred. 0: No </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                            <span class="comment">// writing 1 to the RTIC bit in the </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                                            <span class="comment">// UARTICR register. </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a765519e04459891f7174fa9a30a3acfa">  974</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS_M        0x00000040</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6e4b733809c3dd936ec8403e8d39c660">  975</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS_S        6</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a015712c3da86b67df5d3476b916c7d5a">  976</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS          0x00000020  // UART transmit raw interrupt </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                            <span class="comment">// status 1: If the EOT bit in the </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                                            <span class="comment">// UARTCTL register is clear, the </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                                            <span class="comment">// transmit FIFO level has passed </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                                            <span class="comment">// through the condition defined in </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                            <span class="comment">// the UARTIFLS register. If the </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                                            <span class="comment">// EOT bit is set, the last bit of </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                            <span class="comment">// all transmitted data and flags </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                                            <span class="comment">// has left the serializer. 0: No </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                                            <span class="comment">// interrupt This bit is cleared by </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                                            <span class="comment">// writing 1 to the TXIC bit in the </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                                            <span class="comment">// UARTICR register. </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6e4b71585475e1ab469917860b3b9e04">  988</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS_M        0x00000020</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4d9e9fea3ffe138a474cf75d6adb1478">  989</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS_S        5</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c">  990</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS          0x00000010  // UART receive raw interrupt </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                                            <span class="comment">// status 1: The receive FIFO level </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                            <span class="comment">// has passed through the condition </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                                            <span class="comment">// defined in the UARTIFLS </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                            <span class="comment">// register. 0: No interrupt This </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                                            <span class="comment">// the RXIC bit in the UARTICR </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a08c8ee03a2b60b93ffc05b87401d4bc0">  998</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS_M        0x00000010</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a55ccab0b16ef31292d6302561d0deb46">  999</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS_S        4</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_MIS register.</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7bed18b6b1c5ae271c2e7020a3310e31"> 1005</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME5MIS        0x00008000  // LIN mode edge 5 masked </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                                            <span class="comment">// interrupt was signaled due to </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                                            <span class="comment">// the 5th falling edge of the LIN </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                                            <span class="comment">// sync field. 0: An interrupt has </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                                            <span class="comment">// not occurred or is masked. This </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                            <span class="comment">// the LME5IC bit in the UARTICR </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a79f239cac574c4fc824d359db5ae6d28"> 1014</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME5MIS_M      0x00008000</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a95b06837ddcb67e48a3baf5da0427501"> 1015</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME5MIS_S      15</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a89becfe5167ac48d9833ee7b5e8f7a17"> 1016</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME1MIS        0x00004000  // LIN mode edge 1 masked </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                            <span class="comment">// interrupt was signaled due to </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                            <span class="comment">// the 1st falling edge of the LIN </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                            <span class="comment">// sync field. 0: An interrupt has </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                                            <span class="comment">// not occurred or is masked. This </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                                            <span class="comment">// the LME1IC bit in the UARTICR </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a811ae1863880270267d72c869b426f30"> 1025</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME1MIS_M      0x00004000</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a61bce84980a8e9767f8b58ec58e597e2"> 1026</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME1MIS_S      14</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a05ae109553f426a7e05073394f39361f"> 1027</a></span>&#160;<span class="preprocessor">#define UART_MIS_LMSBMIS        0x00002000  // LIN mode sync break masked </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                            <span class="comment">// interrupt was signaled due to </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                            <span class="comment">// the receipt of a LIN sync break. </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                            <span class="comment">// 0: An interrupt has not occurred </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                            <span class="comment">// or is masked. This bit is </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                            <span class="comment">// cleared by writing 1 to the </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;                                            <span class="comment">// LMSBIC bit in the UARTICR </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a4f272a868a1563218eba833e221470d6"> 1036</a></span>&#160;<span class="preprocessor">#define UART_MIS_LMSBMIS_M      0x00002000</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afec561e95894b6848e9dd3c8de1453af"> 1037</a></span>&#160;<span class="preprocessor">#define UART_MIS_LMSBMIS_S      13</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6a84c979a2c42a5c1663450d322c2de8"> 1038</a></span>&#160;<span class="preprocessor">#define UART_MIS_NINEBITMIS     0x00001000  // 9-bit mode masked interrupt </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                            <span class="comment">// status 1: An unmasked interrupt </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                            <span class="comment">// was signaled due to a receive </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                                            <span class="comment">// address match. 0: An interrupt </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                                            <span class="comment">// has not occurred or is masked. </span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                                            <span class="comment">// This bit is cleared by writing 1 </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                                            <span class="comment">// to the 9BITIC bit in the UARTICR </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae326aa1e28d6482c4641d0901f89d5d5"> 1046</a></span>&#160;<span class="preprocessor">#define UART_MIS_NINEBITMIS_M   0x00001000</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a70ec42d2699173ffa0b2001924d2172c"> 1047</a></span>&#160;<span class="preprocessor">#define UART_MIS_NINEBITMIS_S   12</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aedbd4da61074ef1d9dca18fab28e759a"> 1048</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS          0x00000400  // UART overrun error masked </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                            <span class="comment">// interrupt was signaled due to an </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                                            <span class="comment">// overrun error. 0: An interrupt </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                            <span class="comment">// has not occurred or is masked. </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                            <span class="comment">// This bit is cleared by writing 1 </span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                            <span class="comment">// to the OEIC bit in the UARTICR </span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad3a2259918b9e25cc5dce871fd12e85f"> 1056</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS_M        0x00000400</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a377e71769f872bbd7ccfcc831964274f"> 1057</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS_S        10</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa556f30b086326cae5664fcd21828f89"> 1058</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS          0x00000200  // UART break error masked </span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                                            <span class="comment">// interrupt was signaled due to a </span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                            <span class="comment">// break error. 0: An interrupt has </span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                            <span class="comment">// not occurred or is masked. This </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                                            <span class="comment">// the BEIC bit in the UARTICR </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aec90e76dc0a8166624a4f4bd20e9806d"> 1066</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS_M        0x00000200</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac49739e3f56215b1ecaed1eeb5dfe0c6"> 1067</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS_S        9</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7a673bd27ed474a3a027a064f7e085c3"> 1068</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS          0x00000100  // UART parity error masked </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                                            <span class="comment">// interrupt was signaled due to a </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                                            <span class="comment">// parity error. 0: An interrupt </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                                            <span class="comment">// has not occurred or is masked. </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                            <span class="comment">// This bit is cleared by writing 1 </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                                            <span class="comment">// to the PEIC bit in the UARTICR </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a40656a39855c6bc1fcf88c7be902727a"> 1076</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS_M        0x00000100</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5a6c6707f5d456d579d83c81aa2ef57c"> 1077</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS_S        8</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a78e27e0733dcfe5b63508668d8f16003"> 1078</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS          0x00000080  // UART framing error masked </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                                            <span class="comment">// interrupt was signaled due to a </span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;                                            <span class="comment">// framing error. 0: An interrupt </span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                                            <span class="comment">// has not occurred or is masked. </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                                            <span class="comment">// This bit is cleared by writing 1 </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                                            <span class="comment">// to the FEIC bit in the UARTICR </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae38658645e3a240b7f8c113aa2ba22a7"> 1086</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS_M        0x00000080</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a59ceeaa580545107c7b054fae575d8d4"> 1087</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS_S        7</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a204c9da24bd07516220e8d42604e0fbc"> 1088</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS          0x00000040  // UART receive time-out masked </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                                            <span class="comment">// interrupt status 1: An unmasked </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                                            <span class="comment">// interrupt was signaled due to a </span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                            <span class="comment">// receive time out. 0: An </span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                            <span class="comment">// interrupt has not occurred or is </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                                            <span class="comment">// masked. This bit is cleared by </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                                            <span class="comment">// writing 1 to the RTIC bit in the </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;                                            <span class="comment">// UARTICR register. </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#add808eaeeaf282187866acd80c1a8edd"> 1096</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS_M        0x00000040</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aed39e506bd643981e700ed5697e93e03"> 1097</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS_S        6</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a60d34063d4ba4c39b7068b4211a5fb65"> 1098</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS          0x00000020  // UART transmit masked interrupt </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                            <span class="comment">// status 1: An unmasked interrupt </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                            <span class="comment">// was signaled due to passing </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                                            <span class="comment">// through the specified transmit </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                                            <span class="comment">// FIFO level (if the EOT bit is </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                            <span class="comment">// clear) or due to the </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                                            <span class="comment">// transmission of the last data </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                            <span class="comment">// bit (if the EOT bit is set). 0: </span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                                            <span class="comment">// An interrupt has not occurred or </span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                                            <span class="comment">// is masked. This bit is cleared </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                                            <span class="comment">// by writing 1 to the TXIC bit in </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                                            <span class="comment">// the UARTICR register. </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0987c77cbcd53c6717a58654a4b5db64"> 1110</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS_M        0x00000020</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a989a084c2c9db1e48ea6f80edeb0d65c"> 1111</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS_S        5</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49"> 1112</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS          0x00000010  // UART receive masked interrupt </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                                            <span class="comment">// status 1: An unmasked interrupt </span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                            <span class="comment">// was signaled due to passing </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                            <span class="comment">// through the specified receive </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                                            <span class="comment">// FIFO level. 0: An interrupt has </span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                            <span class="comment">// not occurred or is masked. This </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                                            <span class="comment">// the RXIC bit in the UARTICR </span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2d3c0d051f4235896758b7e1d30350e2"> 1121</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS_M        0x00000010</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ade353846324417be4580788b962cc880"> 1122</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS_S        4</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ICR register.</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae9274fca73ab0fbde1d3043b1182e75a"> 1128</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME5IC         0x00008000  // LIN mode edge 5 interrupt clear </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                                            <span class="comment">// LME5RIS bit in the UARTRIS </span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                                            <span class="comment">// register and the LME5MIS bit in </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0da4ca3cba5f1e2557e0aa5085e90df5"> 1133</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME5IC_M       0x00008000</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#adca14c52f441c46d467b7b723d0476d7"> 1134</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME5IC_S       15</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af41928d1b80f204e17edf6e6d1649ef7"> 1135</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME1IC         0x00004000  // LIN mode edge 1 interrupt clear </span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                                            <span class="comment">// LME1RIS bit in the UARTRIS </span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                                            <span class="comment">// register and the LME1MIS bit in </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a7fdfd97acb5988a97102e9620f1b68ac"> 1140</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME1IC_M       0x00004000</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ace913899497c3cd9b89679cee28396db"> 1141</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME1IC_S       14</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0b4d2ab4a9f5db845f7529a93f7928c5"> 1142</a></span>&#160;<span class="preprocessor">#define UART_ICR_LMSBIC         0x00002000  // LIN mode sync break interrupt </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                                            <span class="comment">// clear Writing 1 to this bit </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                                            <span class="comment">// clears the LMSBRIS bit in the </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                                            <span class="comment">// UARTRIS register and the LMSBMIS </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                            <span class="comment">// bit in the UARTMIS register. </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a39358d79039923271e3bebf95e865bec"> 1147</a></span>&#160;<span class="preprocessor">#define UART_ICR_LMSBIC_M       0x00002000</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a569507f09de07484d4ab5c8d7572bd73"> 1148</a></span>&#160;<span class="preprocessor">#define UART_ICR_LMSBIC_S       13</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a1fac047625fafec8b5c93dd24083c454"> 1149</a></span>&#160;<span class="preprocessor">#define UART_ICR_NINEBITIC      0x00001000  // 9-bit mode interrupt clear </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                            <span class="comment">// 9BITRIS bit in the UARTRIS </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                            <span class="comment">// register and the 9BITMIS bit in </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a003d0d9a0de32f5e189958b1f407b59e"> 1154</a></span>&#160;<span class="preprocessor">#define UART_ICR_NINEBITIC_M    0x00001000</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6b91658ef60e0d8087b26ebf6f38530b"> 1155</a></span>&#160;<span class="preprocessor">#define UART_ICR_NINEBITIC_S    12</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2702ef112b66762428860496a17d5ac7"> 1156</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC           0x00000400  // Overrun error interrupt clear </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                            <span class="comment">// OERIS bit in the UARTRIS </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                            <span class="comment">// register and the OEMIS bit in </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac5959fe3a844e121463041ab4af0854f"> 1161</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC_M         0x00000400</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3dc1cb1517858dfe338c29c2b7e0063b"> 1162</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC_S         10</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa7871455810b637d6dabd49f93e9f938"> 1163</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC           0x00000200  // Break error interrupt clear </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;                                            <span class="comment">// BERIS bit in the UARTRIS </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                                            <span class="comment">// register and the BEMIS bit in </span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ac8d8c1a5ec7b41cc499d344936dc844a"> 1168</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC_M         0x00000200</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a84a819ecf304f1a06b70a96dd7f539c2"> 1169</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC_S         9</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6cab3fec193ca085929fb647fb172a51"> 1170</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC           0x00000100  // Parity error interrupt clear </span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                            <span class="comment">// PERIS bit in the UARTRIS </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                            <span class="comment">// register and the PEMIS bit in </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a943557d4e38ffa741bdd93c50720e2ab"> 1175</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC_M         0x00000100</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a51061511ab03fb2245f3b3ccd6f784b0"> 1176</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC_S         8</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#acfd4c00cc220a03cf93ea650992ac74c"> 1177</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC           0x00000080  // Framing error interrupt clear </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                                            <span class="comment">// FERIS bit in the UARTRIS </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                                            <span class="comment">// register and the FEMIS bit in </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afa9f2fea36ec641c87f887153f0ece39"> 1182</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC_M         0x00000080</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a5dee5f41d102728388b88d1808934b5f"> 1183</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC_S         7</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93"> 1184</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC           0x00000040  // Receive time-out interrupt </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                                            <span class="comment">// clear Writing 1 to this bit </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                                            <span class="comment">// clears the RTRIS bit in the </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                            <span class="comment">// UARTRIS register and the RTMIS </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                                            <span class="comment">// bit in the UARTMIS register. </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af80937090916c59662eb17c75b7e3d80"> 1189</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC_M         0x00000040</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae14d118f6978fd85d17b4e1cc964ba6a"> 1190</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC_S         6</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ab3da8a34e068343959956f8bb62be16b"> 1191</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC           0x00000020  // Transmit interrupt clear </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                                            <span class="comment">// Writing 1 to this bit clears the </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                            <span class="comment">// TXRIS bit in the UARTRIS </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                            <span class="comment">// register and the TXMIS bit in </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                            <span class="comment">// the UARTMIS register. </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#adaddd661856865128a2c843791fdb814"> 1196</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC_M         0x00000020</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aabb1eb40bd3934b40332c99716279988"> 1197</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC_S         5</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed"> 1198</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC           0x00000010  // Receive interrupt clear Writing </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                            <span class="comment">// 1 to this bit clears the RXRIS </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                                            <span class="comment">// bit in the UARTRIS register and </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                                            <span class="comment">// the RXMIS bit in the UARTMIS </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a736ee02e6fd29c5ab1c10f88f6ab1dbf"> 1203</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC_M         0x00000010</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a839bbf6b717acac4e2a3569dc5e66864"> 1204</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC_S         4</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DMACTL register.</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ab1fd3871951b17e306c5e616f0c131a0"> 1210</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAERR      0x00000004  // DMA on error 1: uDMA receive </span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                                            <span class="comment">// requests are automatically </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                                            <span class="comment">// disabled when a receive error </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                                            <span class="comment">// occurs. 0: uDMA receive requests </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                                            <span class="comment">// are unaffected when a receive </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                                            <span class="comment">// error occurs. </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af7cdeeaea1c914140228e41fbb2f1a93"> 1216</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAERR_M    0x00000004</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a201c37508ab2bebf10a35575dff934db"> 1217</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAERR_S    2</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd"> 1218</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE      0x00000002  // Transmit DMA enable 1: uDMA for </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                            <span class="comment">// the transmit FIFO is enabled. 0: </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                            <span class="comment">// uDMA for the transmit FIFO is </span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                                            <span class="comment">// disabled. </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#af592282f5fcfd8cf3e6e4c38939dec69"> 1222</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE_M    0x00000002</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a31a6ee80e6055a582acf742a4abce9e8"> 1223</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE_S    1</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad01fa53a8abced4fbc821b3c34289d1a"> 1224</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE      0x00000001  // Receive DMA enable 1: uDMA for </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                                            <span class="comment">// the receive FIFO is enabled. 0: </span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                            <span class="comment">// uDMA for the receive FIFO is </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                            <span class="comment">// disabled. </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a94ec7cddb26249ab7034d657cb13f8e1"> 1228</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE_M    0x00000001</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aeb7d711a2e4a7334b08cf077dfccaf4f"> 1229</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE_S    0</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LCTL register.</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6413fd8407229734f3222fcf3916e573"> 1235</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_M        0x00000030  // Sync break length 0x3: Sync </span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                            <span class="comment">// break length is 16T bits 0x2: </span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                                            <span class="comment">// Sync break length is 15T bits </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                                            <span class="comment">// 0x1: Sync break length is 14T </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                            <span class="comment">// bits 0x0: Sync break length is </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                            <span class="comment">// 13T bits (default) </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a0f250b8d2afbdf83952f3c4f17e02508"> 1241</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_S        4</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae23b5e9084af31d3c231a4adf4b5a0ff"> 1242</a></span>&#160;<span class="preprocessor">#define UART_LCTL_MASTER        0x00000001  // LIN master enable 1: The UART </span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                            <span class="comment">// operates as a LIN master. 0: The </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                                            <span class="comment">// UART operates as a LIN slave. </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ae2cb83e6147775da9aa6b7d324d2f3a3"> 1245</a></span>&#160;<span class="preprocessor">#define UART_LCTL_MASTER_M      0x00000001</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a18f81f722508b7aa88db9f8bd44f852e"> 1246</a></span>&#160;<span class="preprocessor">#define UART_LCTL_MASTER_S      0</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LSS register.</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aff5369decbaf5714735d18b0a2562255"> 1252</a></span>&#160;<span class="preprocessor">#define UART_LSS_TSS_M          0x0000FFFF  // Timer snap shot This field </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                            <span class="comment">// contains the value of the </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                                            <span class="comment">// free-running timer when either </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                            <span class="comment">// the sync edge 5 or the sync edge </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                            <span class="comment">// 1 was detected. </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a64c16f48dd14d80c494e350023e17715"> 1257</a></span>&#160;<span class="preprocessor">#define UART_LSS_TSS_S          0</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LTIM register.</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a960b189b3edd509f1ca782b8f59351bc"> 1263</a></span>&#160;<span class="preprocessor">#define UART_LTIM_TIMER_M       0x0000FFFF  // Timer value This field contains </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                                            <span class="comment">// the value of the free-running </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                                            <span class="comment">// timer. </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2fd1ea7e0611e31e2cb7d27d7fd9916f"> 1266</a></span>&#160;<span class="preprocessor">#define UART_LTIM_TIMER_S       0</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">// UART_O_NINEBITADDR register.</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a49a4bdd9e8489b47c25fbcd356e56754"> 1273</a></span>&#160;<span class="preprocessor">#define UART_NINEBITADDR_NINEBITEN \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                0x00008000  // Enable 9-bit mode 1: 9-bit mode </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                            <span class="comment">// is enabled. 0: 9-bit mode is </span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                                            <span class="comment">// disabled. </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aefe72713c162b844b8aa58cd847ab699"> 1278</a></span>&#160;<span class="preprocessor">#define UART_NINEBITADDR_NINEBITEN_M \</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">                                0x00008000</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#afaa3c1ad2e6f60318b7fbdb0101ba9af"> 1280</a></span>&#160;<span class="preprocessor">#define UART_NINEBITADDR_NINEBITEN_S 15</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ab633250093ed43c59a896773b079a81e"> 1281</a></span>&#160;<span class="preprocessor">#define UART_NINEBITADDR_ADDR_M 0x000000FF  // Self address for 9-bit mode </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                                            <span class="comment">// This field contains the address </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                                            <span class="comment">// that should be matched when </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                            <span class="comment">// UART9BITAMASK is 0xFF. </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ab534e555e9fac47bf337e7ae4fc6e98f"> 1285</a></span>&#160;<span class="preprocessor">#define UART_NINEBITADDR_ADDR_S 0</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">// UART_O_NINEBITAMASK register.</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a32d76d71cd14342c6bd63c5593590f13"> 1292</a></span>&#160;<span class="preprocessor">#define UART_NINEBITAMASK_RANGE_M \</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">                                0x0000FF00  // Self address range for 9-bit </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                                            <span class="comment">// mode Writing to the RANGE field </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;                                            <span class="comment">// does not have any effect; </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                                            <span class="comment">// reading it reflects the ANDed </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                                            <span class="comment">// output of the ADDR field in the </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                            <span class="comment">// UART9BITADDR register and the </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                                            <span class="comment">// MASK field. </span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a6aae0d3442051a8e7320b9d8860c8ba8"> 1301</a></span>&#160;<span class="preprocessor">#define UART_NINEBITAMASK_RANGE_S 8</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a3fcd101bbcf9ebbe8e4f5d7b143d820e"> 1302</a></span>&#160;<span class="preprocessor">#define UART_NINEBITAMASK_MASK_M \</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">                                0x000000FF  // Self Address Mask for 9-Bit </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                            <span class="comment">// Mode This field contains the </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                            <span class="comment">// address mask that creates a </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                                            <span class="comment">// range of addresses that should </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;                                            <span class="comment">// be matched. </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a2aff236ea9a7df03e2bb3145af779b00"> 1309</a></span>&#160;<span class="preprocessor">#define UART_NINEBITAMASK_MASK_S 0</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_PP register.</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a56d8821cb62200c45b7c450d896a5ef9"> 1315</a></span>&#160;<span class="preprocessor">#define UART_PP_NB              0x00000002  // 9-bit support 1: The UART </span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                                            <span class="comment">// module provides support for the </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                                            <span class="comment">// transmission of 9-bit data for </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                                            <span class="comment">// RS-485 support. 0: The UART </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                                            <span class="comment">// module does not provide support </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                                            <span class="comment">// for the transmission of 9-bit </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                                            <span class="comment">// data for RS-485 support. </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a587647056bf395e0d43978efec4fccc8"> 1322</a></span>&#160;<span class="preprocessor">#define UART_PP_NB_M            0x00000002</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a928334d0ee4fd7003930c30ca0e36a23"> 1323</a></span>&#160;<span class="preprocessor">#define UART_PP_NB_S            1</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aeac341bb950b53fb14abbb801c2c5010"> 1324</a></span>&#160;<span class="preprocessor">#define UART_PP_SC              0x00000001  // Smart card support 1: The UART </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                            <span class="comment">// module provides smart card </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                                            <span class="comment">// support. 0: The UART module does </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                            <span class="comment">// not provide smart card support. </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aba24964eb44ff95e29cd0f46ac0638b7"> 1328</a></span>&#160;<span class="preprocessor">#define UART_PP_SC_M            0x00000001</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#aa62afbca3c24986e2c1683821586d90d"> 1329</a></span>&#160;<span class="preprocessor">#define UART_PP_SC_S            0</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CC register.</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#a30096f2db053f12bb193052db9331546"> 1335</a></span>&#160;<span class="preprocessor">#define UART_CC_CS_M            0x00000007  // UART baud and system clock </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                            <span class="comment">// source The following bits </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                                            <span class="comment">// determine the clock source that </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                                            <span class="comment">// generates the baud and system </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                                            <span class="comment">// clocks for the UART. bit0 </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                            <span class="comment">// (PIOSC): 1: The UART baud clock </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                            <span class="comment">// is determined by the IO DIV </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                            <span class="comment">// setting in the system </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                            <span class="comment">// controller. 0: The UART baud </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                                            <span class="comment">// clock is determined by the SYS </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                                            <span class="comment">// DIV setting in the system </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                                            <span class="comment">// controller. bit1: Unused bit2: </span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                            <span class="comment">// (DSEN) Only meaningful when the </span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                                            <span class="comment">// system is in deep sleep mode. </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                            <span class="comment">// This bit is a don&#39;t care when </span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                                            <span class="comment">// not in sleep mode. 1: The UART </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                                            <span class="comment">// system clock is running on the </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                                            <span class="comment">// same clock as the baud clock, as </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                            <span class="comment">// per PIOSC setting above. 0: The </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                            <span class="comment">// UART system clock is determined </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                                            <span class="comment">// by the SYS DIV setting in the </span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                                            <span class="comment">// system controller. </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="hw__uart_8h.html#ad6bc83da829ca9fbb359d1e07ba07682"> 1357</a></span>&#160;<span class="preprocessor">#define UART_CC_CS_S            0</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#endif // __HW_UART_H__</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:10 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
